
*** Running vivado
    with args -log cateen_hx711_zynq_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cateen_hx711_zynq_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cateen_hx711_zynq_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/cateen_ip/hx711_zynq_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
Command: synth_design -top cateen_hx711_zynq_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 474.570 ; gain = 95.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cateen_hx711_zynq_0_0' [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_hx711_zynq_0_0/synth/cateen_hx711_zynq_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq_v1_0' [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/hdl/hx711_zynq_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq_v1_0_S00_AXI' [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/hdl/hx711_zynq_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/hdl/hx711_zynq_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6157] synthesizing module 'ad' [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/src/ad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad' (1#1) [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/src/ad.v:23]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/hdl/hx711_zynq_v1_0_S00_AXI.v:171]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq_v1_0_S00_AXI' (2#1) [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/hdl/hx711_zynq_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq_v1_0' (3#1) [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/hdl/hx711_zynq_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cateen_hx711_zynq_0_0' (4#1) [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_hx711_zynq_0_0/synth/cateen_hx711_zynq_0_0.v:57]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design hx711_zynq_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 530.348 ; gain = 150.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 530.348 ; gain = 150.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 530.348 ; gain = 150.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 878.238 ; gain = 2.840
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 878.238 ; gain = 498.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 878.238 ; gain = 498.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 878.238 ; gain = 498.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 878.238 ; gain = 498.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module hx711_zynq_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_gramme0, operation Mode is: A*(B:0xa2).
DSP Report: operator inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_gramme0 is absorbed into DSP inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_gramme0.
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design cateen_hx711_zynq_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[24]' (FDCE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[25]' (FDCE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[26]' (FDCE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[27]' (FDCE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[28]' (FDCE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[29]' (FDCE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[30]' (FDCE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/hx711_zynq_v1_0_S00_AXI_inst/ad/value_origin_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/hx711_zynq_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/hx711_zynq_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/hx711_zynq_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/hx711_zynq_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 878.238 ; gain = 498.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ad          | A*(B:0xa2)  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/src/ad.v:78]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 925.672 ; gain = 546.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 925.895 ; gain = 546.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/src/ad.v:68]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ipshared/6355/src/ad.v:78]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 936.172 ; gain = 556.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 936.172 ; gain = 556.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 936.172 ; gain = 556.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 936.172 ; gain = 556.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 936.172 ; gain = 556.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 936.172 ; gain = 556.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 936.172 ; gain = 556.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     2|
|3     |LUT2    |     2|
|4     |LUT3    |     4|
|5     |LUT4    |    15|
|6     |LUT5    |    13|
|7     |LUT6    |    26|
|8     |FDCE    |    60|
|9     |FDRE    |    39|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   163|
|2     |  inst                           |hx711_zynq_v1_0         |   162|
|3     |    hx711_zynq_v1_0_S00_AXI_inst |hx711_zynq_v1_0_S00_AXI |   162|
|4     |      ad                         |ad                      |    81|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 936.172 ; gain = 556.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 936.172 ; gain = 208.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 936.172 ; gain = 556.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 936.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 936.172 ; gain = 568.133
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 936.172 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/project/SmartCanteen/cateen/cateen.runs/cateen_hx711_zynq_0_0_synth_1/cateen_hx711_zynq_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cateen_hx711_zynq_0_0, cache-ID = e1095e89f9ab7618
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 936.172 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/project/SmartCanteen/cateen/cateen.runs/cateen_hx711_zynq_0_0_synth_1/cateen_hx711_zynq_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cateen_hx711_zynq_0_0_utilization_synth.rpt -pb cateen_hx711_zynq_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 21:26:51 2020...
