0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/acer/Documents/VHDL/lab1/d1z3/d1z3.sim/sim_1/impl/timing/xsim/d1z3_tb_time_impl.v,1575139610,verilog,C:/Users/acer/Documents/VHDL/lab1/d1z3/d1z3.srcs/sim_1/new/d1z3_tb.vhd,,,d1z3,,,,,,,,
C:/Users/acer/Documents/VHDL/lab1/d1z3/d1z3.srcs/sim_1/new/d1z3_tb.vhd,1575136689,vhdl,,,,d1z3_tb,,,,,,,,
