# do RISCDCCCLXVII_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/aricneto/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/aricneto/Documents/risc-dccclxvii {/home/aricneto/Documents/risc-dccclxvii/alu_64.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:42 on Sep 30,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/aricneto/Documents/risc-dccclxvii" /home/aricneto/Documents/risc-dccclxvii/alu_64.sv 
# -- Compiling module alu_64
# 
# Top level modules:
# 	alu_64
# End time: 00:34:42 on Sep 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# reading /home/aricneto/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project modelsim
