
Design          Type    Object                  New Name
--------------------------------------------------------------------------------
delay           cell    delay_reg_reg[0][7]     delay_reg_reg_0__7_
delay           cell    delay_reg_reg[1][7]     delay_reg_reg_1__7_
delay           cell    delay_reg_reg[2][7]     delay_reg_reg_2__7_
delay           cell    delay_reg_reg[0][6]     delay_reg_reg_0__6_
delay           cell    delay_reg_reg[1][6]     delay_reg_reg_1__6_
delay           cell    delay_reg_reg[2][6]     delay_reg_reg_2__6_
delay           cell    delay_reg_reg[3][6]     delay_reg_reg_3__6_
delay           cell    delay_reg_reg[0][5]     delay_reg_reg_0__5_
delay           cell    delay_reg_reg[1][5]     delay_reg_reg_1__5_
delay           cell    delay_reg_reg[2][5]     delay_reg_reg_2__5_
delay           cell    delay_reg_reg[3][5]     delay_reg_reg_3__5_
delay           cell    delay_reg_reg[0][4]     delay_reg_reg_0__4_
delay           cell    delay_reg_reg[1][4]     delay_reg_reg_1__4_
delay           cell    delay_reg_reg[2][4]     delay_reg_reg_2__4_
delay           cell    delay_reg_reg[3][4]     delay_reg_reg_3__4_
delay           cell    delay_reg_reg[0][3]     delay_reg_reg_0__3_
delay           cell    delay_reg_reg[1][3]     delay_reg_reg_1__3_
delay           cell    delay_reg_reg[2][3]     delay_reg_reg_2__3_
delay           cell    delay_reg_reg[3][3]     delay_reg_reg_3__3_
delay           cell    delay_reg_reg[0][2]     delay_reg_reg_0__2_
delay           cell    delay_reg_reg[1][2]     delay_reg_reg_1__2_
delay           cell    delay_reg_reg[2][2]     delay_reg_reg_2__2_
delay           cell    delay_reg_reg[3][2]     delay_reg_reg_3__2_
delay           cell    delay_reg_reg[0][1]     delay_reg_reg_0__1_
delay           cell    delay_reg_reg[1][1]     delay_reg_reg_1__1_
delay           cell    delay_reg_reg[2][1]     delay_reg_reg_2__1_
delay           cell    delay_reg_reg[3][1]     delay_reg_reg_3__1_
delay           cell    delay_reg_reg[0][0]     delay_reg_reg_0__0_
delay           cell    delay_reg_reg[1][0]     delay_reg_reg_1__0_
delay           cell    delay_reg_reg[2][0]     delay_reg_reg_2__0_
delay           cell    delay_reg_reg[3][0]     delay_reg_reg_3__0_
delay           cell    delay_counter_reg[0]    delay_counter_reg_0_
delay           cell    delay_counter_reg[1]    delay_counter_reg_1_
delay           cell    delay_counter_reg[2]    delay_counter_reg_2_
delay           cell    switch_counter_reg[0]   switch_counter_reg_0_
delay           cell    switch_counter_reg[1]   switch_counter_reg_1_
delay           cell    switch_counter_reg[2]   switch_counter_reg_2_
delay           cell    delay_reg_reg[3][7]     delay_reg_reg_3__7_
delay           net     delay_reg[2][7]         delay_reg_2__7_
delay           net     delay_reg[2][6]         delay_reg_2__6_
delay           net     delay_reg[2][5]         delay_reg_2__5_
delay           net     delay_reg[2][4]         delay_reg_2__4_
delay           net     delay_reg[2][3]         delay_reg_2__3_
delay           net     delay_reg[2][2]         delay_reg_2__2_
delay           net     delay_reg[2][1]         delay_reg_2__1_
delay           net     delay_reg[2][0]         delay_reg_2__0_
delay           net     delay_reg[1][7]         delay_reg_1__7_
delay           net     delay_reg[1][6]         delay_reg_1__6_
delay           net     delay_reg[1][5]         delay_reg_1__5_
delay           net     delay_reg[1][4]         delay_reg_1__4_
delay           net     delay_reg[1][3]         delay_reg_1__3_
delay           net     delay_reg[1][2]         delay_reg_1__2_
delay           net     delay_reg[1][1]         delay_reg_1__1_
delay           net     delay_reg[1][0]         delay_reg_1__0_
delay           net     delay_reg[0][7]         delay_reg_0__7_
delay           net     delay_reg[0][6]         delay_reg_0__6_
delay           net     delay_reg[0][5]         delay_reg_0__5_
delay           net     delay_reg[0][4]         delay_reg_0__4_
delay           net     delay_reg[0][3]         delay_reg_0__3_
delay           net     delay_reg[0][2]         delay_reg_0__2_
delay           net     delay_reg[0][1]         delay_reg_0__1_
delay           net     delay_reg[0][0]         delay_reg_0__0_
delay           net     N61                     out_valid
delay           net     n13                     n130
delay           net     n16                     n160
delay           net     n17                     n170
delay           net     n18                     n180
delay           net     n19                     n190
delay           net     n20                     n200
delay           net     n21                     n210
delay           net     n22                     n220
delay           net     n23                     n230
delay           net     n24                     n240
delay           net     n25                     n250
delay           net     n26                     n260
delay           net     n27                     n270
delay           net     n28                     n280
delay           net     n29                     n290
1
