{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543088408522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543088408537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 14:40:08 2018 " "Processing started: Sat Nov 24 14:40:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543088408537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088408537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off handshake -c handshake " "Command: quartus_map --read_settings_files=on --write_settings_files=off handshake -c handshake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088408537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543088409022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543088409022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positiondatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file positiondatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 positionDatapath " "Found entity 1: positionDatapath" {  } { { "positionDatapath.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/positionDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543088418538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088418538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positioncontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file positioncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 positionControl " "Found entity 1: positionControl" {  } { { "positionControl.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/positionControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543088418553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088418553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movescounter.v 1 1 " "Found 1 design units, including 1 entities, in source file movescounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 movesCounter " "Found entity 1: movesCounter" {  } { { "movesCounter.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/movesCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543088418553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088418553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "legalControl.v(95) " "Verilog HDL information at legalControl.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "legalControl.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/legalControl.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543088418553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "legalcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file legalcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 legalControl " "Found entity 1: legalControl" {  } { { "legalControl.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/legalControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543088418553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088418553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameduration.v 1 1 " "Found 1 design units, including 1 entities, in source file gameduration.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameDuration " "Found entity 1: gameDuration" {  } { { "gameDuration.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/gameDuration.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543088418569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088418569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hard HARD gameDifficulty.v(2) " "Verilog HDL Declaration information at gameDifficulty.v(2): object \"hard\" differs only in case from object \"HARD\" in the same scope" {  } { { "gameDifficulty.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/gameDifficulty.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543088418569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "easy EASY gameDifficulty.v(4) " "Verilog HDL Declaration information at gameDifficulty.v(4): object \"easy\" differs only in case from object \"EASY\" in the same scope" {  } { { "gameDifficulty.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/gameDifficulty.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543088418569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamedifficulty.v 1 1 " "Found 1 design units, including 1 entities, in source file gamedifficulty.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameDifficulty " "Found entity 1: gameDifficulty" {  } { { "gameDifficulty.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/gameDifficulty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543088418569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088418569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file delay1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay1Hz " "Found entity 1: delay1Hz" {  } { { "delay1Hz.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/delay1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543088418569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088418569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543088418569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088418569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "handshake " "Elaborating entity \"handshake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543088418616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameDifficulty gameDifficulty:DIFFICULTY " "Elaborating entity \"gameDifficulty\" for hierarchy \"gameDifficulty:DIFFICULTY\"" {  } { { "handshake.v" "DIFFICULTY" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543088418632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionControl positionControl:POSCTRL " "Elaborating entity \"positionControl\" for hierarchy \"positionControl:POSCTRL\"" {  } { { "handshake.v" "POSCTRL" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543088418647 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "positionControl.v(57) " "Verilog HDL Case Statement warning at positionControl.v(57): incomplete case statement has no default case item" {  } { { "positionControl.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/positionControl.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543088418647 "|handshake|positionControl:POSCTRL"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "positionControl.v(57) " "Verilog HDL Case Statement information at positionControl.v(57): all case item expressions in this case statement are onehot" {  } { { "positionControl.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/positionControl.v" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543088418647 "|handshake|positionControl:POSCTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionDatapath positionDatapath:POSDATA " "Elaborating entity \"positionDatapath\" for hierarchy \"positionDatapath:POSDATA\"" {  } { { "handshake.v" "POSDATA" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543088418663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "legalControl legalControl:LEGALCTRL " "Elaborating entity \"legalControl\" for hierarchy \"legalControl:LEGALCTRL\"" {  } { { "handshake.v" "LEGALCTRL" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543088418663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movesCounter movesCounter:COUNTMOVES " "Elaborating entity \"movesCounter\" for hierarchy \"movesCounter:COUNTMOVES\"" {  } { { "handshake.v" "COUNTMOVES" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543088418663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay1Hz delay1Hz:ONESDELAY " "Elaborating entity \"delay1Hz\" for hierarchy \"delay1Hz:ONESDELAY\"" {  } { { "handshake.v" "ONESDELAY" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543088418663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameDuration gameDuration:TIMEELAPSED " "Elaborating entity \"gameDuration\" for hierarchy \"gameDuration:TIMEELAPSED\"" {  } { { "handshake.v" "TIMEELAPSED" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543088418678 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "playHard GND " "Pin \"playHard\" is stuck at GND" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543088419367 "|handshake|playHard"} { "Warning" "WMLS_MLS_STUCK_PIN" "playMedium GND " "Pin \"playMedium\" is stuck at GND" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543088419367 "|handshake|playMedium"} { "Warning" "WMLS_MLS_STUCK_PIN" "playEasy GND " "Pin \"playEasy\" is stuck at GND" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/handshake.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543088419367 "|handshake|playEasy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543088419367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543088419445 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543088419695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/output_files/handshake.map.smsg " "Generated suppressed messages file C:/Users/hhalb/Desktop/ECE241/FinalProject/Week3/testHandshake/output_files/handshake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088419741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543088419882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543088419882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543088419960 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543088419960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543088419960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543088419960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543088419991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 14:40:19 2018 " "Processing ended: Sat Nov 24 14:40:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543088419991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543088419991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543088419991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543088419991 ""}
