

================================================================
== Vitis HLS Report for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'
================================================================
* Date:           Mon Mar 27 10:48:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3997|     3997|  39.970 us|  39.970 us|  3997|  3997|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_win_for_rows_win_for_cols  |     3995|     3995|        81|          5|          5|   784|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     662|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   10|     898|     742|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     551|    -|
|Register         |        -|    -|    1674|     288|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   10|    2572|    2243|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U95  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U96  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U99     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U97   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U98   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  898|  742|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_5_fu_362_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln25_fu_374_p2         |         +|   0|  0|  13|           5|           2|
    |add_ln28_5_fu_432_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln28_fu_540_p2         |         +|   0|  0|  13|           5|           2|
    |add_ln31_5_fu_418_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln31_fu_602_p2         |         +|   0|  0|  10|           2|           1|
    |add_ln33_fu_714_p2         |         +|   0|  0|  10|           2|           1|
    |add_ln44_10_fu_469_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln44_11_fu_475_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln44_5_fu_805_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln44_64_fu_500_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln44_65_fu_512_p2      |         +|   0|  0|  13|           5|           3|
    |add_ln44_66_fu_553_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln44_67_fu_566_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln44_68_fu_669_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln44_69_fu_683_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln44_70_fu_767_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_71_fu_796_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_72_fu_848_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_73_fu_786_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_74_fu_853_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_75_fu_862_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_76_fu_814_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_77_fu_867_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_78_fu_876_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_fu_777_p2         |         +|   0|  0|  13|           5|           1|
    |empty_105_fu_708_p2        |         +|   0|  0|  13|           5|           5|
    |empty_fu_464_p2            |         +|   0|  0|  13|           5|           5|
    |p_mid1_fu_629_p2           |         +|   0|  0|  13|           5|           5|
    |sub_ln44_10_fu_842_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln44_9_fu_758_p2       |         -|   0|  0|  17|          10|          10|
    |sub_ln44_fu_663_p2         |         -|   0|  0|  17|          10|          10|
    |and_ln25_5_fu_398_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_530_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln28_fu_589_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln6_fu_928_p2          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_356_p2        |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln28121_fu_380_p2     |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln31_fu_392_p2        |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln33_fu_524_p2        |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln6_5_fu_916_p2       |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln6_fu_910_p2         |      icmp|   0|  0|  11|           8|           2|
    |or_ln28_53_fu_584_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_404_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln31_6_fu_612_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln31_fu_607_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln6_fu_922_p2           |        or|   0|  0|   2|           1|           1|
    |select_ln25_18_fu_494_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln25_19_fu_505_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln25_20_fu_517_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln25_21_fu_535_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln25_fu_487_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln28_21_fu_546_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln28_22_fu_559_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln28_23_fu_572_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln28_24_fu_595_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln28_25_fu_438_p3   |    select|   0|  0|   7|           1|           1|
    |select_ln28_fu_410_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln31_21_fu_635_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln31_22_fu_675_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln31_23_fu_689_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln31_24_fu_697_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln31_25_fu_424_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln31_fu_617_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln49_fu_934_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_386_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_fu_579_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 662|         305|         295|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  25|          6|    1|          6|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten25_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten59_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_r_6                    |   9|          2|    5|         10|
    |ap_sig_allocacmp_wr_6                   |   9|          2|    2|          4|
    |c_fu_126                                |   9|          2|    5|         10|
    |conv_to_pool_streams_3_blk_n            |   9|          2|    1|          2|
    |grp_fu_290_p0                           |  25|          6|   32|        192|
    |grp_fu_290_p1                           |  25|          6|   32|        192|
    |grp_fu_295_p0                           |  25|          6|   32|        192|
    |grp_fu_295_p1                           |  25|          6|   32|        192|
    |grp_fu_299_p0                           |  25|          6|   32|        192|
    |grp_fu_299_p1                           |  25|          6|   32|        192|
    |grp_fu_303_p0                           |  21|          5|   32|        160|
    |grp_fu_303_p1                           |  21|          5|   32|        160|
    |indvar_flatten25_fu_130                 |   9|          2|    7|         14|
    |indvar_flatten59_fu_138                 |   9|          2|   10|         20|
    |indvar_flatten_fu_122                   |   9|          2|    4|          8|
    |pad_img_address0                        |  25|          6|   10|         60|
    |pad_img_address1                        |  21|          5|   10|         50|
    |r_fu_134                                |   9|          2|    5|         10|
    |wc_fu_114                               |   9|          2|    2|          4|
    |wr_fu_118                               |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 551|        127|  360|       1754|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln25_reg_1058                  |   5|   0|    5|          0|
    |add_ln44_72_reg_1181               |  10|   0|   10|          0|
    |add_ln44_75_reg_1191               |  10|   0|   10|          0|
    |add_ln44_78_reg_1201               |  10|   0|   10|          0|
    |and_ln25_5_reg_1085                |   1|   0|    1|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_126                           |   5|   0|    5|          0|
    |empty_105_reg_1119                 |   5|   0|    5|          0|
    |icmp_ln25_reg_1054                 |   1|   0|    1|          0|
    |icmp_ln28121_reg_1064              |   1|   0|    1|          0|
    |icmp_ln31_reg_1080                 |   1|   0|    1|          0|
    |indvar_flatten25_fu_130            |   7|   0|    7|          0|
    |indvar_flatten59_fu_138            |  10|   0|   10|          0|
    |indvar_flatten_fu_122              |   4|   0|    4|          0|
    |mul_1_1_reg_1276                   |  32|   0|   32|          0|
    |mul_1_2_reg_1281                   |  32|   0|   32|          0|
    |mul_1_reg_1271                     |  32|   0|   32|          0|
    |mul_2_1_reg_1291                   |  32|   0|   32|          0|
    |mul_2_2_reg_1296                   |  32|   0|   32|          0|
    |mul_2_reg_1286                     |  32|   0|   32|          0|
    |mul_7_reg_1266                     |  32|   0|   32|          0|
    |mul_reg_1251                       |  32|   0|   32|          0|
    |mul_s_reg_1256                     |  32|   0|   32|          0|
    |pixel_41_reg_1165                  |  32|   0|   32|          0|
    |pixel_42_reg_1206                  |  32|   0|   32|          0|
    |pixel_43_reg_1211                  |  32|   0|   32|          0|
    |pixel_44_reg_1226                  |  32|   0|   32|          0|
    |pixel_45_reg_1231                  |  32|   0|   32|          0|
    |pixel_46_reg_1241                  |  32|   0|   32|          0|
    |pixel_47_reg_1246                  |  32|   0|   32|          0|
    |pixel_48_reg_1261                  |  32|   0|   32|          0|
    |pixel_reg_1160                     |  32|   0|   32|          0|
    |r_6_reg_1046                       |   5|   0|    5|          0|
    |r_fu_134                           |   5|   0|    5|          0|
    |select_ln28_reg_1094               |   2|   0|    2|          0|
    |select_ln31_22_reg_1107            |   5|   0|    5|          0|
    |select_ln31_23_reg_1113            |   5|   0|    5|          0|
    |select_ln49_reg_1352               |  32|   0|   32|          0|
    |sub_ln44_9_reg_1126                |   9|   0|   10|          1|
    |sub_ln44_reg_1100                  |   9|   0|   10|          1|
    |w_sum_33_reg_1306                  |  32|   0|   32|          0|
    |w_sum_34_reg_1311                  |  32|   0|   32|          0|
    |w_sum_35_reg_1316                  |  32|   0|   32|          0|
    |w_sum_36_reg_1321                  |  32|   0|   32|          0|
    |w_sum_37_reg_1326                  |  32|   0|   32|          0|
    |w_sum_38_reg_1331                  |  32|   0|   32|          0|
    |w_sum_39_reg_1336                  |  32|   0|   32|          0|
    |w_sum_40_reg_1341                  |  32|   0|   32|          0|
    |w_sum_reg_1301                     |  32|   0|   32|          0|
    |wc_fu_114                          |   2|   0|    2|          0|
    |wr_6_reg_1041                      |   2|   0|    2|          0|
    |wr_fu_118                          |   2|   0|    2|          0|
    |x_assign_reg_1346                  |  32|   0|   32|          0|
    |xor_ln25_reg_1075                  |   1|   0|    1|          0|
    |zext_ln44_73_reg_1133              |   5|   0|   10|          5|
    |zext_ln44_77_reg_1144              |   5|   0|   10|          5|
    |zext_ln44_81_reg_1170              |   5|   0|   10|          5|
    |icmp_ln25_reg_1054                 |  64|  32|    1|          0|
    |mul_1_1_reg_1276                   |  64|  32|   32|          0|
    |mul_1_2_reg_1281                   |  64|  32|   32|          0|
    |mul_1_reg_1271                     |  64|  32|   32|          0|
    |mul_2_1_reg_1291                   |  64|  32|   32|          0|
    |mul_2_2_reg_1296                   |  64|  32|   32|          0|
    |mul_2_reg_1286                     |  64|  32|   32|          0|
    |mul_7_reg_1266                     |  64|  32|   32|          0|
    |mul_s_reg_1256                     |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1674| 288| 1372|         17|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|pad_img_address0                       |  out|   10|   ap_memory|                                                         pad_img|         array|
|pad_img_ce0                            |  out|    1|   ap_memory|                                                         pad_img|         array|
|pad_img_q0                             |   in|   32|   ap_memory|                                                         pad_img|         array|
|pad_img_address1                       |  out|   10|   ap_memory|                                                         pad_img|         array|
|pad_img_ce1                            |  out|    1|   ap_memory|                                                         pad_img|         array|
|pad_img_q1                             |   in|   32|   ap_memory|                                                         pad_img|         array|
|w                                      |   in|   32|     ap_none|                                                               w|        scalar|
|w_33                                   |   in|   32|     ap_none|                                                            w_33|        scalar|
|w_34                                   |   in|   32|     ap_none|                                                            w_34|        scalar|
|w_35                                   |   in|   32|     ap_none|                                                            w_35|        scalar|
|w_36                                   |   in|   32|     ap_none|                                                            w_36|        scalar|
|w_37                                   |   in|   32|     ap_none|                                                            w_37|        scalar|
|w_38                                   |   in|   32|     ap_none|                                                            w_38|        scalar|
|w_39                                   |   in|   32|     ap_none|                                                            w_39|        scalar|
|w_40                                   |   in|   32|     ap_none|                                                            w_40|        scalar|
|biases_buf                             |   in|   32|     ap_none|                                                      biases_buf|        scalar|
|conv_to_pool_streams_3_din             |  out|   32|     ap_fifo|                                          conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_num_data_valid  |   in|   11|     ap_fifo|                                          conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_fifo_cap        |   in|   11|     ap_fifo|                                          conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_full_n          |   in|    1|     ap_fifo|                                          conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_write           |  out|    1|     ap_fifo|                                          conv_to_pool_streams_3|       pointer|
+---------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

