// Seed: 565230118
module module_0 (
    input tri0 id_0
    , id_7,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    output supply0 id_5
);
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    output wire  id_2,
    input  wire  id_3,
    input  uwire id_4
    , id_7,
    input  tri0  id_5
);
  parameter id_8 = 1 & 1 || -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_1,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    input  tri0 id_1
    , id_5,
    input  wor  id_2,
    input  tri  id_3
);
  wire id_6;
  always begin : LABEL_0
    assert (id_5);
    id_5 = id_1;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0
  );
endmodule
