#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May  6 20:51:08 2022
# Process ID: 244
# Current directory: E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1
# Command line: vivado.exe -log viterbi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source viterbi_top.tcl
# Log file: E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1/viterbi_top.vds
# Journal file: E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source viterbi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top viterbi_top -part xczu7ev-ffvc1156-2-e -max_uram 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1467.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'viterbi_top' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_top.v:35]
	Parameter ALL_ZEROS bound to: 2'b00 
	Parameter PASS_THROUGH bound to: 2'b01 
	Parameter DATUM_MOVE bound to: 2'b10 
	Parameter LOAD bound to: 2'b00 
	Parameter COUNT_UP bound to: 2'b01 
	Parameter COUNT_DOWN bound to: 2'b10 
	Parameter LOAD_TBS bound to: 1'b1 
	Parameter LOAD_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'bmu' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_bmu.v:31]
	Parameter TRELLIS_OUTPUT2_0 bound to: 64'b0110011010011001100110010110011001100110100110011001100101100110 
	Parameter TRELLIS_OUTPUT1_0 bound to: 64'b0101010110101010101010100101010110101010010101010101010110101010 
	Parameter TRELLIS_OUTPUT0_0 bound to: 64'b0101101001011010101001011010010110100101101001010101101001011010 
	Parameter TRELLIS_OUTPUT2_1 bound to: 64'b1001100101100110011001101001100110011001011001100110011010011001 
	Parameter TRELLIS_OUTPUT1_1 bound to: 64'b1010101001010101010101011010101001010101101010101010101001010101 
	Parameter TRELLIS_OUTPUT0_1 bound to: 64'b1010010110100101010110100101101001011010010110101010010110100101 
INFO: [Synth 8-6157] synthesizing module 'hamming_distance' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_hamming_distance.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hamming_distance' (1#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_hamming_distance.v:31]
INFO: [Synth 8-6155] done synthesizing module 'bmu' (2#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_bmu.v:31]
INFO: [Synth 8-6157] synthesizing module 'getmin' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_getmin.v:31]
INFO: [Synth 8-6157] synthesizing module 'mincomparator' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_mincomparator.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mincomparator' (3#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_mincomparator.v:29]
INFO: [Synth 8-6155] done synthesizing module 'getmin' (4#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_getmin.v:31]
INFO: [Synth 8-6157] synthesizing module 'pathmetrics' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_pathmetrics.v:31]
INFO: [Synth 8-6155] done synthesizing module 'pathmetrics' (5#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_pathmetrics.v:31]
INFO: [Synth 8-6157] synthesizing module 'pmu' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_pmu.v:33]
INFO: [Synth 8-6157] synthesizing module 'acs' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_acs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'acs' (6#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_acs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'pmu' (7#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_pmu.v:33]
INFO: [Synth 8-6157] synthesizing module 'bram_wrapper' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bram' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-6157] synthesizing module 'bram_blk_mem_gen_0_0' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1/.Xil/Vivado-244-Youssef-Dell/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_blk_mem_gen_0_0' (8#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1/.Xil/Vivado-244-Youssef-Dell/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram' (9#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bram_wrapper' (10#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'tracebackunit' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_tracebackunit.v:44]
	Parameter IDLE bound to: 2'b01 
	Parameter ADDRESS_GEN bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_tracebackunit.v:63]
INFO: [Synth 8-6157] synthesizing module 'getmax' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_getmax.v:32]
INFO: [Synth 8-6157] synthesizing module 'maxcomparator' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_maxcomparator.v:31]
INFO: [Synth 8-6155] done synthesizing module 'maxcomparator' (11#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_maxcomparator.v:31]
INFO: [Synth 8-6155] done synthesizing module 'getmax' (12#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_getmax.v:32]
INFO: [Synth 8-6155] done synthesizing module 'tracebackunit' (13#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_tracebackunit.v:44]
INFO: [Synth 8-6157] synthesizing module 'lifo' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_lifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'lifo' (14#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_lifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_controlunit.v:53]
	Parameter IDLE bound to: 4'b0001 
	Parameter CALCULATE_WRITE bound to: 4'b0010 
	Parameter TRACEBACK_READ bound to: 4'b0100 
	Parameter OUT_CONTROL bound to: 4'b1000 
	Parameter ALL_ZEROS bound to: 2'b00 
	Parameter PASS_THROUGH bound to: 2'b01 
	Parameter DATUM_MOVE bound to: 2'b10 
	Parameter LOAD bound to: 2'b00 
	Parameter COUNT_UP bound to: 2'b01 
	Parameter COUNT_DOWN bound to: 2'b10 
	Parameter LOAD_TBS bound to: 1'b1 
	Parameter LOAD_ZERO bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (15#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_controlunit.v:53]
INFO: [Synth 8-6155] done synthesizing module 'viterbi_top' (16#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_top.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1510.316 ; gain = 42.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1516.707 ; gain = 48.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1516.707 ; gain = 48.797
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'u_BramGeneratedBlock/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [e:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'u_BramGeneratedBlock/bram_i/blk_mem_gen_0'
Parsing XDC File [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/constrs_1/new/constraints.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1666.137 ; gain = 12.770
Finished Parsing XDC File [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1666.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1666.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.137 ; gain = 198.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.137 ; gain = 198.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_BramGeneratedBlock/bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_BramGeneratedBlock/bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.137 ; gain = 198.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_currState_reg' in module 'tracebackunit'
INFO: [Synth 8-4471] merging register 'r_pmEnable_reg' into 'r_bmuEnable_reg' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_controlunit.v:104]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/viterbi_top.v:156]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               01 |                               01
             ADDRESS_GEN |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_currState_reg' in module 'tracebackunit'
INFO: [Synth 8-6904] The RAM "lifo:/r_lifoMemory_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1666.137 ; gain = 198.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    512 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 128   
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 128   
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 128   
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 190   
	   2 Input      6 Bit        Muxes := 64    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module viterbi_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    512 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module hamming_distance 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module mincomparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pathmetrics 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module acs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module maxcomparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module getmax 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 16    
Module tracebackunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module lifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module controlunit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "u_LifoMemory/r_lifoMemory_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_LifoMemory/r_lifoMemory_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[15][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[14][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[13][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[12][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[11][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[10][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[8][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[7][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[6][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[4][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[2][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[0][2]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[15][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[14][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[13][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[12][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[11][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[10][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[8][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[7][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[6][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[4][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[2][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[0][3]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[15][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[14][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[13][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[12][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[11][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[10][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[8][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[7][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[6][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[4][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[2][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[0][4]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[15][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[14][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[13][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[12][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[11][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[10][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[9][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[8][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_tracebackUnit/\u_getMax/r_locStage2_reg[8][5] )
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[7][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[6][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[5][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[4][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[3][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[2][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_tracebackUnit/u_getMax/r_locStage2_reg[1][5]' (FD) to 'u_tracebackUnit/u_getMax/r_locStage2_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_tracebackUnit/\u_getMax/r_locStage2_reg[0][5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1666.137 ; gain = 198.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+------------------+-----------+----------------------+------------------+
|Module Name  | RTL Object       | Inference | Size (Depth x Width) | Primitives       | 
+-------------+------------------+-----------+----------------------+------------------+
|u_LifoMemory | r_lifoMemory_reg | Implied   | 4 K x 1              | RAM256X1D x 10   | 
+-------------+------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 2205.508 ; gain = 737.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2308.379 ; gain = 840.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+------------------+-----------+----------------------+------------------+
|Module Name  | RTL Object       | Inference | Size (Depth x Width) | Primitives       | 
+-------------+------------------+-----------+----------------------+------------------+
|u_LifoMemory | r_lifoMemory_reg | Implied   | 4 K x 1              | RAM256X1D x 10   | 
+-------------+------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[0]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[1]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[2]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[3]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[4]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[5]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[6]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[7]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[11]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[10]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[9]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_LifoMemory/r_counterRead_reg_rep[8]' (FDRE) to 'u_LifoMemory/r_counterRead_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 2383.445 ; gain = 915.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 2388.242 ; gain = 920.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 2388.242 ; gain = 920.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 2388.242 ; gain = 920.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 2388.242 ; gain = 920.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2388.242 ; gain = 920.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2388.242 ; gain = 920.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |bram_blk_mem_gen_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bram_blk_mem_gen_0_0 |     1|
|2     |BUFG                 |     1|
|3     |CARRY8               |   262|
|4     |LUT1                 |    88|
|5     |LUT2                 |   152|
|6     |LUT3                 |   965|
|7     |LUT4                 |  2048|
|8     |LUT5                 |   975|
|9     |LUT6                 |  2015|
|10    |MUXF7                |    12|
|11    |RAM256X1D            |    10|
|12    |FDCE                 |    59|
|13    |FDPE                 |     3|
|14    |FDRE                 |  1030|
|15    |IBUF                 |    18|
|16    |OBUF                 |     3|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------------------+----------------------+------+
|      |Instance                 |Module                |Cells |
+------+-------------------------+----------------------+------+
|1     |top                      |                      |  7705|
|2     |  u_BranchMetricUnit     |bmu                   |   256|
|3     |    \genblk1[63].u0      |hamming_distance__1   |     2|
|4     |    \genblk1[63].u1      |hamming_distance__2   |     2|
|5     |    \genblk1[62].u0      |hamming_distance__3   |     2|
|6     |    \genblk1[62].u1      |hamming_distance__4   |     2|
|7     |    \genblk1[61].u0      |hamming_distance__5   |     2|
|8     |    \genblk1[61].u1      |hamming_distance__6   |     2|
|9     |    \genblk1[60].u0      |hamming_distance__7   |     2|
|10    |    \genblk1[60].u1      |hamming_distance__8   |     2|
|11    |    \genblk1[59].u0      |hamming_distance__9   |     2|
|12    |    \genblk1[59].u1      |hamming_distance__10  |     2|
|13    |    \genblk1[58].u0      |hamming_distance__11  |     2|
|14    |    \genblk1[58].u1      |hamming_distance__12  |     2|
|15    |    \genblk1[57].u0      |hamming_distance__13  |     2|
|16    |    \genblk1[57].u1      |hamming_distance__14  |     2|
|17    |    \genblk1[56].u0      |hamming_distance__15  |     2|
|18    |    \genblk1[56].u1      |hamming_distance__16  |     2|
|19    |    \genblk1[55].u0      |hamming_distance__17  |     2|
|20    |    \genblk1[55].u1      |hamming_distance__18  |     2|
|21    |    \genblk1[54].u0      |hamming_distance__19  |     2|
|22    |    \genblk1[54].u1      |hamming_distance__20  |     2|
|23    |    \genblk1[53].u0      |hamming_distance__21  |     2|
|24    |    \genblk1[53].u1      |hamming_distance__22  |     2|
|25    |    \genblk1[52].u0      |hamming_distance__23  |     2|
|26    |    \genblk1[52].u1      |hamming_distance__24  |     2|
|27    |    \genblk1[51].u0      |hamming_distance__25  |     2|
|28    |    \genblk1[51].u1      |hamming_distance__26  |     2|
|29    |    \genblk1[50].u0      |hamming_distance__27  |     2|
|30    |    \genblk1[50].u1      |hamming_distance__28  |     2|
|31    |    \genblk1[49].u0      |hamming_distance__29  |     2|
|32    |    \genblk1[49].u1      |hamming_distance__30  |     2|
|33    |    \genblk1[48].u0      |hamming_distance__31  |     2|
|34    |    \genblk1[48].u1      |hamming_distance__32  |     2|
|35    |    \genblk1[47].u0      |hamming_distance__33  |     2|
|36    |    \genblk1[47].u1      |hamming_distance__34  |     2|
|37    |    \genblk1[46].u0      |hamming_distance__35  |     2|
|38    |    \genblk1[46].u1      |hamming_distance__36  |     2|
|39    |    \genblk1[45].u0      |hamming_distance__37  |     2|
|40    |    \genblk1[45].u1      |hamming_distance__38  |     2|
|41    |    \genblk1[44].u0      |hamming_distance__39  |     2|
|42    |    \genblk1[44].u1      |hamming_distance__40  |     2|
|43    |    \genblk1[43].u0      |hamming_distance__41  |     2|
|44    |    \genblk1[43].u1      |hamming_distance__42  |     2|
|45    |    \genblk1[42].u0      |hamming_distance__43  |     2|
|46    |    \genblk1[42].u1      |hamming_distance__44  |     2|
|47    |    \genblk1[41].u0      |hamming_distance__45  |     2|
|48    |    \genblk1[41].u1      |hamming_distance__46  |     2|
|49    |    \genblk1[40].u0      |hamming_distance__47  |     2|
|50    |    \genblk1[40].u1      |hamming_distance__48  |     2|
|51    |    \genblk1[39].u0      |hamming_distance__49  |     2|
|52    |    \genblk1[39].u1      |hamming_distance__50  |     2|
|53    |    \genblk1[38].u0      |hamming_distance__51  |     2|
|54    |    \genblk1[38].u1      |hamming_distance__52  |     2|
|55    |    \genblk1[37].u0      |hamming_distance__53  |     2|
|56    |    \genblk1[37].u1      |hamming_distance__54  |     2|
|57    |    \genblk1[36].u0      |hamming_distance__55  |     2|
|58    |    \genblk1[36].u1      |hamming_distance__56  |     2|
|59    |    \genblk1[35].u0      |hamming_distance__57  |     2|
|60    |    \genblk1[35].u1      |hamming_distance__58  |     2|
|61    |    \genblk1[34].u0      |hamming_distance__59  |     2|
|62    |    \genblk1[34].u1      |hamming_distance__60  |     2|
|63    |    \genblk1[33].u0      |hamming_distance__61  |     2|
|64    |    \genblk1[33].u1      |hamming_distance__62  |     2|
|65    |    \genblk1[32].u0      |hamming_distance__63  |     2|
|66    |    \genblk1[32].u1      |hamming_distance__64  |     2|
|67    |    \genblk1[31].u0      |hamming_distance__65  |     2|
|68    |    \genblk1[31].u1      |hamming_distance__66  |     2|
|69    |    \genblk1[30].u0      |hamming_distance__67  |     2|
|70    |    \genblk1[30].u1      |hamming_distance__68  |     2|
|71    |    \genblk1[29].u0      |hamming_distance__69  |     2|
|72    |    \genblk1[29].u1      |hamming_distance__70  |     2|
|73    |    \genblk1[28].u0      |hamming_distance__71  |     2|
|74    |    \genblk1[28].u1      |hamming_distance__72  |     2|
|75    |    \genblk1[27].u0      |hamming_distance__73  |     2|
|76    |    \genblk1[27].u1      |hamming_distance__74  |     2|
|77    |    \genblk1[26].u0      |hamming_distance__75  |     2|
|78    |    \genblk1[26].u1      |hamming_distance__76  |     2|
|79    |    \genblk1[25].u0      |hamming_distance__77  |     2|
|80    |    \genblk1[25].u1      |hamming_distance__78  |     2|
|81    |    \genblk1[24].u0      |hamming_distance__79  |     2|
|82    |    \genblk1[24].u1      |hamming_distance__80  |     2|
|83    |    \genblk1[23].u0      |hamming_distance__81  |     2|
|84    |    \genblk1[23].u1      |hamming_distance__82  |     2|
|85    |    \genblk1[22].u0      |hamming_distance__83  |     2|
|86    |    \genblk1[22].u1      |hamming_distance__84  |     2|
|87    |    \genblk1[21].u0      |hamming_distance__85  |     2|
|88    |    \genblk1[21].u1      |hamming_distance__86  |     2|
|89    |    \genblk1[20].u0      |hamming_distance__87  |     2|
|90    |    \genblk1[20].u1      |hamming_distance__88  |     2|
|91    |    \genblk1[19].u0      |hamming_distance__89  |     2|
|92    |    \genblk1[19].u1      |hamming_distance__90  |     2|
|93    |    \genblk1[18].u0      |hamming_distance__91  |     2|
|94    |    \genblk1[18].u1      |hamming_distance__92  |     2|
|95    |    \genblk1[17].u0      |hamming_distance__93  |     2|
|96    |    \genblk1[17].u1      |hamming_distance__94  |     2|
|97    |    \genblk1[16].u0      |hamming_distance__95  |     2|
|98    |    \genblk1[16].u1      |hamming_distance__96  |     2|
|99    |    \genblk1[15].u0      |hamming_distance__97  |     2|
|100   |    \genblk1[15].u1      |hamming_distance__98  |     2|
|101   |    \genblk1[14].u0      |hamming_distance__99  |     2|
|102   |    \genblk1[14].u1      |hamming_distance__100 |     2|
|103   |    \genblk1[13].u0      |hamming_distance__101 |     2|
|104   |    \genblk1[13].u1      |hamming_distance__102 |     2|
|105   |    \genblk1[12].u0      |hamming_distance__103 |     2|
|106   |    \genblk1[12].u1      |hamming_distance__104 |     2|
|107   |    \genblk1[11].u0      |hamming_distance__105 |     2|
|108   |    \genblk1[11].u1      |hamming_distance__106 |     2|
|109   |    \genblk1[10].u0      |hamming_distance__107 |     2|
|110   |    \genblk1[10].u1      |hamming_distance__108 |     2|
|111   |    \genblk1[9].u0       |hamming_distance__109 |     2|
|112   |    \genblk1[9].u1       |hamming_distance__110 |     2|
|113   |    \genblk1[8].u0       |hamming_distance__111 |     2|
|114   |    \genblk1[8].u1       |hamming_distance__112 |     2|
|115   |    \genblk1[7].u0       |hamming_distance__113 |     2|
|116   |    \genblk1[7].u1       |hamming_distance__114 |     2|
|117   |    \genblk1[6].u0       |hamming_distance__115 |     2|
|118   |    \genblk1[6].u1       |hamming_distance__116 |     2|
|119   |    \genblk1[5].u0       |hamming_distance__117 |     2|
|120   |    \genblk1[5].u1       |hamming_distance__118 |     2|
|121   |    \genblk1[4].u0       |hamming_distance__119 |     2|
|122   |    \genblk1[4].u1       |hamming_distance__120 |     2|
|123   |    \genblk1[3].u0       |hamming_distance__121 |     2|
|124   |    \genblk1[3].u1       |hamming_distance__122 |     2|
|125   |    \genblk1[2].u0       |hamming_distance__123 |     2|
|126   |    \genblk1[2].u1       |hamming_distance__124 |     2|
|127   |    \genblk1[1].u0       |hamming_distance__125 |     2|
|128   |    \genblk1[1].u1       |hamming_distance__126 |     2|
|129   |    \genblk1[0].u0       |hamming_distance__127 |     2|
|130   |    \genblk1[0].u1       |hamming_distance      |     2|
|131   |  u_BramGeneratedBlock   |bram_wrapper          |    91|
|132   |    bram_i               |bram                  |    64|
|133   |  u_ControlUnit          |controlunit           |   650|
|134   |  u_LifoMemory           |lifo                  |    94|
|135   |  u_PathMetricsRegister  |pathmetrics           |  5511|
|136   |  u_getMin               |getmin                |    63|
|137   |    \genblk1[10].u_c1    |mincomparator         |     1|
|138   |    \genblk1[11].u_c1    |mincomparator_62      |     1|
|139   |    \genblk1[12].u_c1    |mincomparator_63      |     1|
|140   |    \genblk1[13].u_c1    |mincomparator_64      |     1|
|141   |    \genblk1[14].u_c1    |mincomparator_65      |     1|
|142   |    \genblk1[15].u_c1    |mincomparator_66      |     1|
|143   |    \genblk1[16].u_c1    |mincomparator_67      |     1|
|144   |    \genblk1[17].u_c1    |mincomparator_68      |     1|
|145   |    \genblk1[18].u_c1    |mincomparator_69      |     1|
|146   |    \genblk1[19].u_c1    |mincomparator_70      |     1|
|147   |    \genblk1[1].u_c1     |mincomparator_71      |     1|
|148   |    \genblk1[20].u_c1    |mincomparator_72      |     1|
|149   |    \genblk1[21].u_c1    |mincomparator_73      |     1|
|150   |    \genblk1[22].u_c1    |mincomparator_74      |     1|
|151   |    \genblk1[23].u_c1    |mincomparator_75      |     1|
|152   |    \genblk1[24].u_c1    |mincomparator_76      |     1|
|153   |    \genblk1[25].u_c1    |mincomparator_77      |     1|
|154   |    \genblk1[26].u_c1    |mincomparator_78      |     1|
|155   |    \genblk1[27].u_c1    |mincomparator_79      |     1|
|156   |    \genblk1[28].u_c1    |mincomparator_80      |     1|
|157   |    \genblk1[29].u_c1    |mincomparator_81      |     1|
|158   |    \genblk1[2].u_c1     |mincomparator_82      |     1|
|159   |    \genblk1[30].u_c1    |mincomparator_83      |     1|
|160   |    \genblk1[31].u_c1    |mincomparator_84      |     1|
|161   |    \genblk1[32].u_c1    |mincomparator_85      |     1|
|162   |    \genblk1[3].u_c1     |mincomparator_86      |     1|
|163   |    \genblk1[4].u_c1     |mincomparator_87      |     1|
|164   |    \genblk1[5].u_c1     |mincomparator_88      |     1|
|165   |    \genblk1[6].u_c1     |mincomparator_89      |     1|
|166   |    \genblk1[7].u_c1     |mincomparator_90      |     1|
|167   |    \genblk1[8].u_c1     |mincomparator_91      |     1|
|168   |    \genblk1[9].u_c1     |mincomparator_92      |     1|
|169   |    \genblk2[0].u_c2     |mincomparator_93      |     1|
|170   |    \genblk2[10].u_c2    |mincomparator_94      |     1|
|171   |    \genblk2[11].u_c2    |mincomparator_95      |     1|
|172   |    \genblk2[12].u_c2    |mincomparator_96      |     1|
|173   |    \genblk2[13].u_c2    |mincomparator_97      |     1|
|174   |    \genblk2[14].u_c2    |mincomparator_98      |     1|
|175   |    \genblk2[15].u_c2    |mincomparator_99      |     1|
|176   |    \genblk2[1].u_c2     |mincomparator_100     |     1|
|177   |    \genblk2[2].u_c2     |mincomparator_101     |     1|
|178   |    \genblk2[3].u_c2     |mincomparator_102     |     1|
|179   |    \genblk2[4].u_c2     |mincomparator_103     |     1|
|180   |    \genblk2[5].u_c2     |mincomparator_104     |     1|
|181   |    \genblk2[6].u_c2     |mincomparator_105     |     1|
|182   |    \genblk2[7].u_c2     |mincomparator_106     |     1|
|183   |    \genblk2[8].u_c2     |mincomparator_107     |     1|
|184   |    \genblk2[9].u_c2     |mincomparator_108     |     1|
|185   |    \genblk3[0].u_c3     |mincomparator_109     |     1|
|186   |    \genblk3[1].u_c3     |mincomparator_110     |     1|
|187   |    \genblk3[2].u_c3     |mincomparator_111     |     1|
|188   |    \genblk3[3].u_c3     |mincomparator_112     |     1|
|189   |    \genblk3[4].u_c3     |mincomparator_113     |     1|
|190   |    \genblk3[5].u_c3     |mincomparator_114     |     1|
|191   |    \genblk3[6].u_c3     |mincomparator_115     |     1|
|192   |    \genblk3[7].u_c3     |mincomparator_116     |     1|
|193   |    \genblk4[0].u_c4     |mincomparator_117     |     1|
|194   |    \genblk4[1].u_c4     |mincomparator_118     |     1|
|195   |    \genblk4[2].u_c4     |mincomparator_119     |     1|
|196   |    \genblk4[3].u_c4     |mincomparator_120     |     1|
|197   |    \genblk5[0].u_c4     |mincomparator_121     |     1|
|198   |    \genblk5[1].u_c4     |mincomparator_122     |     1|
|199   |    u_c4                 |mincomparator_123     |     1|
|200   |  u_tracebackUnit        |tracebackunit         |   592|
|201   |    u_getMax             |getmax                |   522|
|202   |      \genblk1[10].u_c1  |maxcomparator         |     2|
|203   |      \genblk1[11].u_c1  |maxcomparator_0       |     1|
|204   |      \genblk1[12].u_c1  |maxcomparator_1       |     2|
|205   |      \genblk1[13].u_c1  |maxcomparator_2       |     1|
|206   |      \genblk1[14].u_c1  |maxcomparator_3       |     2|
|207   |      \genblk1[15].u_c1  |maxcomparator_4       |     1|
|208   |      \genblk1[16].u_c1  |maxcomparator_5       |     2|
|209   |      \genblk1[17].u_c1  |maxcomparator_6       |     1|
|210   |      \genblk1[18].u_c1  |maxcomparator_7       |     2|
|211   |      \genblk1[19].u_c1  |maxcomparator_8       |     1|
|212   |      \genblk1[1].u_c1   |maxcomparator_9       |     1|
|213   |      \genblk1[20].u_c1  |maxcomparator_10      |     2|
|214   |      \genblk1[21].u_c1  |maxcomparator_11      |     1|
|215   |      \genblk1[22].u_c1  |maxcomparator_12      |     2|
|216   |      \genblk1[23].u_c1  |maxcomparator_13      |     1|
|217   |      \genblk1[24].u_c1  |maxcomparator_14      |     2|
|218   |      \genblk1[25].u_c1  |maxcomparator_15      |     1|
|219   |      \genblk1[26].u_c1  |maxcomparator_16      |     2|
|220   |      \genblk1[27].u_c1  |maxcomparator_17      |     1|
|221   |      \genblk1[28].u_c1  |maxcomparator_18      |     2|
|222   |      \genblk1[29].u_c1  |maxcomparator_19      |     1|
|223   |      \genblk1[2].u_c1   |maxcomparator_20      |     2|
|224   |      \genblk1[30].u_c1  |maxcomparator_21      |     2|
|225   |      \genblk1[31].u_c1  |maxcomparator_22      |     1|
|226   |      \genblk1[32].u_c1  |maxcomparator_23      |     2|
|227   |      \genblk1[3].u_c1   |maxcomparator_24      |     1|
|228   |      \genblk1[4].u_c1   |maxcomparator_25      |     2|
|229   |      \genblk1[5].u_c1   |maxcomparator_26      |     1|
|230   |      \genblk1[6].u_c1   |maxcomparator_27      |     2|
|231   |      \genblk1[7].u_c1   |maxcomparator_28      |     1|
|232   |      \genblk1[8].u_c1   |maxcomparator_29      |     2|
|233   |      \genblk1[9].u_c1   |maxcomparator_30      |     1|
|234   |      \genblk2[0].u_c2   |maxcomparator_31      |     2|
|235   |      \genblk2[10].u_c2  |maxcomparator_32      |     2|
|236   |      \genblk2[11].u_c2  |maxcomparator_33      |     2|
|237   |      \genblk2[12].u_c2  |maxcomparator_34      |     2|
|238   |      \genblk2[13].u_c2  |maxcomparator_35      |     2|
|239   |      \genblk2[14].u_c2  |maxcomparator_36      |     2|
|240   |      \genblk2[15].u_c2  |maxcomparator_37      |     2|
|241   |      \genblk2[1].u_c2   |maxcomparator_38      |     2|
|242   |      \genblk2[2].u_c2   |maxcomparator_39      |     2|
|243   |      \genblk2[3].u_c2   |maxcomparator_40      |     2|
|244   |      \genblk2[4].u_c2   |maxcomparator_41      |     2|
|245   |      \genblk2[5].u_c2   |maxcomparator_42      |     2|
|246   |      \genblk2[6].u_c2   |maxcomparator_43      |     2|
|247   |      \genblk2[7].u_c2   |maxcomparator_44      |     2|
|248   |      \genblk2[8].u_c2   |maxcomparator_45      |     2|
|249   |      \genblk2[9].u_c2   |maxcomparator_46      |     2|
|250   |      \genblk3[0].u_c3   |maxcomparator_47      |     3|
|251   |      \genblk3[1].u_c3   |maxcomparator_48      |     3|
|252   |      \genblk3[2].u_c3   |maxcomparator_49      |     3|
|253   |      \genblk3[3].u_c3   |maxcomparator_50      |     3|
|254   |      \genblk3[4].u_c3   |maxcomparator_51      |     3|
|255   |      \genblk3[5].u_c3   |maxcomparator_52      |     4|
|256   |      \genblk3[6].u_c3   |maxcomparator_53      |     3|
|257   |      \genblk3[7].u_c3   |maxcomparator_54      |     8|
|258   |      \genblk4[0].u_c4   |maxcomparator_55      |    49|
|259   |      \genblk4[1].u_c4   |maxcomparator_56      |    58|
|260   |      \genblk4[2].u_c4   |maxcomparator_57      |    55|
|261   |      \genblk4[3].u_c4   |maxcomparator_58      |    61|
|262   |      \genblk5[0].u_c5   |maxcomparator_59      |     5|
|263   |      \genblk5[1].u_c5   |maxcomparator_60      |     3|
|264   |      u_c6               |maxcomparator_61      |    21|
+------+-------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2388.242 ; gain = 920.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 2388.242 ; gain = 770.902
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2388.242 ; gain = 920.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2412.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 18 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 2412.777 ; gain = 2015.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2412.777 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1/viterbi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file viterbi_top_utilization_synth.rpt -pb viterbi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  6 20:53:16 2022...
