/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for TMPSNS
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_TMPSNS.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for TMPSNS
 *
 * CMSIS Peripheral Access Layer for TMPSNS
 */

#if !defined(PERI_TMPSNS_H_)
#define PERI_TMPSNS_H_                           /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- TMPSNS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup TMPSNS_Peripheral_Access_Layer TMPSNS Peripheral Access Layer
 * @{
 */

/** TMPSNS - Register Layout Typedef */
typedef struct {
  __IO uint32_t CTRL0;                             /**< Control 0, offset: 0x0 */
  __IO uint32_t CTRL0_SET;                         /**< Control 0, offset: 0x4 */
  __IO uint32_t CTRL0_CLR;                         /**< Control 0, offset: 0x8 */
  __IO uint32_t CTRL0_TOG;                         /**< Control 0, offset: 0xC */
  __IO uint32_t STAT0;                             /**< Status 0, offset: 0x10 */
  __IO uint32_t STAT0_SET;                         /**< Status 0, offset: 0x14 */
  __IO uint32_t STAT0_CLR;                         /**< Status 0, offset: 0x18 */
  __IO uint32_t STAT0_TOG;                         /**< Status 0, offset: 0x1C */
  __IO uint32_t DATA0;                             /**< Data 0, offset: 0x20 */
  __IO uint32_t DATA0_SET;                         /**< Data 0, offset: 0x24 */
  __IO uint32_t DATA0_CLR;                         /**< Data 0, offset: 0x28 */
  __IO uint32_t DATA0_TOG;                         /**< Data 0, offset: 0x2C */
  __IO uint32_t THR_CTRL01;                        /**< Threshold Control 01, offset: 0x30 */
  __IO uint32_t THR_CTRL01_SET;                    /**< Threshold Control 01, offset: 0x34 */
  __IO uint32_t THR_CTRL01_CLR;                    /**< Threshold Control 01, offset: 0x38 */
  __IO uint32_t THR_CTRL01_TOG;                    /**< Threshold Control 01, offset: 0x3C */
  __IO uint32_t THR_CTRL23;                        /**< Threshold Control 23, offset: 0x40 */
  __IO uint32_t THR_CTRL23_SET;                    /**< Threshold Control 23, offset: 0x44 */
  __IO uint32_t THR_CTRL23_CLR;                    /**< Threshold Control 23, offset: 0x48 */
  __IO uint32_t THR_CTRL23_TOG;                    /**< Threshold Control 23, offset: 0x4C */
       uint8_t RESERVED_0[432];
  __IO uint32_t CTRL1;                             /**< Control 1, offset: 0x200 */
  __IO uint32_t CTRL1_SET;                         /**< Control 1, offset: 0x204 */
  __IO uint32_t CTRL1_CLR;                         /**< Control 1, offset: 0x208 */
  __IO uint32_t CTRL1_TOG;                         /**< Control 1, offset: 0x20C */
  __IO uint32_t STAT1;                             /**< Status 1, offset: 0x210 */
  __IO uint32_t STAT1_SET;                         /**< Status 1, offset: 0x214 */
  __IO uint32_t STAT1_CLR;                         /**< Status 1, offset: 0x218 */
  __IO uint32_t STAT1_TOG;                         /**< Status 1, offset: 0x21C */
  __IO uint32_t DATA1;                             /**< Data 1, offset: 0x220 */
  __IO uint32_t DATA1_SET;                         /**< Data 1, offset: 0x224 */
  __IO uint32_t DATA1_CLR;                         /**< Data 1, offset: 0x228 */
  __IO uint32_t DATA1_TOG;                         /**< Data 1, offset: 0x22C */
       uint8_t RESERVED_1[32];
  __IO uint32_t THR_CTRL45;                        /**< Threshold Control 45, offset: 0x250 */
  __IO uint32_t THR_CTRL45_SET;                    /**< Threshold Control 45, offset: 0x254 */
  __IO uint32_t THR_CTRL45_CLR;                    /**< Threshold Control 45, offset: 0x258 */
  __IO uint32_t THR_CTRL45_TOG;                    /**< Threshold Control 45, offset: 0x25C */
       uint8_t RESERVED_2[16];
  __IO uint32_t PERIOD_CTRL;                       /**< Measurement Period Control, offset: 0x270 */
  __IO uint32_t PERIOD_CTRL_SET;                   /**< Measurement Period Control, offset: 0x274 */
  __IO uint32_t PERIOD_CTRL_CLR;                   /**< Measurement Period Control, offset: 0x278 */
  __IO uint32_t PERIOD_CTRL_TOG;                   /**< Measurement Period Control, offset: 0x27C */
  __IO uint32_t REF_DIV;                           /**< Reference Clock Divider Control, offset: 0x280 */
       uint8_t RESERVED_3[44];
  __IO uint32_t PUD_ST_CTRL;                       /**< Power-Up Delay Control, offset: 0x2B0 */
  __IO uint32_t PUD_ST_CTRL_SET;                   /**< Power-Up Delay Control, offset: 0x2B4 */
  __IO uint32_t PUD_ST_CTRL_CLR;                   /**< Power-Up Delay Control, offset: 0x2B8 */
  __IO uint32_t PUD_ST_CTRL_TOG;                   /**< Power-Up Delay Control, offset: 0x2BC */
       uint8_t RESERVED_4[32];
  __IO uint32_t TRIM1;                             /**< Trim Control 1, offset: 0x2E0 */
  __IO uint32_t TRIM1_SET;                         /**< Trim Control 1, offset: 0x2E4 */
  __IO uint32_t TRIM1_CLR;                         /**< Trim Control 1, offset: 0x2E8 */
  __IO uint32_t TRIM1_TOG;                         /**< Trim Control 1, offset: 0x2EC */
  __IO uint32_t TRIM2;                             /**< Trim Control 2, offset: 0x2F0 */
  __IO uint32_t TRIM2_SET;                         /**< Trim Control 2, offset: 0x2F4 */
  __IO uint32_t TRIM2_CLR;                         /**< Trim Control 2, offset: 0x2F8 */
  __IO uint32_t TRIM2_TOG;                         /**< Trim Control 2, offset: 0x2FC */
} TMPSNS_Type;

/* ----------------------------------------------------------------------------
   -- TMPSNS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup TMPSNS_Register_Masks TMPSNS Register Masks
 * @{
 */

/*! @name CTRL0 - Control 0 */
/*! @{ */

#define TMPSNS_CTRL0_THR0_MODE_MASK              (0x3U)
#define TMPSNS_CTRL0_THR0_MODE_SHIFT             (0U)
/*! THR0_MODE - Threshold0 Comparator Mode
 *  0b00..Less than or equal to threshold
 *  0b01..Greater than threshold
 *  0b10..High to low temperature data transition at threshold
 *  0b11..Low to high temperature data transition at threshold
 */
#define TMPSNS_CTRL0_THR0_MODE(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_THR0_MODE_SHIFT)) & TMPSNS_CTRL0_THR0_MODE_MASK)

#define TMPSNS_CTRL0_THR1_MODE_MASK              (0xCU)
#define TMPSNS_CTRL0_THR1_MODE_SHIFT             (2U)
/*! THR1_MODE - Threshold1 Comparator Mode
 *  0b00..Less than or equal to threshold
 *  0b01..Greater than threshold
 *  0b10..High to low temperature data transition at threshold
 *  0b11..Low to high temperature data transition at threshold
 */
#define TMPSNS_CTRL0_THR1_MODE(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_THR1_MODE_SHIFT)) & TMPSNS_CTRL0_THR1_MODE_MASK)

#define TMPSNS_CTRL0_THR2_MODE_MASK              (0x30U)
#define TMPSNS_CTRL0_THR2_MODE_SHIFT             (4U)
/*! THR2_MODE - Threshold2 Comparator Mode
 *  0b00..Less than or equal to threshold
 *  0b01..Greater than threshold
 *  0b10..High to low temperature data transition at threshold
 *  0b11..Low to high temperature data transition at threshold
 */
#define TMPSNS_CTRL0_THR2_MODE(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_THR2_MODE_SHIFT)) & TMPSNS_CTRL0_THR2_MODE_MASK)

#define TMPSNS_CTRL0_THR0_IE_MASK                (0x100U)
#define TMPSNS_CTRL0_THR0_IE_SHIFT               (8U)
/*! THR0_IE - Threshold0 Comparator Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_CTRL0_THR0_IE(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_THR0_IE_SHIFT)) & TMPSNS_CTRL0_THR0_IE_MASK)

#define TMPSNS_CTRL0_THR1_IE_MASK                (0x200U)
#define TMPSNS_CTRL0_THR1_IE_SHIFT               (9U)
/*! THR1_IE - Threshold1 Comparator Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_CTRL0_THR1_IE(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_THR1_IE_SHIFT)) & TMPSNS_CTRL0_THR1_IE_MASK)

#define TMPSNS_CTRL0_THR2_IE_MASK                (0x400U)
#define TMPSNS_CTRL0_THR2_IE_SHIFT               (10U)
/*! THR2_IE - Threshold2 Comparator Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_CTRL0_THR2_IE(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_THR2_IE_SHIFT)) & TMPSNS_CTRL0_THR2_IE_MASK)

#define TMPSNS_CTRL0_N_FILT_0_MASK               (0xF000U)
#define TMPSNS_CTRL0_N_FILT_0_SHIFT              (12U)
/*! N_FILT_0 - Filter Length for Threshold Flag */
#define TMPSNS_CTRL0_N_FILT_0(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_N_FILT_0_SHIFT)) & TMPSNS_CTRL0_N_FILT_0_MASK)

#define TMPSNS_CTRL0_DRDY0_IE_MASK               (0x10000U)
#define TMPSNS_CTRL0_DRDY0_IE_SHIFT              (16U)
/*! DRDY0_IE - Data-Ready Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_CTRL0_DRDY0_IE(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_DRDY0_IE_SHIFT)) & TMPSNS_CTRL0_DRDY0_IE_MASK)

#define TMPSNS_CTRL0_FILT0_CNT_CLR_MASK          (0x100000U)
#define TMPSNS_CTRL0_FILT0_CNT_CLR_SHIFT         (20U)
/*! FILT0_CNT_CLR - Filter 0 Counter Clear
 *  0b0..Settle to 0 after clearing the counter
 *  0b1..Clear the internal counter
 */
#define TMPSNS_CTRL0_FILT0_CNT_CLR(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_FILT0_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_FILT0_CNT_CLR_MASK)

#define TMPSNS_CTRL0_FILT1_CNT_CLR_MASK          (0x200000U)
#define TMPSNS_CTRL0_FILT1_CNT_CLR_SHIFT         (21U)
/*! FILT1_CNT_CLR - Filter 1 Counter Clear
 *  0b0..Settle to 0 after clearing the counter
 *  0b1..Clear the internal counter
 */
#define TMPSNS_CTRL0_FILT1_CNT_CLR(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_FILT1_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_FILT1_CNT_CLR_MASK)

#define TMPSNS_CTRL0_FILT2_CNT_CLR_MASK          (0x400000U)
#define TMPSNS_CTRL0_FILT2_CNT_CLR_SHIFT         (22U)
/*! FILT2_CNT_CLR - Filter 2 Counter Clear
 *  0b0..Settle to 0 after clearing the counter
 *  0b1..Clear the internal counter
 */
#define TMPSNS_CTRL0_FILT2_CNT_CLR(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_FILT2_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_FILT2_CNT_CLR_MASK)
/*! @} */

/*! @name CTRL0_SET - Control 0 */
/*! @{ */

#define TMPSNS_CTRL0_SET_THR0_MODE_MASK          (0x3U)
#define TMPSNS_CTRL0_SET_THR0_MODE_SHIFT         (0U)
/*! THR0_MODE - Threshold0 Comparator Mode */
#define TMPSNS_CTRL0_SET_THR0_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_THR0_MODE_SHIFT)) & TMPSNS_CTRL0_SET_THR0_MODE_MASK)

#define TMPSNS_CTRL0_SET_THR1_MODE_MASK          (0xCU)
#define TMPSNS_CTRL0_SET_THR1_MODE_SHIFT         (2U)
/*! THR1_MODE - Threshold1 Comparator Mode */
#define TMPSNS_CTRL0_SET_THR1_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_THR1_MODE_SHIFT)) & TMPSNS_CTRL0_SET_THR1_MODE_MASK)

#define TMPSNS_CTRL0_SET_THR2_MODE_MASK          (0x30U)
#define TMPSNS_CTRL0_SET_THR2_MODE_SHIFT         (4U)
/*! THR2_MODE - Threshold2 Comparator Mode */
#define TMPSNS_CTRL0_SET_THR2_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_THR2_MODE_SHIFT)) & TMPSNS_CTRL0_SET_THR2_MODE_MASK)

#define TMPSNS_CTRL0_SET_THR0_IE_MASK            (0x100U)
#define TMPSNS_CTRL0_SET_THR0_IE_SHIFT           (8U)
/*! THR0_IE - Threshold0 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_SET_THR0_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_THR0_IE_SHIFT)) & TMPSNS_CTRL0_SET_THR0_IE_MASK)

#define TMPSNS_CTRL0_SET_THR1_IE_MASK            (0x200U)
#define TMPSNS_CTRL0_SET_THR1_IE_SHIFT           (9U)
/*! THR1_IE - Threshold1 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_SET_THR1_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_THR1_IE_SHIFT)) & TMPSNS_CTRL0_SET_THR1_IE_MASK)

#define TMPSNS_CTRL0_SET_THR2_IE_MASK            (0x400U)
#define TMPSNS_CTRL0_SET_THR2_IE_SHIFT           (10U)
/*! THR2_IE - Threshold2 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_SET_THR2_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_THR2_IE_SHIFT)) & TMPSNS_CTRL0_SET_THR2_IE_MASK)

#define TMPSNS_CTRL0_SET_N_FILT_0_MASK           (0xF000U)
#define TMPSNS_CTRL0_SET_N_FILT_0_SHIFT          (12U)
/*! N_FILT_0 - Filter Length for Threshold Flag */
#define TMPSNS_CTRL0_SET_N_FILT_0(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_N_FILT_0_SHIFT)) & TMPSNS_CTRL0_SET_N_FILT_0_MASK)

#define TMPSNS_CTRL0_SET_DRDY0_IE_MASK           (0x10000U)
#define TMPSNS_CTRL0_SET_DRDY0_IE_SHIFT          (16U)
/*! DRDY0_IE - Data-Ready Interrupt Enable */
#define TMPSNS_CTRL0_SET_DRDY0_IE(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_DRDY0_IE_SHIFT)) & TMPSNS_CTRL0_SET_DRDY0_IE_MASK)

#define TMPSNS_CTRL0_SET_FILT0_CNT_CLR_MASK      (0x100000U)
#define TMPSNS_CTRL0_SET_FILT0_CNT_CLR_SHIFT     (20U)
/*! FILT0_CNT_CLR - Filter 0 Counter Clear */
#define TMPSNS_CTRL0_SET_FILT0_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_FILT0_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_SET_FILT0_CNT_CLR_MASK)

#define TMPSNS_CTRL0_SET_FILT1_CNT_CLR_MASK      (0x200000U)
#define TMPSNS_CTRL0_SET_FILT1_CNT_CLR_SHIFT     (21U)
/*! FILT1_CNT_CLR - Filter 1 Counter Clear */
#define TMPSNS_CTRL0_SET_FILT1_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_FILT1_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_SET_FILT1_CNT_CLR_MASK)

#define TMPSNS_CTRL0_SET_FILT2_CNT_CLR_MASK      (0x400000U)
#define TMPSNS_CTRL0_SET_FILT2_CNT_CLR_SHIFT     (22U)
/*! FILT2_CNT_CLR - Filter 2 Counter Clear */
#define TMPSNS_CTRL0_SET_FILT2_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_SET_FILT2_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_SET_FILT2_CNT_CLR_MASK)
/*! @} */

/*! @name CTRL0_CLR - Control 0 */
/*! @{ */

#define TMPSNS_CTRL0_CLR_THR0_MODE_MASK          (0x3U)
#define TMPSNS_CTRL0_CLR_THR0_MODE_SHIFT         (0U)
/*! THR0_MODE - Threshold0 Comparator Mode */
#define TMPSNS_CTRL0_CLR_THR0_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_THR0_MODE_SHIFT)) & TMPSNS_CTRL0_CLR_THR0_MODE_MASK)

#define TMPSNS_CTRL0_CLR_THR1_MODE_MASK          (0xCU)
#define TMPSNS_CTRL0_CLR_THR1_MODE_SHIFT         (2U)
/*! THR1_MODE - Threshold1 Comparator Mode */
#define TMPSNS_CTRL0_CLR_THR1_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_THR1_MODE_SHIFT)) & TMPSNS_CTRL0_CLR_THR1_MODE_MASK)

#define TMPSNS_CTRL0_CLR_THR2_MODE_MASK          (0x30U)
#define TMPSNS_CTRL0_CLR_THR2_MODE_SHIFT         (4U)
/*! THR2_MODE - Threshold2 Comparator Mode */
#define TMPSNS_CTRL0_CLR_THR2_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_THR2_MODE_SHIFT)) & TMPSNS_CTRL0_CLR_THR2_MODE_MASK)

#define TMPSNS_CTRL0_CLR_THR0_IE_MASK            (0x100U)
#define TMPSNS_CTRL0_CLR_THR0_IE_SHIFT           (8U)
/*! THR0_IE - Threshold0 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_CLR_THR0_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_THR0_IE_SHIFT)) & TMPSNS_CTRL0_CLR_THR0_IE_MASK)

#define TMPSNS_CTRL0_CLR_THR1_IE_MASK            (0x200U)
#define TMPSNS_CTRL0_CLR_THR1_IE_SHIFT           (9U)
/*! THR1_IE - Threshold1 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_CLR_THR1_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_THR1_IE_SHIFT)) & TMPSNS_CTRL0_CLR_THR1_IE_MASK)

#define TMPSNS_CTRL0_CLR_THR2_IE_MASK            (0x400U)
#define TMPSNS_CTRL0_CLR_THR2_IE_SHIFT           (10U)
/*! THR2_IE - Threshold2 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_CLR_THR2_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_THR2_IE_SHIFT)) & TMPSNS_CTRL0_CLR_THR2_IE_MASK)

#define TMPSNS_CTRL0_CLR_N_FILT_0_MASK           (0xF000U)
#define TMPSNS_CTRL0_CLR_N_FILT_0_SHIFT          (12U)
/*! N_FILT_0 - Filter Length for Threshold Flag */
#define TMPSNS_CTRL0_CLR_N_FILT_0(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_N_FILT_0_SHIFT)) & TMPSNS_CTRL0_CLR_N_FILT_0_MASK)

#define TMPSNS_CTRL0_CLR_DRDY0_IE_MASK           (0x10000U)
#define TMPSNS_CTRL0_CLR_DRDY0_IE_SHIFT          (16U)
/*! DRDY0_IE - Data-Ready Interrupt Enable */
#define TMPSNS_CTRL0_CLR_DRDY0_IE(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_DRDY0_IE_SHIFT)) & TMPSNS_CTRL0_CLR_DRDY0_IE_MASK)

#define TMPSNS_CTRL0_CLR_FILT0_CNT_CLR_MASK      (0x100000U)
#define TMPSNS_CTRL0_CLR_FILT0_CNT_CLR_SHIFT     (20U)
/*! FILT0_CNT_CLR - Filter 0 Counter Clear */
#define TMPSNS_CTRL0_CLR_FILT0_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_FILT0_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_CLR_FILT0_CNT_CLR_MASK)

#define TMPSNS_CTRL0_CLR_FILT1_CNT_CLR_MASK      (0x200000U)
#define TMPSNS_CTRL0_CLR_FILT1_CNT_CLR_SHIFT     (21U)
/*! FILT1_CNT_CLR - Filter 1 Counter Clear */
#define TMPSNS_CTRL0_CLR_FILT1_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_FILT1_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_CLR_FILT1_CNT_CLR_MASK)

#define TMPSNS_CTRL0_CLR_FILT2_CNT_CLR_MASK      (0x400000U)
#define TMPSNS_CTRL0_CLR_FILT2_CNT_CLR_SHIFT     (22U)
/*! FILT2_CNT_CLR - Filter 2 Counter Clear */
#define TMPSNS_CTRL0_CLR_FILT2_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_CLR_FILT2_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_CLR_FILT2_CNT_CLR_MASK)
/*! @} */

/*! @name CTRL0_TOG - Control 0 */
/*! @{ */

#define TMPSNS_CTRL0_TOG_THR0_MODE_MASK          (0x3U)
#define TMPSNS_CTRL0_TOG_THR0_MODE_SHIFT         (0U)
/*! THR0_MODE - Threshold0 Comparator Mode */
#define TMPSNS_CTRL0_TOG_THR0_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_THR0_MODE_SHIFT)) & TMPSNS_CTRL0_TOG_THR0_MODE_MASK)

#define TMPSNS_CTRL0_TOG_THR1_MODE_MASK          (0xCU)
#define TMPSNS_CTRL0_TOG_THR1_MODE_SHIFT         (2U)
/*! THR1_MODE - Threshold1 Comparator Mode */
#define TMPSNS_CTRL0_TOG_THR1_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_THR1_MODE_SHIFT)) & TMPSNS_CTRL0_TOG_THR1_MODE_MASK)

#define TMPSNS_CTRL0_TOG_THR2_MODE_MASK          (0x30U)
#define TMPSNS_CTRL0_TOG_THR2_MODE_SHIFT         (4U)
/*! THR2_MODE - Threshold2 Comparator Mode */
#define TMPSNS_CTRL0_TOG_THR2_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_THR2_MODE_SHIFT)) & TMPSNS_CTRL0_TOG_THR2_MODE_MASK)

#define TMPSNS_CTRL0_TOG_THR0_IE_MASK            (0x100U)
#define TMPSNS_CTRL0_TOG_THR0_IE_SHIFT           (8U)
/*! THR0_IE - Threshold0 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_TOG_THR0_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_THR0_IE_SHIFT)) & TMPSNS_CTRL0_TOG_THR0_IE_MASK)

#define TMPSNS_CTRL0_TOG_THR1_IE_MASK            (0x200U)
#define TMPSNS_CTRL0_TOG_THR1_IE_SHIFT           (9U)
/*! THR1_IE - Threshold1 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_TOG_THR1_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_THR1_IE_SHIFT)) & TMPSNS_CTRL0_TOG_THR1_IE_MASK)

#define TMPSNS_CTRL0_TOG_THR2_IE_MASK            (0x400U)
#define TMPSNS_CTRL0_TOG_THR2_IE_SHIFT           (10U)
/*! THR2_IE - Threshold2 Comparator Interrupt Enable */
#define TMPSNS_CTRL0_TOG_THR2_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_THR2_IE_SHIFT)) & TMPSNS_CTRL0_TOG_THR2_IE_MASK)

#define TMPSNS_CTRL0_TOG_N_FILT_0_MASK           (0xF000U)
#define TMPSNS_CTRL0_TOG_N_FILT_0_SHIFT          (12U)
/*! N_FILT_0 - Filter Length for Threshold Flag */
#define TMPSNS_CTRL0_TOG_N_FILT_0(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_N_FILT_0_SHIFT)) & TMPSNS_CTRL0_TOG_N_FILT_0_MASK)

#define TMPSNS_CTRL0_TOG_DRDY0_IE_MASK           (0x10000U)
#define TMPSNS_CTRL0_TOG_DRDY0_IE_SHIFT          (16U)
/*! DRDY0_IE - Data-Ready Interrupt Enable */
#define TMPSNS_CTRL0_TOG_DRDY0_IE(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_DRDY0_IE_SHIFT)) & TMPSNS_CTRL0_TOG_DRDY0_IE_MASK)

#define TMPSNS_CTRL0_TOG_FILT0_CNT_CLR_MASK      (0x100000U)
#define TMPSNS_CTRL0_TOG_FILT0_CNT_CLR_SHIFT     (20U)
/*! FILT0_CNT_CLR - Filter 0 Counter Clear */
#define TMPSNS_CTRL0_TOG_FILT0_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_FILT0_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_TOG_FILT0_CNT_CLR_MASK)

#define TMPSNS_CTRL0_TOG_FILT1_CNT_CLR_MASK      (0x200000U)
#define TMPSNS_CTRL0_TOG_FILT1_CNT_CLR_SHIFT     (21U)
/*! FILT1_CNT_CLR - Filter 1 Counter Clear */
#define TMPSNS_CTRL0_TOG_FILT1_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_FILT1_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_TOG_FILT1_CNT_CLR_MASK)

#define TMPSNS_CTRL0_TOG_FILT2_CNT_CLR_MASK      (0x400000U)
#define TMPSNS_CTRL0_TOG_FILT2_CNT_CLR_SHIFT     (22U)
/*! FILT2_CNT_CLR - Filter 2 Counter Clear */
#define TMPSNS_CTRL0_TOG_FILT2_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL0_TOG_FILT2_CNT_CLR_SHIFT)) & TMPSNS_CTRL0_TOG_FILT2_CNT_CLR_MASK)
/*! @} */

/*! @name STAT0 - Status 0 */
/*! @{ */

#define TMPSNS_STAT0_THR0_IF_MASK                (0x100U)
#define TMPSNS_STAT0_THR0_IF_SHIFT               (8U)
/*! THR0_IF - Threshold0 Status Flag
 *  0b0..Event did not occur
 *  0b0..No effect
 *  0b1..Clear the flag
 *  0b1..Event occurred
 */
#define TMPSNS_STAT0_THR0_IF(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_THR0_IF_SHIFT)) & TMPSNS_STAT0_THR0_IF_MASK)

#define TMPSNS_STAT0_THR1_IF_MASK                (0x200U)
#define TMPSNS_STAT0_THR1_IF_SHIFT               (9U)
/*! THR1_IF - Threshold1 Status Flag
 *  0b0..Event did not occur
 *  0b0..No effect
 *  0b1..Clear the flag
 *  0b1..Event occurred
 */
#define TMPSNS_STAT0_THR1_IF(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_THR1_IF_SHIFT)) & TMPSNS_STAT0_THR1_IF_MASK)

#define TMPSNS_STAT0_THR2_IF_MASK                (0x400U)
#define TMPSNS_STAT0_THR2_IF_SHIFT               (10U)
/*! THR2_IF - Threshold2 Status Flag
 *  0b0..Event did not occur
 *  0b0..No effect
 *  0b1..Clear the flag
 *  0b1..Event occurred
 */
#define TMPSNS_STAT0_THR2_IF(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_THR2_IF_SHIFT)) & TMPSNS_STAT0_THR2_IF_MASK)

#define TMPSNS_STAT0_THR0_STAT_MASK              (0x1000U)
#define TMPSNS_STAT0_THR0_STAT_SHIFT             (12U)
/*! THR0_STAT - Threshold0 State */
#define TMPSNS_STAT0_THR0_STAT(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_THR0_STAT_SHIFT)) & TMPSNS_STAT0_THR0_STAT_MASK)

#define TMPSNS_STAT0_THR1_STAT_MASK              (0x2000U)
#define TMPSNS_STAT0_THR1_STAT_SHIFT             (13U)
/*! THR1_STAT - Threshold1 State */
#define TMPSNS_STAT0_THR1_STAT(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_THR1_STAT_SHIFT)) & TMPSNS_STAT0_THR1_STAT_MASK)

#define TMPSNS_STAT0_THR2_STAT_MASK              (0x4000U)
#define TMPSNS_STAT0_THR2_STAT_SHIFT             (14U)
/*! THR2_STAT - Threshold2 State */
#define TMPSNS_STAT0_THR2_STAT(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_THR2_STAT_SHIFT)) & TMPSNS_STAT0_THR2_STAT_MASK)

#define TMPSNS_STAT0_DRDY0_IF_MASK               (0x10000U)
#define TMPSNS_STAT0_DRDY0_IF_SHIFT              (16U)
/*! DRDY0_IF - Data Ready Flag
 *  0b0..No new data available
 *  0b1..New data available
 */
#define TMPSNS_STAT0_DRDY0_IF(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_DRDY0_IF_SHIFT)) & TMPSNS_STAT0_DRDY0_IF_MASK)

#define TMPSNS_STAT0_IDLE_MASK                   (0x80000000U)
#define TMPSNS_STAT0_IDLE_SHIFT                  (31U)
/*! IDLE - Idle State
 *  0b0..Conversion
 *  0b1..Idle
 */
#define TMPSNS_STAT0_IDLE(x)                     (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_IDLE_SHIFT)) & TMPSNS_STAT0_IDLE_MASK)
/*! @} */

/*! @name STAT0_SET - Status 0 */
/*! @{ */

#define TMPSNS_STAT0_SET_THR0_IF_MASK            (0x100U)
#define TMPSNS_STAT0_SET_THR0_IF_SHIFT           (8U)
/*! THR0_IF - Threshold0 Status Flag */
#define TMPSNS_STAT0_SET_THR0_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_SET_THR0_IF_SHIFT)) & TMPSNS_STAT0_SET_THR0_IF_MASK)

#define TMPSNS_STAT0_SET_THR1_IF_MASK            (0x200U)
#define TMPSNS_STAT0_SET_THR1_IF_SHIFT           (9U)
/*! THR1_IF - Threshold1 Status Flag */
#define TMPSNS_STAT0_SET_THR1_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_SET_THR1_IF_SHIFT)) & TMPSNS_STAT0_SET_THR1_IF_MASK)

#define TMPSNS_STAT0_SET_THR2_IF_MASK            (0x400U)
#define TMPSNS_STAT0_SET_THR2_IF_SHIFT           (10U)
/*! THR2_IF - Threshold2 Status Flag */
#define TMPSNS_STAT0_SET_THR2_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_SET_THR2_IF_SHIFT)) & TMPSNS_STAT0_SET_THR2_IF_MASK)

#define TMPSNS_STAT0_SET_THR0_STAT_MASK          (0x1000U)
#define TMPSNS_STAT0_SET_THR0_STAT_SHIFT         (12U)
/*! THR0_STAT - Threshold0 State */
#define TMPSNS_STAT0_SET_THR0_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_SET_THR0_STAT_SHIFT)) & TMPSNS_STAT0_SET_THR0_STAT_MASK)

#define TMPSNS_STAT0_SET_THR1_STAT_MASK          (0x2000U)
#define TMPSNS_STAT0_SET_THR1_STAT_SHIFT         (13U)
/*! THR1_STAT - Threshold1 State */
#define TMPSNS_STAT0_SET_THR1_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_SET_THR1_STAT_SHIFT)) & TMPSNS_STAT0_SET_THR1_STAT_MASK)

#define TMPSNS_STAT0_SET_THR2_STAT_MASK          (0x4000U)
#define TMPSNS_STAT0_SET_THR2_STAT_SHIFT         (14U)
/*! THR2_STAT - Threshold2 State */
#define TMPSNS_STAT0_SET_THR2_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_SET_THR2_STAT_SHIFT)) & TMPSNS_STAT0_SET_THR2_STAT_MASK)

#define TMPSNS_STAT0_SET_DRDY0_IF_MASK           (0x10000U)
#define TMPSNS_STAT0_SET_DRDY0_IF_SHIFT          (16U)
/*! DRDY0_IF - Data Ready Flag */
#define TMPSNS_STAT0_SET_DRDY0_IF(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_SET_DRDY0_IF_SHIFT)) & TMPSNS_STAT0_SET_DRDY0_IF_MASK)

#define TMPSNS_STAT0_SET_IDLE_MASK               (0x80000000U)
#define TMPSNS_STAT0_SET_IDLE_SHIFT              (31U)
/*! IDLE - Idle State */
#define TMPSNS_STAT0_SET_IDLE(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_SET_IDLE_SHIFT)) & TMPSNS_STAT0_SET_IDLE_MASK)
/*! @} */

/*! @name STAT0_CLR - Status 0 */
/*! @{ */

#define TMPSNS_STAT0_CLR_THR0_IF_MASK            (0x100U)
#define TMPSNS_STAT0_CLR_THR0_IF_SHIFT           (8U)
/*! THR0_IF - Threshold0 Status Flag */
#define TMPSNS_STAT0_CLR_THR0_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_CLR_THR0_IF_SHIFT)) & TMPSNS_STAT0_CLR_THR0_IF_MASK)

#define TMPSNS_STAT0_CLR_THR1_IF_MASK            (0x200U)
#define TMPSNS_STAT0_CLR_THR1_IF_SHIFT           (9U)
/*! THR1_IF - Threshold1 Status Flag */
#define TMPSNS_STAT0_CLR_THR1_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_CLR_THR1_IF_SHIFT)) & TMPSNS_STAT0_CLR_THR1_IF_MASK)

#define TMPSNS_STAT0_CLR_THR2_IF_MASK            (0x400U)
#define TMPSNS_STAT0_CLR_THR2_IF_SHIFT           (10U)
/*! THR2_IF - Threshold2 Status Flag */
#define TMPSNS_STAT0_CLR_THR2_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_CLR_THR2_IF_SHIFT)) & TMPSNS_STAT0_CLR_THR2_IF_MASK)

#define TMPSNS_STAT0_CLR_THR0_STAT_MASK          (0x1000U)
#define TMPSNS_STAT0_CLR_THR0_STAT_SHIFT         (12U)
/*! THR0_STAT - Threshold0 State */
#define TMPSNS_STAT0_CLR_THR0_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_CLR_THR0_STAT_SHIFT)) & TMPSNS_STAT0_CLR_THR0_STAT_MASK)

#define TMPSNS_STAT0_CLR_THR1_STAT_MASK          (0x2000U)
#define TMPSNS_STAT0_CLR_THR1_STAT_SHIFT         (13U)
/*! THR1_STAT - Threshold1 State */
#define TMPSNS_STAT0_CLR_THR1_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_CLR_THR1_STAT_SHIFT)) & TMPSNS_STAT0_CLR_THR1_STAT_MASK)

#define TMPSNS_STAT0_CLR_THR2_STAT_MASK          (0x4000U)
#define TMPSNS_STAT0_CLR_THR2_STAT_SHIFT         (14U)
/*! THR2_STAT - Threshold2 State */
#define TMPSNS_STAT0_CLR_THR2_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_CLR_THR2_STAT_SHIFT)) & TMPSNS_STAT0_CLR_THR2_STAT_MASK)

#define TMPSNS_STAT0_CLR_DRDY0_IF_MASK           (0x10000U)
#define TMPSNS_STAT0_CLR_DRDY0_IF_SHIFT          (16U)
/*! DRDY0_IF - Data Ready Flag */
#define TMPSNS_STAT0_CLR_DRDY0_IF(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_CLR_DRDY0_IF_SHIFT)) & TMPSNS_STAT0_CLR_DRDY0_IF_MASK)

#define TMPSNS_STAT0_CLR_IDLE_MASK               (0x80000000U)
#define TMPSNS_STAT0_CLR_IDLE_SHIFT              (31U)
/*! IDLE - Idle State */
#define TMPSNS_STAT0_CLR_IDLE(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_CLR_IDLE_SHIFT)) & TMPSNS_STAT0_CLR_IDLE_MASK)
/*! @} */

/*! @name STAT0_TOG - Status 0 */
/*! @{ */

#define TMPSNS_STAT0_TOG_THR0_IF_MASK            (0x100U)
#define TMPSNS_STAT0_TOG_THR0_IF_SHIFT           (8U)
/*! THR0_IF - Threshold0 Status Flag */
#define TMPSNS_STAT0_TOG_THR0_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_TOG_THR0_IF_SHIFT)) & TMPSNS_STAT0_TOG_THR0_IF_MASK)

#define TMPSNS_STAT0_TOG_THR1_IF_MASK            (0x200U)
#define TMPSNS_STAT0_TOG_THR1_IF_SHIFT           (9U)
/*! THR1_IF - Threshold1 Status Flag */
#define TMPSNS_STAT0_TOG_THR1_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_TOG_THR1_IF_SHIFT)) & TMPSNS_STAT0_TOG_THR1_IF_MASK)

#define TMPSNS_STAT0_TOG_THR2_IF_MASK            (0x400U)
#define TMPSNS_STAT0_TOG_THR2_IF_SHIFT           (10U)
/*! THR2_IF - Threshold2 Status Flag */
#define TMPSNS_STAT0_TOG_THR2_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_TOG_THR2_IF_SHIFT)) & TMPSNS_STAT0_TOG_THR2_IF_MASK)

#define TMPSNS_STAT0_TOG_THR0_STAT_MASK          (0x1000U)
#define TMPSNS_STAT0_TOG_THR0_STAT_SHIFT         (12U)
/*! THR0_STAT - Threshold0 State */
#define TMPSNS_STAT0_TOG_THR0_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_TOG_THR0_STAT_SHIFT)) & TMPSNS_STAT0_TOG_THR0_STAT_MASK)

#define TMPSNS_STAT0_TOG_THR1_STAT_MASK          (0x2000U)
#define TMPSNS_STAT0_TOG_THR1_STAT_SHIFT         (13U)
/*! THR1_STAT - Threshold1 State */
#define TMPSNS_STAT0_TOG_THR1_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_TOG_THR1_STAT_SHIFT)) & TMPSNS_STAT0_TOG_THR1_STAT_MASK)

#define TMPSNS_STAT0_TOG_THR2_STAT_MASK          (0x4000U)
#define TMPSNS_STAT0_TOG_THR2_STAT_SHIFT         (14U)
/*! THR2_STAT - Threshold2 State */
#define TMPSNS_STAT0_TOG_THR2_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_TOG_THR2_STAT_SHIFT)) & TMPSNS_STAT0_TOG_THR2_STAT_MASK)

#define TMPSNS_STAT0_TOG_DRDY0_IF_MASK           (0x10000U)
#define TMPSNS_STAT0_TOG_DRDY0_IF_SHIFT          (16U)
/*! DRDY0_IF - Data Ready Flag */
#define TMPSNS_STAT0_TOG_DRDY0_IF(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_TOG_DRDY0_IF_SHIFT)) & TMPSNS_STAT0_TOG_DRDY0_IF_MASK)

#define TMPSNS_STAT0_TOG_IDLE_MASK               (0x80000000U)
#define TMPSNS_STAT0_TOG_IDLE_SHIFT              (31U)
/*! IDLE - Idle State */
#define TMPSNS_STAT0_TOG_IDLE(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT0_TOG_IDLE_SHIFT)) & TMPSNS_STAT0_TOG_IDLE_MASK)
/*! @} */

/*! @name DATA0 - Data 0 */
/*! @{ */

#define TMPSNS_DATA0_DATA_VAL_MASK               (0xFFFFU)
#define TMPSNS_DATA0_DATA_VAL_SHIFT              (0U)
/*! DATA_VAL - Temperature Data Value */
#define TMPSNS_DATA0_DATA_VAL(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_DATA0_DATA_VAL_SHIFT)) & TMPSNS_DATA0_DATA_VAL_MASK)
/*! @} */

/*! @name DATA0_SET - Data 0 */
/*! @{ */

#define TMPSNS_DATA0_SET_DATA_VAL_MASK           (0xFFFFU)
#define TMPSNS_DATA0_SET_DATA_VAL_SHIFT          (0U)
/*! DATA_VAL - Temperature Data Value */
#define TMPSNS_DATA0_SET_DATA_VAL(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_DATA0_SET_DATA_VAL_SHIFT)) & TMPSNS_DATA0_SET_DATA_VAL_MASK)
/*! @} */

/*! @name DATA0_CLR - Data 0 */
/*! @{ */

#define TMPSNS_DATA0_CLR_DATA_VAL_MASK           (0xFFFFU)
#define TMPSNS_DATA0_CLR_DATA_VAL_SHIFT          (0U)
/*! DATA_VAL - Temperature Data Value */
#define TMPSNS_DATA0_CLR_DATA_VAL(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_DATA0_CLR_DATA_VAL_SHIFT)) & TMPSNS_DATA0_CLR_DATA_VAL_MASK)
/*! @} */

/*! @name DATA0_TOG - Data 0 */
/*! @{ */

#define TMPSNS_DATA0_TOG_DATA_VAL_MASK           (0xFFFFU)
#define TMPSNS_DATA0_TOG_DATA_VAL_SHIFT          (0U)
/*! DATA_VAL - Temperature Data Value */
#define TMPSNS_DATA0_TOG_DATA_VAL(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_DATA0_TOG_DATA_VAL_SHIFT)) & TMPSNS_DATA0_TOG_DATA_VAL_MASK)
/*! @} */

/*! @name THR_CTRL01 - Threshold Control 01 */
/*! @{ */

#define TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD0_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD0_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD0 - Temperature Threshold0 */
#define TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD0(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD0_SHIFT)) & TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD0_MASK)

#define TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD1_MASK (0xFFFF0000U)
#define TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD1_SHIFT (16U)
/*! TEMPERATURE_THRESHOLD1 - Temperature Threshold1 */
#define TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD1(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD1_SHIFT)) & TMPSNS_THR_CTRL01_TEMPERATURE_THRESHOLD1_MASK)
/*! @} */

/*! @name THR_CTRL01_SET - Threshold Control 01 */
/*! @{ */

#define TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD0_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD0_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD0 - Temperature Threshold0 */
#define TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD0(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD0_SHIFT)) & TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD0_MASK)

#define TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD1_MASK (0xFFFF0000U)
#define TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD1_SHIFT (16U)
/*! TEMPERATURE_THRESHOLD1 - Temperature Threshold1 */
#define TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD1(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD1_SHIFT)) & TMPSNS_THR_CTRL01_SET_TEMPERATURE_THRESHOLD1_MASK)
/*! @} */

/*! @name THR_CTRL01_CLR - Threshold Control 01 */
/*! @{ */

#define TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD0_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD0_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD0 - Temperature Threshold0 */
#define TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD0(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD0_SHIFT)) & TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD0_MASK)

#define TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD1_MASK (0xFFFF0000U)
#define TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD1_SHIFT (16U)
/*! TEMPERATURE_THRESHOLD1 - Temperature Threshold1 */
#define TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD1(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD1_SHIFT)) & TMPSNS_THR_CTRL01_CLR_TEMPERATURE_THRESHOLD1_MASK)
/*! @} */

/*! @name THR_CTRL01_TOG - Threshold Control 01 */
/*! @{ */

#define TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD0_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD0_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD0 - Temperature Threshold0 */
#define TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD0(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD0_SHIFT)) & TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD0_MASK)

#define TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD1_MASK (0xFFFF0000U)
#define TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD1_SHIFT (16U)
/*! TEMPERATURE_THRESHOLD1 - Temperature Threshold1 */
#define TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD1(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD1_SHIFT)) & TMPSNS_THR_CTRL01_TOG_TEMPERATURE_THRESHOLD1_MASK)
/*! @} */

/*! @name THR_CTRL23 - Threshold Control 23 */
/*! @{ */

#define TMPSNS_THR_CTRL23_TEMPERATURE_THRESHOLD2_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL23_TEMPERATURE_THRESHOLD2_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD2 - Temperature Threshold2 */
#define TMPSNS_THR_CTRL23_TEMPERATURE_THRESHOLD2(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL23_TEMPERATURE_THRESHOLD2_SHIFT)) & TMPSNS_THR_CTRL23_TEMPERATURE_THRESHOLD2_MASK)
/*! @} */

/*! @name THR_CTRL23_SET - Threshold Control 23 */
/*! @{ */

#define TMPSNS_THR_CTRL23_SET_TEMPERATURE_THRESHOLD2_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL23_SET_TEMPERATURE_THRESHOLD2_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD2 - Temperature Threshold2 */
#define TMPSNS_THR_CTRL23_SET_TEMPERATURE_THRESHOLD2(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL23_SET_TEMPERATURE_THRESHOLD2_SHIFT)) & TMPSNS_THR_CTRL23_SET_TEMPERATURE_THRESHOLD2_MASK)
/*! @} */

/*! @name THR_CTRL23_CLR - Threshold Control 23 */
/*! @{ */

#define TMPSNS_THR_CTRL23_CLR_TEMPERATURE_THRESHOLD2_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL23_CLR_TEMPERATURE_THRESHOLD2_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD2 - Temperature Threshold2 */
#define TMPSNS_THR_CTRL23_CLR_TEMPERATURE_THRESHOLD2(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL23_CLR_TEMPERATURE_THRESHOLD2_SHIFT)) & TMPSNS_THR_CTRL23_CLR_TEMPERATURE_THRESHOLD2_MASK)
/*! @} */

/*! @name THR_CTRL23_TOG - Threshold Control 23 */
/*! @{ */

#define TMPSNS_THR_CTRL23_TOG_TEMPERATURE_THRESHOLD2_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL23_TOG_TEMPERATURE_THRESHOLD2_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD2 - Temperature Threshold2 */
#define TMPSNS_THR_CTRL23_TOG_TEMPERATURE_THRESHOLD2(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL23_TOG_TEMPERATURE_THRESHOLD2_SHIFT)) & TMPSNS_THR_CTRL23_TOG_TEMPERATURE_THRESHOLD2_MASK)
/*! @} */

/*! @name CTRL1 - Control 1 */
/*! @{ */

#define TMPSNS_CTRL1_THR4_MODE_MASK              (0x3U)
#define TMPSNS_CTRL1_THR4_MODE_SHIFT             (0U)
/*! THR4_MODE - Threshold4 Comparator Mode
 *  0b00..Less than or equal to threshold
 *  0b01..Greater than threshold
 *  0b10..High to low temperature data transition at threshold
 *  0b11..Low to high temperature data transition at threshold
 */
#define TMPSNS_CTRL1_THR4_MODE(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_THR4_MODE_SHIFT)) & TMPSNS_CTRL1_THR4_MODE_MASK)

#define TMPSNS_CTRL1_THR5_MODE_MASK              (0xCU)
#define TMPSNS_CTRL1_THR5_MODE_SHIFT             (2U)
/*! THR5_MODE - Threshold5 Comparator Mode
 *  0b00..Less than or equal to threshold
 *  0b01..Greater than threshold
 *  0b10..High to low temperature data transition at threshold
 *  0b11..Low to high temperature data transition at threshold
 */
#define TMPSNS_CTRL1_THR5_MODE(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_THR5_MODE_SHIFT)) & TMPSNS_CTRL1_THR5_MODE_MASK)

#define TMPSNS_CTRL1_THR4_IE_MASK                (0x100U)
#define TMPSNS_CTRL1_THR4_IE_SHIFT               (8U)
/*! THR4_IE - Threshold Comparator4 Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_CTRL1_THR4_IE(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_THR4_IE_SHIFT)) & TMPSNS_CTRL1_THR4_IE_MASK)

#define TMPSNS_CTRL1_THR5_IE_MASK                (0x200U)
#define TMPSNS_CTRL1_THR5_IE_SHIFT               (9U)
/*! THR5_IE - Threshold Comparator5 Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_CTRL1_THR5_IE(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_THR5_IE_SHIFT)) & TMPSNS_CTRL1_THR5_IE_MASK)

#define TMPSNS_CTRL1_N_FILT_1_MASK               (0xF000U)
#define TMPSNS_CTRL1_N_FILT_1_SHIFT              (12U)
/*! N_FILT_1 - Filter Length for Threshold Flag */
#define TMPSNS_CTRL1_N_FILT_1(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_N_FILT_1_SHIFT)) & TMPSNS_CTRL1_N_FILT_1_MASK)

#define TMPSNS_CTRL1_DRDY1_IE_MASK               (0x10000U)
#define TMPSNS_CTRL1_DRDY1_IE_SHIFT              (16U)
/*! DRDY1_IE - Data-Ready Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_CTRL1_DRDY1_IE(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_DRDY1_IE_SHIFT)) & TMPSNS_CTRL1_DRDY1_IE_MASK)

#define TMPSNS_CTRL1_RESOLUTION_MASK             (0xC0000U)
#define TMPSNS_CTRL1_RESOLUTION_SHIFT            (18U)
/*! RESOLUTION - Resolution Mode
 *  0b00..0.59325 ms
 *  0b01..1.10525 ms
 *  0b10..2.12925 ms
 *  0b11..4.17725 ms
 */
#define TMPSNS_CTRL1_RESOLUTION(x)               (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_RESOLUTION_SHIFT)) & TMPSNS_CTRL1_RESOLUTION_MASK)

#define TMPSNS_CTRL1_FILT4_CNT_CLR_MASK          (0x100000U)
#define TMPSNS_CTRL1_FILT4_CNT_CLR_SHIFT         (20U)
/*! FILT4_CNT_CLR - Filter 4 Counter Clear
 *  0b0..Settle to 0 after clearing the counter
 *  0b1..Clear the internal counter
 */
#define TMPSNS_CTRL1_FILT4_CNT_CLR(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_FILT4_CNT_CLR_SHIFT)) & TMPSNS_CTRL1_FILT4_CNT_CLR_MASK)

#define TMPSNS_CTRL1_FILT5_CNT_CLR_MASK          (0x200000U)
#define TMPSNS_CTRL1_FILT5_CNT_CLR_SHIFT         (21U)
/*! FILT5_CNT_CLR - Filter 5 Counter Clear
 *  0b0..Settle to 0 after clearing the counter
 *  0b1..Clear the internal counter
 */
#define TMPSNS_CTRL1_FILT5_CNT_CLR(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_FILT5_CNT_CLR_SHIFT)) & TMPSNS_CTRL1_FILT5_CNT_CLR_MASK)

#define TMPSNS_CTRL1_MEAS_MODE_MASK              (0x3000000U)
#define TMPSNS_CTRL1_MEAS_MODE_SHIFT             (24U)
/*! MEAS_MODE - Measurement Mode
 *  0b00..Single One-Shot Measurement
 *  0b01..Reserved
 *  0b10..Periodic One-Shot Measurement
 *  0b11..Reserved
 */
#define TMPSNS_CTRL1_MEAS_MODE(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_MEAS_MODE_SHIFT)) & TMPSNS_CTRL1_MEAS_MODE_MASK)

#define TMPSNS_CTRL1_STOP_MASK                   (0x20000000U)
#define TMPSNS_CTRL1_STOP_SHIFT                  (29U)
/*! STOP - Stop Measurement
 *  0b0..Clear after conversion is over
 *  0b1..Stop the conversion
 */
#define TMPSNS_CTRL1_STOP(x)                     (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_STOP_SHIFT)) & TMPSNS_CTRL1_STOP_MASK)

#define TMPSNS_CTRL1_START_MASK                  (0x40000000U)
#define TMPSNS_CTRL1_START_SHIFT                 (30U)
/*! START - Start Measurement
 *  0b0..No effect
 *  0b1..Start the measurement
 */
#define TMPSNS_CTRL1_START(x)                    (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_START_SHIFT)) & TMPSNS_CTRL1_START_MASK)

#define TMPSNS_CTRL1_ENABLE_MASK                 (0x80000000U)
#define TMPSNS_CTRL1_ENABLE_SHIFT                (31U)
/*! ENABLE - TEMPSENSE Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_CTRL1_ENABLE(x)                   (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_ENABLE_SHIFT)) & TMPSNS_CTRL1_ENABLE_MASK)
/*! @} */

/*! @name CTRL1_SET - Control 1 */
/*! @{ */

#define TMPSNS_CTRL1_SET_THR4_MODE_MASK          (0x3U)
#define TMPSNS_CTRL1_SET_THR4_MODE_SHIFT         (0U)
/*! THR4_MODE - Threshold4 Comparator Mode */
#define TMPSNS_CTRL1_SET_THR4_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_THR4_MODE_SHIFT)) & TMPSNS_CTRL1_SET_THR4_MODE_MASK)

#define TMPSNS_CTRL1_SET_THR5_MODE_MASK          (0xCU)
#define TMPSNS_CTRL1_SET_THR5_MODE_SHIFT         (2U)
/*! THR5_MODE - Threshold5 Comparator Mode */
#define TMPSNS_CTRL1_SET_THR5_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_THR5_MODE_SHIFT)) & TMPSNS_CTRL1_SET_THR5_MODE_MASK)

#define TMPSNS_CTRL1_SET_THR4_IE_MASK            (0x100U)
#define TMPSNS_CTRL1_SET_THR4_IE_SHIFT           (8U)
/*! THR4_IE - Threshold Comparator4 Interrupt Enable */
#define TMPSNS_CTRL1_SET_THR4_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_THR4_IE_SHIFT)) & TMPSNS_CTRL1_SET_THR4_IE_MASK)

#define TMPSNS_CTRL1_SET_THR5_IE_MASK            (0x200U)
#define TMPSNS_CTRL1_SET_THR5_IE_SHIFT           (9U)
/*! THR5_IE - Threshold Comparator5 Interrupt Enable */
#define TMPSNS_CTRL1_SET_THR5_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_THR5_IE_SHIFT)) & TMPSNS_CTRL1_SET_THR5_IE_MASK)

#define TMPSNS_CTRL1_SET_N_FILT_1_MASK           (0xF000U)
#define TMPSNS_CTRL1_SET_N_FILT_1_SHIFT          (12U)
/*! N_FILT_1 - Filter Length for Threshold Flag */
#define TMPSNS_CTRL1_SET_N_FILT_1(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_N_FILT_1_SHIFT)) & TMPSNS_CTRL1_SET_N_FILT_1_MASK)

#define TMPSNS_CTRL1_SET_DRDY1_IE_MASK           (0x10000U)
#define TMPSNS_CTRL1_SET_DRDY1_IE_SHIFT          (16U)
/*! DRDY1_IE - Data-Ready Interrupt Enable */
#define TMPSNS_CTRL1_SET_DRDY1_IE(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_DRDY1_IE_SHIFT)) & TMPSNS_CTRL1_SET_DRDY1_IE_MASK)

#define TMPSNS_CTRL1_SET_RESOLUTION_MASK         (0xC0000U)
#define TMPSNS_CTRL1_SET_RESOLUTION_SHIFT        (18U)
/*! RESOLUTION - Resolution Mode */
#define TMPSNS_CTRL1_SET_RESOLUTION(x)           (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_RESOLUTION_SHIFT)) & TMPSNS_CTRL1_SET_RESOLUTION_MASK)

#define TMPSNS_CTRL1_SET_FILT4_CNT_CLR_MASK      (0x100000U)
#define TMPSNS_CTRL1_SET_FILT4_CNT_CLR_SHIFT     (20U)
/*! FILT4_CNT_CLR - Filter 4 Counter Clear */
#define TMPSNS_CTRL1_SET_FILT4_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_FILT4_CNT_CLR_SHIFT)) & TMPSNS_CTRL1_SET_FILT4_CNT_CLR_MASK)

#define TMPSNS_CTRL1_SET_FILT5_CNT_CLR_MASK      (0x200000U)
#define TMPSNS_CTRL1_SET_FILT5_CNT_CLR_SHIFT     (21U)
/*! FILT5_CNT_CLR - Filter 5 Counter Clear */
#define TMPSNS_CTRL1_SET_FILT5_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_FILT5_CNT_CLR_SHIFT)) & TMPSNS_CTRL1_SET_FILT5_CNT_CLR_MASK)

#define TMPSNS_CTRL1_SET_MEAS_MODE_MASK          (0x3000000U)
#define TMPSNS_CTRL1_SET_MEAS_MODE_SHIFT         (24U)
/*! MEAS_MODE - Measurement Mode */
#define TMPSNS_CTRL1_SET_MEAS_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_MEAS_MODE_SHIFT)) & TMPSNS_CTRL1_SET_MEAS_MODE_MASK)

#define TMPSNS_CTRL1_SET_STOP_MASK               (0x20000000U)
#define TMPSNS_CTRL1_SET_STOP_SHIFT              (29U)
/*! STOP - Stop Measurement */
#define TMPSNS_CTRL1_SET_STOP(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_STOP_SHIFT)) & TMPSNS_CTRL1_SET_STOP_MASK)

#define TMPSNS_CTRL1_SET_START_MASK              (0x40000000U)
#define TMPSNS_CTRL1_SET_START_SHIFT             (30U)
/*! START - Start Measurement */
#define TMPSNS_CTRL1_SET_START(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_START_SHIFT)) & TMPSNS_CTRL1_SET_START_MASK)

#define TMPSNS_CTRL1_SET_ENABLE_MASK             (0x80000000U)
#define TMPSNS_CTRL1_SET_ENABLE_SHIFT            (31U)
/*! ENABLE - TEMPSENSE Enable */
#define TMPSNS_CTRL1_SET_ENABLE(x)               (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_SET_ENABLE_SHIFT)) & TMPSNS_CTRL1_SET_ENABLE_MASK)
/*! @} */

/*! @name CTRL1_CLR - Control 1 */
/*! @{ */

#define TMPSNS_CTRL1_CLR_THR4_MODE_MASK          (0x3U)
#define TMPSNS_CTRL1_CLR_THR4_MODE_SHIFT         (0U)
/*! THR4_MODE - Threshold4 Comparator Mode */
#define TMPSNS_CTRL1_CLR_THR4_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_THR4_MODE_SHIFT)) & TMPSNS_CTRL1_CLR_THR4_MODE_MASK)

#define TMPSNS_CTRL1_CLR_THR5_MODE_MASK          (0xCU)
#define TMPSNS_CTRL1_CLR_THR5_MODE_SHIFT         (2U)
/*! THR5_MODE - Threshold5 Comparator Mode */
#define TMPSNS_CTRL1_CLR_THR5_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_THR5_MODE_SHIFT)) & TMPSNS_CTRL1_CLR_THR5_MODE_MASK)

#define TMPSNS_CTRL1_CLR_THR4_IE_MASK            (0x100U)
#define TMPSNS_CTRL1_CLR_THR4_IE_SHIFT           (8U)
/*! THR4_IE - Threshold Comparator4 Interrupt Enable */
#define TMPSNS_CTRL1_CLR_THR4_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_THR4_IE_SHIFT)) & TMPSNS_CTRL1_CLR_THR4_IE_MASK)

#define TMPSNS_CTRL1_CLR_THR5_IE_MASK            (0x200U)
#define TMPSNS_CTRL1_CLR_THR5_IE_SHIFT           (9U)
/*! THR5_IE - Threshold Comparator5 Interrupt Enable */
#define TMPSNS_CTRL1_CLR_THR5_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_THR5_IE_SHIFT)) & TMPSNS_CTRL1_CLR_THR5_IE_MASK)

#define TMPSNS_CTRL1_CLR_N_FILT_1_MASK           (0xF000U)
#define TMPSNS_CTRL1_CLR_N_FILT_1_SHIFT          (12U)
/*! N_FILT_1 - Filter Length for Threshold Flag */
#define TMPSNS_CTRL1_CLR_N_FILT_1(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_N_FILT_1_SHIFT)) & TMPSNS_CTRL1_CLR_N_FILT_1_MASK)

#define TMPSNS_CTRL1_CLR_DRDY1_IE_MASK           (0x10000U)
#define TMPSNS_CTRL1_CLR_DRDY1_IE_SHIFT          (16U)
/*! DRDY1_IE - Data-Ready Interrupt Enable */
#define TMPSNS_CTRL1_CLR_DRDY1_IE(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_DRDY1_IE_SHIFT)) & TMPSNS_CTRL1_CLR_DRDY1_IE_MASK)

#define TMPSNS_CTRL1_CLR_RESOLUTION_MASK         (0xC0000U)
#define TMPSNS_CTRL1_CLR_RESOLUTION_SHIFT        (18U)
/*! RESOLUTION - Resolution Mode */
#define TMPSNS_CTRL1_CLR_RESOLUTION(x)           (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_RESOLUTION_SHIFT)) & TMPSNS_CTRL1_CLR_RESOLUTION_MASK)

#define TMPSNS_CTRL1_CLR_FILT4_CNT_CLR_MASK      (0x100000U)
#define TMPSNS_CTRL1_CLR_FILT4_CNT_CLR_SHIFT     (20U)
/*! FILT4_CNT_CLR - Filter 4 Counter Clear */
#define TMPSNS_CTRL1_CLR_FILT4_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_FILT4_CNT_CLR_SHIFT)) & TMPSNS_CTRL1_CLR_FILT4_CNT_CLR_MASK)

#define TMPSNS_CTRL1_CLR_FILT5_CNT_CLR_MASK      (0x200000U)
#define TMPSNS_CTRL1_CLR_FILT5_CNT_CLR_SHIFT     (21U)
/*! FILT5_CNT_CLR - Filter 5 Counter Clear */
#define TMPSNS_CTRL1_CLR_FILT5_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_FILT5_CNT_CLR_SHIFT)) & TMPSNS_CTRL1_CLR_FILT5_CNT_CLR_MASK)

#define TMPSNS_CTRL1_CLR_MEAS_MODE_MASK          (0x3000000U)
#define TMPSNS_CTRL1_CLR_MEAS_MODE_SHIFT         (24U)
/*! MEAS_MODE - Measurement Mode */
#define TMPSNS_CTRL1_CLR_MEAS_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_MEAS_MODE_SHIFT)) & TMPSNS_CTRL1_CLR_MEAS_MODE_MASK)

#define TMPSNS_CTRL1_CLR_STOP_MASK               (0x20000000U)
#define TMPSNS_CTRL1_CLR_STOP_SHIFT              (29U)
/*! STOP - Stop Measurement */
#define TMPSNS_CTRL1_CLR_STOP(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_STOP_SHIFT)) & TMPSNS_CTRL1_CLR_STOP_MASK)

#define TMPSNS_CTRL1_CLR_START_MASK              (0x40000000U)
#define TMPSNS_CTRL1_CLR_START_SHIFT             (30U)
/*! START - Start Measurement */
#define TMPSNS_CTRL1_CLR_START(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_START_SHIFT)) & TMPSNS_CTRL1_CLR_START_MASK)

#define TMPSNS_CTRL1_CLR_ENABLE_MASK             (0x80000000U)
#define TMPSNS_CTRL1_CLR_ENABLE_SHIFT            (31U)
/*! ENABLE - TEMPSENSE Enable */
#define TMPSNS_CTRL1_CLR_ENABLE(x)               (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_CLR_ENABLE_SHIFT)) & TMPSNS_CTRL1_CLR_ENABLE_MASK)
/*! @} */

/*! @name CTRL1_TOG - Control 1 */
/*! @{ */

#define TMPSNS_CTRL1_TOG_THR4_MODE_MASK          (0x3U)
#define TMPSNS_CTRL1_TOG_THR4_MODE_SHIFT         (0U)
/*! THR4_MODE - Threshold4 Comparator Mode */
#define TMPSNS_CTRL1_TOG_THR4_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_THR4_MODE_SHIFT)) & TMPSNS_CTRL1_TOG_THR4_MODE_MASK)

#define TMPSNS_CTRL1_TOG_THR5_MODE_MASK          (0xCU)
#define TMPSNS_CTRL1_TOG_THR5_MODE_SHIFT         (2U)
/*! THR5_MODE - Threshold5 Comparator Mode */
#define TMPSNS_CTRL1_TOG_THR5_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_THR5_MODE_SHIFT)) & TMPSNS_CTRL1_TOG_THR5_MODE_MASK)

#define TMPSNS_CTRL1_TOG_THR4_IE_MASK            (0x100U)
#define TMPSNS_CTRL1_TOG_THR4_IE_SHIFT           (8U)
/*! THR4_IE - Threshold Comparator4 Interrupt Enable */
#define TMPSNS_CTRL1_TOG_THR4_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_THR4_IE_SHIFT)) & TMPSNS_CTRL1_TOG_THR4_IE_MASK)

#define TMPSNS_CTRL1_TOG_THR5_IE_MASK            (0x200U)
#define TMPSNS_CTRL1_TOG_THR5_IE_SHIFT           (9U)
/*! THR5_IE - Threshold Comparator5 Interrupt Enable */
#define TMPSNS_CTRL1_TOG_THR5_IE(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_THR5_IE_SHIFT)) & TMPSNS_CTRL1_TOG_THR5_IE_MASK)

#define TMPSNS_CTRL1_TOG_N_FILT_1_MASK           (0xF000U)
#define TMPSNS_CTRL1_TOG_N_FILT_1_SHIFT          (12U)
/*! N_FILT_1 - Filter Length for Threshold Flag */
#define TMPSNS_CTRL1_TOG_N_FILT_1(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_N_FILT_1_SHIFT)) & TMPSNS_CTRL1_TOG_N_FILT_1_MASK)

#define TMPSNS_CTRL1_TOG_DRDY1_IE_MASK           (0x10000U)
#define TMPSNS_CTRL1_TOG_DRDY1_IE_SHIFT          (16U)
/*! DRDY1_IE - Data-Ready Interrupt Enable */
#define TMPSNS_CTRL1_TOG_DRDY1_IE(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_DRDY1_IE_SHIFT)) & TMPSNS_CTRL1_TOG_DRDY1_IE_MASK)

#define TMPSNS_CTRL1_TOG_RESOLUTION_MASK         (0xC0000U)
#define TMPSNS_CTRL1_TOG_RESOLUTION_SHIFT        (18U)
/*! RESOLUTION - Resolution Mode */
#define TMPSNS_CTRL1_TOG_RESOLUTION(x)           (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_RESOLUTION_SHIFT)) & TMPSNS_CTRL1_TOG_RESOLUTION_MASK)

#define TMPSNS_CTRL1_TOG_FILT4_CNT_CLR_MASK      (0x100000U)
#define TMPSNS_CTRL1_TOG_FILT4_CNT_CLR_SHIFT     (20U)
/*! FILT4_CNT_CLR - Filter 4 Counter Clear */
#define TMPSNS_CTRL1_TOG_FILT4_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_FILT4_CNT_CLR_SHIFT)) & TMPSNS_CTRL1_TOG_FILT4_CNT_CLR_MASK)

#define TMPSNS_CTRL1_TOG_FILT5_CNT_CLR_MASK      (0x200000U)
#define TMPSNS_CTRL1_TOG_FILT5_CNT_CLR_SHIFT     (21U)
/*! FILT5_CNT_CLR - Filter 5 Counter Clear */
#define TMPSNS_CTRL1_TOG_FILT5_CNT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_FILT5_CNT_CLR_SHIFT)) & TMPSNS_CTRL1_TOG_FILT5_CNT_CLR_MASK)

#define TMPSNS_CTRL1_TOG_MEAS_MODE_MASK          (0x3000000U)
#define TMPSNS_CTRL1_TOG_MEAS_MODE_SHIFT         (24U)
/*! MEAS_MODE - Measurement Mode */
#define TMPSNS_CTRL1_TOG_MEAS_MODE(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_MEAS_MODE_SHIFT)) & TMPSNS_CTRL1_TOG_MEAS_MODE_MASK)

#define TMPSNS_CTRL1_TOG_STOP_MASK               (0x20000000U)
#define TMPSNS_CTRL1_TOG_STOP_SHIFT              (29U)
/*! STOP - Stop Measurement */
#define TMPSNS_CTRL1_TOG_STOP(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_STOP_SHIFT)) & TMPSNS_CTRL1_TOG_STOP_MASK)

#define TMPSNS_CTRL1_TOG_START_MASK              (0x40000000U)
#define TMPSNS_CTRL1_TOG_START_SHIFT             (30U)
/*! START - Start Measurement */
#define TMPSNS_CTRL1_TOG_START(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_START_SHIFT)) & TMPSNS_CTRL1_TOG_START_MASK)

#define TMPSNS_CTRL1_TOG_ENABLE_MASK             (0x80000000U)
#define TMPSNS_CTRL1_TOG_ENABLE_SHIFT            (31U)
/*! ENABLE - TEMPSENSE Enable */
#define TMPSNS_CTRL1_TOG_ENABLE(x)               (((uint32_t)(((uint32_t)(x)) << TMPSNS_CTRL1_TOG_ENABLE_SHIFT)) & TMPSNS_CTRL1_TOG_ENABLE_MASK)
/*! @} */

/*! @name STAT1 - Status 1 */
/*! @{ */

#define TMPSNS_STAT1_THR4_IF_MASK                (0x100U)
#define TMPSNS_STAT1_THR4_IF_SHIFT               (8U)
/*! THR4_IF - Threshold4 Status Flag
 *  0b0..Event did not occur
 *  0b0..No effect
 *  0b1..Clear the flag
 *  0b1..Event occurred
 */
#define TMPSNS_STAT1_THR4_IF(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_THR4_IF_SHIFT)) & TMPSNS_STAT1_THR4_IF_MASK)

#define TMPSNS_STAT1_THR5_IF_MASK                (0x200U)
#define TMPSNS_STAT1_THR5_IF_SHIFT               (9U)
/*! THR5_IF - Threshold5 Status Flag
 *  0b0..Event did not occur
 *  0b0..No effect
 *  0b1..Clear the flag
 *  0b1..Event occurred
 */
#define TMPSNS_STAT1_THR5_IF(x)                  (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_THR5_IF_SHIFT)) & TMPSNS_STAT1_THR5_IF_MASK)

#define TMPSNS_STAT1_THR4_STAT_MASK              (0x1000U)
#define TMPSNS_STAT1_THR4_STAT_SHIFT             (12U)
/*! THR4_STAT - Threshold4 State */
#define TMPSNS_STAT1_THR4_STAT(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_THR4_STAT_SHIFT)) & TMPSNS_STAT1_THR4_STAT_MASK)

#define TMPSNS_STAT1_THR5_STAT_MASK              (0x2000U)
#define TMPSNS_STAT1_THR5_STAT_SHIFT             (13U)
/*! THR5_STAT - Threshold5 State */
#define TMPSNS_STAT1_THR5_STAT(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_THR5_STAT_SHIFT)) & TMPSNS_STAT1_THR5_STAT_MASK)

#define TMPSNS_STAT1_DRDY1_IF_MASK               (0x10000U)
#define TMPSNS_STAT1_DRDY1_IF_SHIFT              (16U)
/*! DRDY1_IF - Data Ready Flag
 *  0b0..No new data
 *  0b1..New data
 */
#define TMPSNS_STAT1_DRDY1_IF(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_DRDY1_IF_SHIFT)) & TMPSNS_STAT1_DRDY1_IF_MASK)

#define TMPSNS_STAT1_IDLE_MASK                   (0x80000000U)
#define TMPSNS_STAT1_IDLE_SHIFT                  (31U)
/*! IDLE - Idle State
 *  0b0..Conversion
 *  0b1..Idle
 */
#define TMPSNS_STAT1_IDLE(x)                     (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_IDLE_SHIFT)) & TMPSNS_STAT1_IDLE_MASK)
/*! @} */

/*! @name STAT1_SET - Status 1 */
/*! @{ */

#define TMPSNS_STAT1_SET_THR4_IF_MASK            (0x100U)
#define TMPSNS_STAT1_SET_THR4_IF_SHIFT           (8U)
/*! THR4_IF - Threshold4 Status Flag */
#define TMPSNS_STAT1_SET_THR4_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_SET_THR4_IF_SHIFT)) & TMPSNS_STAT1_SET_THR4_IF_MASK)

#define TMPSNS_STAT1_SET_THR5_IF_MASK            (0x200U)
#define TMPSNS_STAT1_SET_THR5_IF_SHIFT           (9U)
/*! THR5_IF - Threshold5 Status Flag */
#define TMPSNS_STAT1_SET_THR5_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_SET_THR5_IF_SHIFT)) & TMPSNS_STAT1_SET_THR5_IF_MASK)

#define TMPSNS_STAT1_SET_THR4_STAT_MASK          (0x1000U)
#define TMPSNS_STAT1_SET_THR4_STAT_SHIFT         (12U)
/*! THR4_STAT - Threshold4 State */
#define TMPSNS_STAT1_SET_THR4_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_SET_THR4_STAT_SHIFT)) & TMPSNS_STAT1_SET_THR4_STAT_MASK)

#define TMPSNS_STAT1_SET_THR5_STAT_MASK          (0x2000U)
#define TMPSNS_STAT1_SET_THR5_STAT_SHIFT         (13U)
/*! THR5_STAT - Threshold5 State */
#define TMPSNS_STAT1_SET_THR5_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_SET_THR5_STAT_SHIFT)) & TMPSNS_STAT1_SET_THR5_STAT_MASK)

#define TMPSNS_STAT1_SET_DRDY1_IF_MASK           (0x10000U)
#define TMPSNS_STAT1_SET_DRDY1_IF_SHIFT          (16U)
/*! DRDY1_IF - Data Ready Flag */
#define TMPSNS_STAT1_SET_DRDY1_IF(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_SET_DRDY1_IF_SHIFT)) & TMPSNS_STAT1_SET_DRDY1_IF_MASK)

#define TMPSNS_STAT1_SET_IDLE_MASK               (0x80000000U)
#define TMPSNS_STAT1_SET_IDLE_SHIFT              (31U)
/*! IDLE - Idle State */
#define TMPSNS_STAT1_SET_IDLE(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_SET_IDLE_SHIFT)) & TMPSNS_STAT1_SET_IDLE_MASK)
/*! @} */

/*! @name STAT1_CLR - Status 1 */
/*! @{ */

#define TMPSNS_STAT1_CLR_THR4_IF_MASK            (0x100U)
#define TMPSNS_STAT1_CLR_THR4_IF_SHIFT           (8U)
/*! THR4_IF - Threshold4 Status Flag */
#define TMPSNS_STAT1_CLR_THR4_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_CLR_THR4_IF_SHIFT)) & TMPSNS_STAT1_CLR_THR4_IF_MASK)

#define TMPSNS_STAT1_CLR_THR5_IF_MASK            (0x200U)
#define TMPSNS_STAT1_CLR_THR5_IF_SHIFT           (9U)
/*! THR5_IF - Threshold5 Status Flag */
#define TMPSNS_STAT1_CLR_THR5_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_CLR_THR5_IF_SHIFT)) & TMPSNS_STAT1_CLR_THR5_IF_MASK)

#define TMPSNS_STAT1_CLR_THR4_STAT_MASK          (0x1000U)
#define TMPSNS_STAT1_CLR_THR4_STAT_SHIFT         (12U)
/*! THR4_STAT - Threshold4 State */
#define TMPSNS_STAT1_CLR_THR4_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_CLR_THR4_STAT_SHIFT)) & TMPSNS_STAT1_CLR_THR4_STAT_MASK)

#define TMPSNS_STAT1_CLR_THR5_STAT_MASK          (0x2000U)
#define TMPSNS_STAT1_CLR_THR5_STAT_SHIFT         (13U)
/*! THR5_STAT - Threshold5 State */
#define TMPSNS_STAT1_CLR_THR5_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_CLR_THR5_STAT_SHIFT)) & TMPSNS_STAT1_CLR_THR5_STAT_MASK)

#define TMPSNS_STAT1_CLR_DRDY1_IF_MASK           (0x10000U)
#define TMPSNS_STAT1_CLR_DRDY1_IF_SHIFT          (16U)
/*! DRDY1_IF - Data Ready Flag */
#define TMPSNS_STAT1_CLR_DRDY1_IF(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_CLR_DRDY1_IF_SHIFT)) & TMPSNS_STAT1_CLR_DRDY1_IF_MASK)

#define TMPSNS_STAT1_CLR_IDLE_MASK               (0x80000000U)
#define TMPSNS_STAT1_CLR_IDLE_SHIFT              (31U)
/*! IDLE - Idle State */
#define TMPSNS_STAT1_CLR_IDLE(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_CLR_IDLE_SHIFT)) & TMPSNS_STAT1_CLR_IDLE_MASK)
/*! @} */

/*! @name STAT1_TOG - Status 1 */
/*! @{ */

#define TMPSNS_STAT1_TOG_THR4_IF_MASK            (0x100U)
#define TMPSNS_STAT1_TOG_THR4_IF_SHIFT           (8U)
/*! THR4_IF - Threshold4 Status Flag */
#define TMPSNS_STAT1_TOG_THR4_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_TOG_THR4_IF_SHIFT)) & TMPSNS_STAT1_TOG_THR4_IF_MASK)

#define TMPSNS_STAT1_TOG_THR5_IF_MASK            (0x200U)
#define TMPSNS_STAT1_TOG_THR5_IF_SHIFT           (9U)
/*! THR5_IF - Threshold5 Status Flag */
#define TMPSNS_STAT1_TOG_THR5_IF(x)              (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_TOG_THR5_IF_SHIFT)) & TMPSNS_STAT1_TOG_THR5_IF_MASK)

#define TMPSNS_STAT1_TOG_THR4_STAT_MASK          (0x1000U)
#define TMPSNS_STAT1_TOG_THR4_STAT_SHIFT         (12U)
/*! THR4_STAT - Threshold4 State */
#define TMPSNS_STAT1_TOG_THR4_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_TOG_THR4_STAT_SHIFT)) & TMPSNS_STAT1_TOG_THR4_STAT_MASK)

#define TMPSNS_STAT1_TOG_THR5_STAT_MASK          (0x2000U)
#define TMPSNS_STAT1_TOG_THR5_STAT_SHIFT         (13U)
/*! THR5_STAT - Threshold5 State */
#define TMPSNS_STAT1_TOG_THR5_STAT(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_TOG_THR5_STAT_SHIFT)) & TMPSNS_STAT1_TOG_THR5_STAT_MASK)

#define TMPSNS_STAT1_TOG_DRDY1_IF_MASK           (0x10000U)
#define TMPSNS_STAT1_TOG_DRDY1_IF_SHIFT          (16U)
/*! DRDY1_IF - Data Ready Flag */
#define TMPSNS_STAT1_TOG_DRDY1_IF(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_TOG_DRDY1_IF_SHIFT)) & TMPSNS_STAT1_TOG_DRDY1_IF_MASK)

#define TMPSNS_STAT1_TOG_IDLE_MASK               (0x80000000U)
#define TMPSNS_STAT1_TOG_IDLE_SHIFT              (31U)
/*! IDLE - Idle State */
#define TMPSNS_STAT1_TOG_IDLE(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_STAT1_TOG_IDLE_SHIFT)) & TMPSNS_STAT1_TOG_IDLE_MASK)
/*! @} */

/*! @name DATA1 - Data 1 */
/*! @{ */

#define TMPSNS_DATA1_DATA_VAL_MASK               (0xFFFFU)
#define TMPSNS_DATA1_DATA_VAL_SHIFT              (0U)
/*! DATA_VAL - Temperature Data Value */
#define TMPSNS_DATA1_DATA_VAL(x)                 (((uint32_t)(((uint32_t)(x)) << TMPSNS_DATA1_DATA_VAL_SHIFT)) & TMPSNS_DATA1_DATA_VAL_MASK)
/*! @} */

/*! @name DATA1_SET - Data 1 */
/*! @{ */

#define TMPSNS_DATA1_SET_DATA_VAL_MASK           (0xFFFFU)
#define TMPSNS_DATA1_SET_DATA_VAL_SHIFT          (0U)
/*! DATA_VAL - Temperature Data Value */
#define TMPSNS_DATA1_SET_DATA_VAL(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_DATA1_SET_DATA_VAL_SHIFT)) & TMPSNS_DATA1_SET_DATA_VAL_MASK)
/*! @} */

/*! @name DATA1_CLR - Data 1 */
/*! @{ */

#define TMPSNS_DATA1_CLR_DATA_VAL_MASK           (0xFFFFU)
#define TMPSNS_DATA1_CLR_DATA_VAL_SHIFT          (0U)
/*! DATA_VAL - Temperature Data Value */
#define TMPSNS_DATA1_CLR_DATA_VAL(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_DATA1_CLR_DATA_VAL_SHIFT)) & TMPSNS_DATA1_CLR_DATA_VAL_MASK)
/*! @} */

/*! @name DATA1_TOG - Data 1 */
/*! @{ */

#define TMPSNS_DATA1_TOG_DATA_VAL_MASK           (0xFFFFU)
#define TMPSNS_DATA1_TOG_DATA_VAL_SHIFT          (0U)
/*! DATA_VAL - Temperature Data Value */
#define TMPSNS_DATA1_TOG_DATA_VAL(x)             (((uint32_t)(((uint32_t)(x)) << TMPSNS_DATA1_TOG_DATA_VAL_SHIFT)) & TMPSNS_DATA1_TOG_DATA_VAL_MASK)
/*! @} */

/*! @name THR_CTRL45 - Threshold Control 45 */
/*! @{ */

#define TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD4_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD4_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD4 - Temperature Threshold4 */
#define TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD4(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD4_SHIFT)) & TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD4_MASK)

#define TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD5_MASK (0xFFFF0000U)
#define TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD5_SHIFT (16U)
/*! TEMPERATURE_THRESHOLD5 - Temperature Threshold5 */
#define TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD5(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD5_SHIFT)) & TMPSNS_THR_CTRL45_TEMPERATURE_THRESHOLD5_MASK)
/*! @} */

/*! @name THR_CTRL45_SET - Threshold Control 45 */
/*! @{ */

#define TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD4_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD4_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD4 - Temperature Threshold4 */
#define TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD4(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD4_SHIFT)) & TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD4_MASK)

#define TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD5_MASK (0xFFFF0000U)
#define TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD5_SHIFT (16U)
/*! TEMPERATURE_THRESHOLD5 - Temperature Threshold5 */
#define TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD5(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD5_SHIFT)) & TMPSNS_THR_CTRL45_SET_TEMPERATURE_THRESHOLD5_MASK)
/*! @} */

/*! @name THR_CTRL45_CLR - Threshold Control 45 */
/*! @{ */

#define TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD4_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD4_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD4 - Temperature Threshold4 */
#define TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD4(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD4_SHIFT)) & TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD4_MASK)

#define TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD5_MASK (0xFFFF0000U)
#define TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD5_SHIFT (16U)
/*! TEMPERATURE_THRESHOLD5 - Temperature Threshold5 */
#define TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD5(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD5_SHIFT)) & TMPSNS_THR_CTRL45_CLR_TEMPERATURE_THRESHOLD5_MASK)
/*! @} */

/*! @name THR_CTRL45_TOG - Threshold Control 45 */
/*! @{ */

#define TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD4_MASK (0xFFFFU)
#define TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD4_SHIFT (0U)
/*! TEMPERATURE_THRESHOLD4 - Temperature Threshold4 */
#define TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD4(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD4_SHIFT)) & TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD4_MASK)

#define TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD5_MASK (0xFFFF0000U)
#define TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD5_SHIFT (16U)
/*! TEMPERATURE_THRESHOLD5 - Temperature Threshold5 */
#define TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD5(x) (((uint32_t)(((uint32_t)(x)) << TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD5_SHIFT)) & TMPSNS_THR_CTRL45_TOG_TEMPERATURE_THRESHOLD5_MASK)
/*! @} */

/*! @name PERIOD_CTRL - Measurement Period Control */
/*! @{ */

#define TMPSNS_PERIOD_CTRL_MEAS_FREQ_MASK        (0xFFFFFFU)
#define TMPSNS_PERIOD_CTRL_MEAS_FREQ_SHIFT       (0U)
/*! MEAS_FREQ - TEMPSENSE Periodic Measurement Frequency */
#define TMPSNS_PERIOD_CTRL_MEAS_FREQ(x)          (((uint32_t)(((uint32_t)(x)) << TMPSNS_PERIOD_CTRL_MEAS_FREQ_SHIFT)) & TMPSNS_PERIOD_CTRL_MEAS_FREQ_MASK)
/*! @} */

/*! @name PERIOD_CTRL_SET - Measurement Period Control */
/*! @{ */

#define TMPSNS_PERIOD_CTRL_SET_MEAS_FREQ_MASK    (0xFFFFFFU)
#define TMPSNS_PERIOD_CTRL_SET_MEAS_FREQ_SHIFT   (0U)
/*! MEAS_FREQ - TEMPSENSE Periodic Measurement Frequency */
#define TMPSNS_PERIOD_CTRL_SET_MEAS_FREQ(x)      (((uint32_t)(((uint32_t)(x)) << TMPSNS_PERIOD_CTRL_SET_MEAS_FREQ_SHIFT)) & TMPSNS_PERIOD_CTRL_SET_MEAS_FREQ_MASK)
/*! @} */

/*! @name PERIOD_CTRL_CLR - Measurement Period Control */
/*! @{ */

#define TMPSNS_PERIOD_CTRL_CLR_MEAS_FREQ_MASK    (0xFFFFFFU)
#define TMPSNS_PERIOD_CTRL_CLR_MEAS_FREQ_SHIFT   (0U)
/*! MEAS_FREQ - TEMPSENSE Periodic Measurement Frequency */
#define TMPSNS_PERIOD_CTRL_CLR_MEAS_FREQ(x)      (((uint32_t)(((uint32_t)(x)) << TMPSNS_PERIOD_CTRL_CLR_MEAS_FREQ_SHIFT)) & TMPSNS_PERIOD_CTRL_CLR_MEAS_FREQ_MASK)
/*! @} */

/*! @name PERIOD_CTRL_TOG - Measurement Period Control */
/*! @{ */

#define TMPSNS_PERIOD_CTRL_TOG_MEAS_FREQ_MASK    (0xFFFFFFU)
#define TMPSNS_PERIOD_CTRL_TOG_MEAS_FREQ_SHIFT   (0U)
/*! MEAS_FREQ - TEMPSENSE Periodic Measurement Frequency */
#define TMPSNS_PERIOD_CTRL_TOG_MEAS_FREQ(x)      (((uint32_t)(((uint32_t)(x)) << TMPSNS_PERIOD_CTRL_TOG_MEAS_FREQ_SHIFT)) & TMPSNS_PERIOD_CTRL_TOG_MEAS_FREQ_MASK)
/*! @} */

/*! @name REF_DIV - Reference Clock Divider Control */
/*! @{ */

#define TMPSNS_REF_DIV_DIV_MASK                  (0xFF0000U)
#define TMPSNS_REF_DIV_DIV_SHIFT                 (16U)
/*! DIV - Divider Value
 *  0b00000000..Output clock frequency = input clock frequency
 *  0b00000001..Output clock frequency = input clock frequency / 2
 *  0b00000010..Output clock frequency = input clock frequency / 3
 *  0b00000011.....
 *  0b11111111..Output clock frequency = input clock frequency / 256
 */
#define TMPSNS_REF_DIV_DIV(x)                    (((uint32_t)(((uint32_t)(x)) << TMPSNS_REF_DIV_DIV_SHIFT)) & TMPSNS_REF_DIV_DIV_MASK)

#define TMPSNS_REF_DIV_DE_MASK                   (0x80000000U)
#define TMPSNS_REF_DIV_DE_SHIFT                  (31U)
/*! DE - Divider Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define TMPSNS_REF_DIV_DE(x)                     (((uint32_t)(((uint32_t)(x)) << TMPSNS_REF_DIV_DE_SHIFT)) & TMPSNS_REF_DIV_DE_MASK)
/*! @} */

/*! @name PUD_ST_CTRL - Power-Up Delay Control */
/*! @{ */

#define TMPSNS_PUD_ST_CTRL_PUD_MASK              (0xFF0000U)
#define TMPSNS_PUD_ST_CTRL_PUD_SHIFT             (16U)
/*! PUD - Power-Up Delay */
#define TMPSNS_PUD_ST_CTRL_PUD(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_PUD_ST_CTRL_PUD_SHIFT)) & TMPSNS_PUD_ST_CTRL_PUD_MASK)
/*! @} */

/*! @name PUD_ST_CTRL_SET - Power-Up Delay Control */
/*! @{ */

#define TMPSNS_PUD_ST_CTRL_SET_PUD_MASK          (0xFF0000U)
#define TMPSNS_PUD_ST_CTRL_SET_PUD_SHIFT         (16U)
/*! PUD - Power-Up Delay */
#define TMPSNS_PUD_ST_CTRL_SET_PUD(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_PUD_ST_CTRL_SET_PUD_SHIFT)) & TMPSNS_PUD_ST_CTRL_SET_PUD_MASK)
/*! @} */

/*! @name PUD_ST_CTRL_CLR - Power-Up Delay Control */
/*! @{ */

#define TMPSNS_PUD_ST_CTRL_CLR_PUD_MASK          (0xFF0000U)
#define TMPSNS_PUD_ST_CTRL_CLR_PUD_SHIFT         (16U)
/*! PUD - Power-Up Delay */
#define TMPSNS_PUD_ST_CTRL_CLR_PUD(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_PUD_ST_CTRL_CLR_PUD_SHIFT)) & TMPSNS_PUD_ST_CTRL_CLR_PUD_MASK)
/*! @} */

/*! @name PUD_ST_CTRL_TOG - Power-Up Delay Control */
/*! @{ */

#define TMPSNS_PUD_ST_CTRL_TOG_PUD_MASK          (0xFF0000U)
#define TMPSNS_PUD_ST_CTRL_TOG_PUD_SHIFT         (16U)
/*! PUD - Power-Up Delay */
#define TMPSNS_PUD_ST_CTRL_TOG_PUD(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_PUD_ST_CTRL_TOG_PUD_SHIFT)) & TMPSNS_PUD_ST_CTRL_TOG_PUD_MASK)
/*! @} */

/*! @name TRIM1 - Trim Control 1 */
/*! @{ */

#define TMPSNS_TRIM1_VAL_A_MASK                  (0xFFFFU)
#define TMPSNS_TRIM1_VAL_A_SHIFT                 (0U)
/*! VAL_A - VAL_A */
#define TMPSNS_TRIM1_VAL_A(x)                    (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM1_VAL_A_SHIFT)) & TMPSNS_TRIM1_VAL_A_MASK)

#define TMPSNS_TRIM1_VAL_B_MASK                  (0xFFFF0000U)
#define TMPSNS_TRIM1_VAL_B_SHIFT                 (16U)
/*! VAL_B - VAL_B */
#define TMPSNS_TRIM1_VAL_B(x)                    (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM1_VAL_B_SHIFT)) & TMPSNS_TRIM1_VAL_B_MASK)
/*! @} */

/*! @name TRIM1_SET - Trim Control 1 */
/*! @{ */

#define TMPSNS_TRIM1_SET_VAL_A_MASK              (0xFFFFU)
#define TMPSNS_TRIM1_SET_VAL_A_SHIFT             (0U)
/*! VAL_A - VAL_A */
#define TMPSNS_TRIM1_SET_VAL_A(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM1_SET_VAL_A_SHIFT)) & TMPSNS_TRIM1_SET_VAL_A_MASK)

#define TMPSNS_TRIM1_SET_VAL_B_MASK              (0xFFFF0000U)
#define TMPSNS_TRIM1_SET_VAL_B_SHIFT             (16U)
/*! VAL_B - VAL_B */
#define TMPSNS_TRIM1_SET_VAL_B(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM1_SET_VAL_B_SHIFT)) & TMPSNS_TRIM1_SET_VAL_B_MASK)
/*! @} */

/*! @name TRIM1_CLR - Trim Control 1 */
/*! @{ */

#define TMPSNS_TRIM1_CLR_VAL_A_MASK              (0xFFFFU)
#define TMPSNS_TRIM1_CLR_VAL_A_SHIFT             (0U)
/*! VAL_A - VAL_A */
#define TMPSNS_TRIM1_CLR_VAL_A(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM1_CLR_VAL_A_SHIFT)) & TMPSNS_TRIM1_CLR_VAL_A_MASK)

#define TMPSNS_TRIM1_CLR_VAL_B_MASK              (0xFFFF0000U)
#define TMPSNS_TRIM1_CLR_VAL_B_SHIFT             (16U)
/*! VAL_B - VAL_B */
#define TMPSNS_TRIM1_CLR_VAL_B(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM1_CLR_VAL_B_SHIFT)) & TMPSNS_TRIM1_CLR_VAL_B_MASK)
/*! @} */

/*! @name TRIM1_TOG - Trim Control 1 */
/*! @{ */

#define TMPSNS_TRIM1_TOG_VAL_A_MASK              (0xFFFFU)
#define TMPSNS_TRIM1_TOG_VAL_A_SHIFT             (0U)
/*! VAL_A - VAL_A */
#define TMPSNS_TRIM1_TOG_VAL_A(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM1_TOG_VAL_A_SHIFT)) & TMPSNS_TRIM1_TOG_VAL_A_MASK)

#define TMPSNS_TRIM1_TOG_VAL_B_MASK              (0xFFFF0000U)
#define TMPSNS_TRIM1_TOG_VAL_B_SHIFT             (16U)
/*! VAL_B - VAL_B */
#define TMPSNS_TRIM1_TOG_VAL_B(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM1_TOG_VAL_B_SHIFT)) & TMPSNS_TRIM1_TOG_VAL_B_MASK)
/*! @} */

/*! @name TRIM2 - Trim Control 2 */
/*! @{ */

#define TMPSNS_TRIM2_VAL_ALPHA_MASK              (0xFFFFU)
#define TMPSNS_TRIM2_VAL_ALPHA_SHIFT             (0U)
/*! VAL_ALPHA - VAL_ALPHA */
#define TMPSNS_TRIM2_VAL_ALPHA(x)                (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM2_VAL_ALPHA_SHIFT)) & TMPSNS_TRIM2_VAL_ALPHA_MASK)

#define TMPSNS_TRIM2_VAL_OFFSET_MASK             (0xFFFF0000U)
#define TMPSNS_TRIM2_VAL_OFFSET_SHIFT            (16U)
/*! VAL_OFFSET - VAL_OFFSET */
#define TMPSNS_TRIM2_VAL_OFFSET(x)               (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM2_VAL_OFFSET_SHIFT)) & TMPSNS_TRIM2_VAL_OFFSET_MASK)
/*! @} */

/*! @name TRIM2_SET - Trim Control 2 */
/*! @{ */

#define TMPSNS_TRIM2_SET_VAL_ALPHA_MASK          (0xFFFFU)
#define TMPSNS_TRIM2_SET_VAL_ALPHA_SHIFT         (0U)
/*! VAL_ALPHA - VAL_ALPHA */
#define TMPSNS_TRIM2_SET_VAL_ALPHA(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM2_SET_VAL_ALPHA_SHIFT)) & TMPSNS_TRIM2_SET_VAL_ALPHA_MASK)

#define TMPSNS_TRIM2_SET_VAL_OFFSET_MASK         (0xFFFF0000U)
#define TMPSNS_TRIM2_SET_VAL_OFFSET_SHIFT        (16U)
/*! VAL_OFFSET - VAL_OFFSET */
#define TMPSNS_TRIM2_SET_VAL_OFFSET(x)           (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM2_SET_VAL_OFFSET_SHIFT)) & TMPSNS_TRIM2_SET_VAL_OFFSET_MASK)
/*! @} */

/*! @name TRIM2_CLR - Trim Control 2 */
/*! @{ */

#define TMPSNS_TRIM2_CLR_VAL_ALPHA_MASK          (0xFFFFU)
#define TMPSNS_TRIM2_CLR_VAL_ALPHA_SHIFT         (0U)
/*! VAL_ALPHA - VAL_ALPHA */
#define TMPSNS_TRIM2_CLR_VAL_ALPHA(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM2_CLR_VAL_ALPHA_SHIFT)) & TMPSNS_TRIM2_CLR_VAL_ALPHA_MASK)

#define TMPSNS_TRIM2_CLR_VAL_OFFSET_MASK         (0xFFFF0000U)
#define TMPSNS_TRIM2_CLR_VAL_OFFSET_SHIFT        (16U)
/*! VAL_OFFSET - VAL_OFFSET */
#define TMPSNS_TRIM2_CLR_VAL_OFFSET(x)           (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM2_CLR_VAL_OFFSET_SHIFT)) & TMPSNS_TRIM2_CLR_VAL_OFFSET_MASK)
/*! @} */

/*! @name TRIM2_TOG - Trim Control 2 */
/*! @{ */

#define TMPSNS_TRIM2_TOG_VAL_ALPHA_MASK          (0xFFFFU)
#define TMPSNS_TRIM2_TOG_VAL_ALPHA_SHIFT         (0U)
/*! VAL_ALPHA - VAL_ALPHA */
#define TMPSNS_TRIM2_TOG_VAL_ALPHA(x)            (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM2_TOG_VAL_ALPHA_SHIFT)) & TMPSNS_TRIM2_TOG_VAL_ALPHA_MASK)

#define TMPSNS_TRIM2_TOG_VAL_OFFSET_MASK         (0xFFFF0000U)
#define TMPSNS_TRIM2_TOG_VAL_OFFSET_SHIFT        (16U)
/*! VAL_OFFSET - VAL_OFFSET */
#define TMPSNS_TRIM2_TOG_VAL_OFFSET(x)           (((uint32_t)(((uint32_t)(x)) << TMPSNS_TRIM2_TOG_VAL_OFFSET_SHIFT)) & TMPSNS_TRIM2_TOG_VAL_OFFSET_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group TMPSNS_Register_Masks */


/*!
 * @}
 */ /* end of group TMPSNS_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_TMPSNS_H_ */

