## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Thu Nov 19 17:13:14 GMT Standard Time 2015
##
vlib work
vlog +acc  "detFlags.vf"
vlog +acc  "alu.v"
vlog +acc  "lsdalu.v"
vlog +acc  "lsdalu_testbench.v"
vlog +acc  "C:/Xilinx/10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work lsdalu_testbench glbl
do {lsdalu_testbench_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {lsdalu_testbench.udo}
