Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : topEntity
Version: V-2023.12-SP5
Date   : Tue Dec  2 17:13:23 2025
****************************************

Operating Conditions: tt0p9v25c   Library: tcbn28hpcplusbwp30p140tt0p9v25c_ccs
Wire Load Model Mode: segmented

  Startpoint: r_new[9] (input port clocked by clk)
  Endpoint: result[9] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[9] (in)                            0.00       0.10 r
  U247/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[9] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[8] (input port clocked by clk)
  Endpoint: result[8] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[8] (in)                            0.00       0.10 r
  U248/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[8] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[7] (input port clocked by clk)
  Endpoint: result[7] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[7] (in)                            0.00       0.10 r
  U249/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[7] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[6] (input port clocked by clk)
  Endpoint: result[6] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[6] (in)                            0.00       0.10 r
  U250/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[6] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[5] (input port clocked by clk)
  Endpoint: result[5] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[5] (in)                            0.00       0.10 r
  U251/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[5] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[4] (input port clocked by clk)
  Endpoint: result[4] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[4] (in)                            0.00       0.10 r
  U252/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[4] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[3] (input port clocked by clk)
  Endpoint: result[3] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[3] (in)                            0.00       0.10 r
  U253/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[3] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[2] (input port clocked by clk)
  Endpoint: result[2] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[2] (in)                            0.00       0.10 r
  U254/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[2] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[1] (input port clocked by clk)
  Endpoint: result[1] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[1] (in)                            0.00       0.10 r
  U255/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[1] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: r_new[0] (input port clocked by clk)
  Endpoint: result[0] (output port clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  topEntity          ZeroWireload          tcbn28hpcplusbwp30p140tt0p9v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  r_new[0] (in)                            0.00       0.10 r
  U256/Z (OR2D4BWP30P140)                  0.04       0.14 r
  result[0] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.05       0.95
  output external delay                   -0.10       0.85
  data required time                                  0.85
  -----------------------------------------------------------
  data required time                                  0.85
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.71


1
