[2021-09-09 10:01:39,642]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-09 10:01:39,643]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:01:43,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; ".

Peak memory: 15872000 bytes

[2021-09-09 10:01:43,983]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:01:44,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36134912 bytes

[2021-09-09 10:01:44,264]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-09 10:01:44,264]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:01:44,644]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :1646
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :1646
score:100
	Report mapping result:
		klut_size()     :1888
		klut.num_gates():1646
		max delay       :10
		max area        :1646
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :1464
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 19918848 bytes

[2021-09-09 10:01:44,644]mapper_test.py:220:[INFO]: area: 1646 level: 10
[2021-09-09 12:00:15,977]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-09 12:00:15,978]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:00:20,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; ".

Peak memory: 16273408 bytes

[2021-09-09 12:00:20,251]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:00:20,496]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36384768 bytes

[2021-09-09 12:00:20,509]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-09 12:00:20,509]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:00:24,244]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :1646
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2034
score:100
	Report mapping result:
		klut_size()     :1888
		klut.num_gates():1646
		max delay       :10
		max area        :1646
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :1464
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 56164352 bytes

[2021-09-09 12:00:24,244]mapper_test.py:220:[INFO]: area: 1646 level: 10
[2021-09-09 13:30:12,794]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-09 13:30:12,795]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:30:17,217]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; ".

Peak memory: 15790080 bytes

[2021-09-09 13:30:17,217]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:30:17,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36085760 bytes

[2021-09-09 13:30:17,439]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-09 13:30:17,439]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:30:21,177]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :1598
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2125
score:100
	Report mapping result:
		klut_size()     :1840
		klut.num_gates():1598
		max delay       :10
		max area        :1598
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :117
		LUT fanins:4	 numbers :1420
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 56295424 bytes

[2021-09-09 13:30:21,178]mapper_test.py:220:[INFO]: area: 1598 level: 10
[2021-09-09 15:06:24,342]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-09 15:06:24,342]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:06:24,343]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:06:24,599]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35921920 bytes

[2021-09-09 15:06:24,612]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-09 15:06:24,612]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:06:28,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2479
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 56238080 bytes

[2021-09-09 15:06:28,692]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-09 15:35:28,232]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-09 15:35:28,232]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:35:28,232]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:35:28,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36577280 bytes

[2021-09-09 15:35:28,468]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-09 15:35:28,468]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:35:32,562]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2479
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 56139776 bytes

[2021-09-09 15:35:32,562]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-09 16:13:32,077]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-09 16:13:32,077]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:13:32,078]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:13:32,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36343808 bytes

[2021-09-09 16:13:32,315]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-09 16:13:32,315]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:13:36,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2479
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 56283136 bytes

[2021-09-09 16:13:36,400]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-09 16:48:15,731]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-09 16:48:15,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:48:15,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:48:15,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36278272 bytes

[2021-09-09 16:48:16,007]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-09 16:48:16,007]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:48:20,182]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2479
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 56074240 bytes

[2021-09-09 16:48:20,182]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-09 17:24:35,241]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-09 17:24:35,241]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:24:35,241]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:24:35,497]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36175872 bytes

[2021-09-09 17:24:35,509]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-09 17:24:35,509]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:24:39,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2479
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 56176640 bytes

[2021-09-09 17:24:39,377]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-13 23:29:39,847]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-13 23:29:39,848]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:29:39,848]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:29:40,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36163584 bytes

[2021-09-13 23:29:40,115]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-13 23:29:40,115]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:29:43,547]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:22
	current map manager:
		current min nodes:3334
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2711
score:100
	Report mapping result:
		klut_size()     :2799
		klut.num_gates():2557
		max delay       :9
		max area        :2711
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :1011
		LUT fanins:4	 numbers :1024
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 36978688 bytes

[2021-09-13 23:29:43,547]mapper_test.py:220:[INFO]: area: 2557 level: 9
[2021-09-13 23:42:20,198]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-13 23:42:20,199]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:20,199]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:20,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35778560 bytes

[2021-09-13 23:42:20,414]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-13 23:42:20,414]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:20,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 19275776 bytes

[2021-09-13 23:42:20,790]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-14 08:59:30,334]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-14 08:59:30,334]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:59:30,335]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:59:30,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35913728 bytes

[2021-09-14 08:59:30,550]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-14 08:59:30,551]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:59:34,172]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2479
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 56254464 bytes

[2021-09-14 08:59:34,173]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-14 09:21:18,786]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-14 09:21:18,786]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:18,786]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:19,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35794944 bytes

[2021-09-14 09:21:19,062]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-14 09:21:19,062]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:19,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 20090880 bytes

[2021-09-14 09:21:19,436]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-15 15:33:00,592]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-15 15:33:00,592]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:00,592]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:00,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35868672 bytes

[2021-09-15 15:33:00,788]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-15 15:33:00,788]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:03,903]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:24
	current map manager:
		current min nodes:3334
		current min depth:24
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2662
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 40222720 bytes

[2021-09-15 15:33:03,904]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-15 15:54:41,438]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-15 15:54:41,438]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:41,439]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:41,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36020224 bytes

[2021-09-15 15:54:41,632]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-15 15:54:41,632]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:41,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 10952704 bytes

[2021-09-15 15:54:41,980]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-18 14:03:30,545]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-18 14:03:30,546]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:03:30,546]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:03:30,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35778560 bytes

[2021-09-18 14:03:30,744]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-18 14:03:30,744]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:03:33,728]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2480
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 47603712 bytes

[2021-09-18 14:03:33,728]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-18 16:28:03,380]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-18 16:28:03,381]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:03,381]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:03,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35864576 bytes

[2021-09-18 16:28:03,643]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-18 16:28:03,643]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:06,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2458
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 34394112 bytes

[2021-09-18 16:28:06,654]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-22 08:58:41,729]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-22 08:58:41,730]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:41,730]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:41,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35991552 bytes

[2021-09-22 08:58:41,976]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-22 08:58:41,977]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:43,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	Report mapping result:
		klut_size()     :2696
		klut.num_gates():2454
		max delay       :10
		max area        :2457
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :648
		LUT fanins:3	 numbers :841
		LUT fanins:4	 numbers :965
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 24711168 bytes

[2021-09-22 08:58:43,627]mapper_test.py:220:[INFO]: area: 2454 level: 10
[2021-09-22 11:26:44,360]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-22 11:26:44,360]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:44,360]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:44,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35819520 bytes

[2021-09-22 11:26:44,617]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-22 11:26:44,618]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:47,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 30117888 bytes

[2021-09-22 11:26:47,598]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-23 16:45:44,928]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-23 16:45:44,928]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:45:44,928]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:45:45,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36102144 bytes

[2021-09-23 16:45:45,126]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-23 16:45:45,126]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:45:48,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 28344320 bytes

[2021-09-23 16:45:48,378]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-23 17:08:46,733]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-23 17:08:46,733]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:46,733]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:46,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36032512 bytes

[2021-09-23 17:08:46,935]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-23 17:08:46,936]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:49,981]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 30060544 bytes

[2021-09-23 17:08:49,981]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-23 18:10:21,801]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-23 18:10:21,801]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:21,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:21,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35958784 bytes

[2021-09-23 18:10:21,998]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-23 18:10:21,998]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:25,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 28217344 bytes

[2021-09-23 18:10:25,174]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-27 16:37:29,328]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-27 16:37:29,329]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:37:29,329]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:37:29,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35966976 bytes

[2021-09-27 16:37:29,568]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-27 16:37:29,568]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:37:32,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 23965696 bytes

[2021-09-27 16:37:32,762]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-27 17:44:13,181]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-27 17:44:13,181]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:13,181]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:13,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35958784 bytes

[2021-09-27 17:44:13,437]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-27 17:44:13,438]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:16,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
balancing!
	current map manager:
		current min nodes:3334
		current min depth:23
rewriting!
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 25223168 bytes

[2021-09-27 17:44:16,581]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-28 02:10:28,473]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-28 02:10:28,473]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:10:28,474]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:10:28,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36134912 bytes

[2021-09-28 02:10:28,670]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-28 02:10:28,671]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:10:31,758]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 24547328 bytes

[2021-09-28 02:10:31,759]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-28 16:49:53,827]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-28 16:49:53,827]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:53,827]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:54,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35950592 bytes

[2021-09-28 16:49:54,074]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-28 16:49:54,075]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:57,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 29908992 bytes

[2021-09-28 16:49:57,071]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-09-28 17:28:55,850]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-09-28 17:28:55,851]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:28:55,851]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:28:56,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35852288 bytes

[2021-09-28 17:28:56,052]mapper_test.py:156:[INFO]: area: 1270 level: 10
[2021-09-28 17:28:56,052]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:28:59,149]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2461
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 44634112 bytes

[2021-09-28 17:28:59,150]mapper_test.py:220:[INFO]: area: 2037 level: 10
[2021-10-09 10:42:27,993]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-09 10:42:27,994]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:27,994]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:28,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35729408 bytes

[2021-10-09 10:42:28,191]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-09 10:42:28,191]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:29,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2561
score:100
	Report mapping result:
		klut_size()     :2801
		klut.num_gates():2559
		max delay       :9
		max area        :2561
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1029
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 13643776 bytes

[2021-10-09 10:42:29,105]mapper_test.py:224:[INFO]: area: 2559 level: 9
[2021-10-09 11:25:00,863]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-09 11:25:00,863]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:00,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:01,051]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36073472 bytes

[2021-10-09 11:25:01,065]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-09 11:25:01,066]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:02,067]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2562
score:100
	Report mapping result:
		klut_size()     :2801
		klut.num_gates():2559
		max delay       :9
		max area        :2562
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1029
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 14917632 bytes

[2021-10-09 11:25:02,068]mapper_test.py:224:[INFO]: area: 2559 level: 9
[2021-10-09 16:32:41,216]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-09 16:32:41,216]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:41,217]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:41,398]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35917824 bytes

[2021-10-09 16:32:41,411]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-09 16:32:41,412]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:42,692]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 16261120 bytes

[2021-10-09 16:32:42,693]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-09 16:49:48,884]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-09 16:49:48,884]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:48,884]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:49,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36028416 bytes

[2021-10-09 16:49:49,129]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-09 16:49:49,129]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:50,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 16297984 bytes

[2021-10-09 16:49:50,405]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-12 11:00:12,357]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-12 11:00:12,358]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:12,358]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:12,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36073472 bytes

[2021-10-12 11:00:12,563]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-12 11:00:12,564]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:15,798]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2459
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 20004864 bytes

[2021-10-12 11:00:15,799]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-12 11:19:16,054]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-12 11:19:16,054]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:16,055]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:16,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35913728 bytes

[2021-10-12 11:19:16,259]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-12 11:19:16,259]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:17,264]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :2561
score:100
	Report mapping result:
		klut_size()     :2801
		klut.num_gates():2559
		max delay       :9
		max area        :2561
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :1008
		LUT fanins:4	 numbers :1029
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 13352960 bytes

[2021-10-12 11:19:17,265]mapper_test.py:224:[INFO]: area: 2559 level: 9
[2021-10-12 13:35:40,469]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-12 13:35:40,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:35:40,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:35:40,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36093952 bytes

[2021-10-12 13:35:40,730]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-12 13:35:40,730]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:35:43,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2459
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 20029440 bytes

[2021-10-12 13:35:43,907]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-12 15:06:20,994]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-12 15:06:20,994]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:20,995]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:21,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35938304 bytes

[2021-10-12 15:06:21,201]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-12 15:06:21,202]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:24,380]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2459
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 20008960 bytes

[2021-10-12 15:06:24,380]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-12 18:51:17,261]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-12 18:51:17,261]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:17,262]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:17,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35840000 bytes

[2021-10-12 18:51:17,488]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-12 18:51:17,488]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:20,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2459
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 17850368 bytes

[2021-10-12 18:51:20,728]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-18 11:44:49,629]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-18 11:44:49,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:49,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:49,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36093952 bytes

[2021-10-18 11:44:49,892]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-18 11:44:49,892]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:53,117]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2459
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 17575936 bytes

[2021-10-18 11:44:53,118]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-18 12:04:14,439]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-18 12:04:14,439]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:14,439]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:14,633]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36175872 bytes

[2021-10-18 12:04:14,646]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-18 12:04:14,646]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:14,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 9474048 bytes

[2021-10-18 12:04:14,844]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-19 14:12:11,374]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-19 14:12:11,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:11,375]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:11,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35823616 bytes

[2021-10-19 14:12:11,581]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-19 14:12:11,581]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:11,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 9515008 bytes

[2021-10-19 14:12:11,775]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-22 13:34:21,103]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-22 13:34:21,103]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:21,103]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:21,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35852288 bytes

[2021-10-22 13:34:21,355]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-22 13:34:21,355]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:22,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 12419072 bytes

[2021-10-22 13:34:22,151]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-22 13:55:13,878]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-22 13:55:13,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:13,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:14,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35942400 bytes

[2021-10-22 13:55:14,136]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-22 13:55:14,136]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:14,905]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 12357632 bytes

[2021-10-22 13:55:14,906]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-22 14:02:32,133]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-22 14:02:32,134]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:32,134]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:32,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36163584 bytes

[2021-10-22 14:02:32,341]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-22 14:02:32,341]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:32,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 9412608 bytes

[2021-10-22 14:02:32,535]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-22 14:05:53,041]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-22 14:05:53,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:53,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:53,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35889152 bytes

[2021-10-22 14:05:53,261]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-22 14:05:53,261]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:53,451]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 9601024 bytes

[2021-10-22 14:05:53,451]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-23 13:34:17,894]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-23 13:34:17,894]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:17,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:18,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36073472 bytes

[2021-10-23 13:34:18,152]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-23 13:34:18,153]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:21,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :2375
score:100
	Report mapping result:
		klut_size()     :2616
		klut.num_gates():2374
		max delay       :11
		max area        :2375
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :633
		LUT fanins:3	 numbers :786
		LUT fanins:4	 numbers :955
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 17727488 bytes

[2021-10-23 13:34:21,246]mapper_test.py:224:[INFO]: area: 2374 level: 11
[2021-10-24 17:45:56,653]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-24 17:45:56,653]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:45:56,654]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:45:56,901]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36085760 bytes

[2021-10-24 17:45:56,916]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-24 17:45:56,917]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:00,107]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :2375
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 17637376 bytes

[2021-10-24 17:46:00,108]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-24 18:06:22,712]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-24 18:06:22,712]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:22,712]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:22,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36040704 bytes

[2021-10-24 18:06:22,966]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-24 18:06:22,966]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:26,166]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
	current map manager:
		current min nodes:3334
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :2459
score:100
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 17780736 bytes

[2021-10-24 18:06:26,166]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-26 10:25:44,820]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-26 10:25:44,821]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:44,821]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:45,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35905536 bytes

[2021-10-26 10:25:45,069]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-26 10:25:45,070]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:45,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	current map manager:
		current min nodes:3334
		current min depth:28
	Report mapping result:
		klut_size()     :1821
		klut.num_gates():1579
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :563
		LUT fanins:4	 numbers :934
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 9515008 bytes

[2021-10-26 10:25:45,354]mapper_test.py:224:[INFO]: area: 1579 level: 10
[2021-10-26 11:04:13,978]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-26 11:04:13,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:13,979]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:14,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35815424 bytes

[2021-10-26 11:04:14,234]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-26 11:04:14,235]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:17,593]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :1821
		klut.num_gates():1579
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :563
		LUT fanins:4	 numbers :934
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 17518592 bytes

[2021-10-26 11:04:17,594]mapper_test.py:224:[INFO]: area: 1579 level: 10
[2021-10-26 11:24:56,638]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-26 11:24:56,638]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:24:56,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:24:56,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36114432 bytes

[2021-10-26 11:24:56,897]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-26 11:24:56,897]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:00,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :2160
		klut.num_gates():1918
		max delay       :11
		max area        :2375
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :173
		LUT fanins:3	 numbers :703
		LUT fanins:4	 numbers :1042
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 17469440 bytes

[2021-10-26 11:25:00,073]mapper_test.py:224:[INFO]: area: 1918 level: 11
[2021-10-26 12:23:02,528]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-26 12:23:02,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:02,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:02,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35930112 bytes

[2021-10-26 12:23:02,777]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-26 12:23:02,777]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:05,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 17629184 bytes

[2021-10-26 12:23:05,945]mapper_test.py:224:[INFO]: area: 2037 level: 10
[2021-10-26 14:13:13,727]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-26 14:13:13,727]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:13,727]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:13,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35676160 bytes

[2021-10-26 14:13:13,981]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-26 14:13:13,982]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:14,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :1821
		klut.num_gates():1579
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :563
		LUT fanins:4	 numbers :934
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 9289728 bytes

[2021-10-26 14:13:14,230]mapper_test.py:224:[INFO]: area: 1579 level: 10
[2021-10-29 16:10:19,047]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-10-29 16:10:19,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:19,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:19,290]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35745792 bytes

[2021-10-29 16:10:19,304]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-10-29 16:10:19,304]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:19,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :2463
		klut.num_gates():2221
		max delay       :11
		max area        :2221
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :212
		LUT fanins:3	 numbers :566
		LUT fanins:4	 numbers :1443
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
Peak memory: 9224192 bytes

[2021-10-29 16:10:19,516]mapper_test.py:224:[INFO]: area: 2221 level: 11
[2021-11-03 09:52:09,390]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-03 09:52:09,390]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:09,390]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:09,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35799040 bytes

[2021-11-03 09:52:09,595]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-03 09:52:09,595]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:09,983]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :2463
		klut.num_gates():2221
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :212
		LUT fanins:3	 numbers :566
		LUT fanins:4	 numbers :1443
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig_output.v
	Peak memory: 10883072 bytes

[2021-11-03 09:52:09,983]mapper_test.py:226:[INFO]: area: 2221 level: 10
[2021-11-03 10:04:19,889]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-03 10:04:19,889]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:19,889]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:20,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35790848 bytes

[2021-11-03 10:04:20,140]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-03 10:04:20,140]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:20,551]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :2529
		klut.num_gates():2287
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :205
		LUT fanins:3	 numbers :418
		LUT fanins:4	 numbers :1664
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig_output.v
	Peak memory: 10862592 bytes

[2021-11-03 10:04:20,552]mapper_test.py:226:[INFO]: area: 2287 level: 10
[2021-11-03 13:44:19,600]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-03 13:44:19,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:19,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:19,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35954688 bytes

[2021-11-03 13:44:19,853]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-03 13:44:19,853]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:20,309]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :2529
		klut.num_gates():2287
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :205
		LUT fanins:3	 numbers :418
		LUT fanins:4	 numbers :1664
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig_output.v
	Peak memory: 10772480 bytes

[2021-11-03 13:44:20,310]mapper_test.py:226:[INFO]: area: 2287 level: 10
[2021-11-03 13:50:35,079]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-03 13:50:35,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:35,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:35,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35999744 bytes

[2021-11-03 13:50:35,334]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-03 13:50:35,334]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:35,746]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :2529
		klut.num_gates():2287
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :205
		LUT fanins:3	 numbers :418
		LUT fanins:4	 numbers :1664
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig_output.v
	Peak memory: 10874880 bytes

[2021-11-03 13:50:35,747]mapper_test.py:226:[INFO]: area: 2287 level: 10
[2021-11-04 15:57:31,177]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-04 15:57:31,177]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:31,178]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:31,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35868672 bytes

[2021-11-04 15:57:31,441]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-04 15:57:31,441]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:31,911]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig_output.v
	Peak memory: 10854400 bytes

[2021-11-04 15:57:31,912]mapper_test.py:226:[INFO]: area: 1466 level: 11
[2021-11-16 12:28:23,978]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-16 12:28:23,979]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:23,979]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:24,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35917824 bytes

[2021-11-16 12:28:24,234]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-16 12:28:24,234]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:24,463]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.074166 secs
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 9150464 bytes

[2021-11-16 12:28:24,464]mapper_test.py:228:[INFO]: area: 1466 level: 11
[2021-11-16 14:17:21,137]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-16 14:17:21,138]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:21,138]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:21,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35815424 bytes

[2021-11-16 14:17:21,401]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-16 14:17:21,401]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:21,673]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.074572 secs
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 9158656 bytes

[2021-11-16 14:17:21,673]mapper_test.py:228:[INFO]: area: 1466 level: 11
[2021-11-16 14:23:41,886]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-16 14:23:41,886]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:41,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:42,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35991552 bytes

[2021-11-16 14:23:42,149]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-16 14:23:42,149]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:42,385]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.075418 secs
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 9150464 bytes

[2021-11-16 14:23:42,385]mapper_test.py:228:[INFO]: area: 1466 level: 11
[2021-11-17 16:36:20,821]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-17 16:36:20,825]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:20,825]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:21,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35872768 bytes

[2021-11-17 16:36:21,077]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-17 16:36:21,077]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:21,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.073944 secs
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 9560064 bytes

[2021-11-17 16:36:21,305]mapper_test.py:228:[INFO]: area: 1466 level: 11
[2021-11-18 10:18:56,705]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-18 10:18:56,706]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:56,706]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:56,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35909632 bytes

[2021-11-18 10:18:56,968]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-18 10:18:56,968]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:57,245]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.120358 secs
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 10809344 bytes

[2021-11-18 10:18:57,245]mapper_test.py:228:[INFO]: area: 1466 level: 11
[2021-11-23 16:11:47,258]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-23 16:11:47,259]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:47,259]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:47,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35966976 bytes

[2021-11-23 16:11:47,515]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-23 16:11:47,515]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:47,792]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.116923 secs
	Report mapping result:
		klut_size()     :1754
		klut.num_gates():1512
		max delay       :11
		max area        :1512
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :163
		LUT fanins:3	 numbers :317
		LUT fanins:4	 numbers :1032
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 10686464 bytes

[2021-11-23 16:11:47,793]mapper_test.py:228:[INFO]: area: 1512 level: 11
[2021-11-23 16:42:45,616]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-23 16:42:45,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:45,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:45,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35713024 bytes

[2021-11-23 16:42:45,869]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-23 16:42:45,869]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:46,141]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.117351 secs
	Report mapping result:
		klut_size()     :1754
		klut.num_gates():1512
		max delay       :11
		max area        :1512
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :163
		LUT fanins:3	 numbers :317
		LUT fanins:4	 numbers :1032
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 10571776 bytes

[2021-11-23 16:42:46,141]mapper_test.py:228:[INFO]: area: 1512 level: 11
[2021-11-24 11:39:01,195]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-24 11:39:01,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:01,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:01,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35958784 bytes

[2021-11-24 11:39:01,453]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-24 11:39:01,453]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:01,612]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.003677 secs
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 9236480 bytes

[2021-11-24 11:39:01,613]mapper_test.py:228:[INFO]: area: 2037 level: 10
[2021-11-24 12:02:15,428]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-24 12:02:15,429]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:15,429]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:15,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35868672 bytes

[2021-11-24 12:02:15,678]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-24 12:02:15,678]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:15,840]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.003682 secs
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 9203712 bytes

[2021-11-24 12:02:15,840]mapper_test.py:228:[INFO]: area: 2037 level: 10
[2021-11-24 12:06:00,305]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-24 12:06:00,306]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:00,306]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:00,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35651584 bytes

[2021-11-24 12:06:00,568]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-24 12:06:00,568]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:00,799]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.073962 secs
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 9678848 bytes

[2021-11-24 12:06:00,799]mapper_test.py:228:[INFO]: area: 1466 level: 11
[2021-11-24 12:11:37,634]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-24 12:11:37,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:37,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:37,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 36085760 bytes

[2021-11-24 12:11:37,893]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-24 12:11:37,893]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:38,058]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
[i] total time =  0.02 secs
Mapping time: 0.02235 secs
	Report mapping result:
		klut_size()     :1400
		klut.num_gates():1158
		max delay       :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :196
		LUT fanins:3	 numbers :153
		LUT fanins:4	 numbers :809
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 16408576 bytes

[2021-11-24 12:11:38,058]mapper_test.py:228:[INFO]: area: 1158 level: 15
[2021-11-24 12:57:59,120]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-24 12:57:59,120]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:59,120]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:59,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35962880 bytes

[2021-11-24 12:57:59,372]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-24 12:57:59,372]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:59,601]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.073975 secs
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 9420800 bytes

[2021-11-24 12:57:59,602]mapper_test.py:228:[INFO]: area: 1466 level: 11
[2021-11-24 13:11:16,749]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-24 13:11:16,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:16,750]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:16,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35966976 bytes

[2021-11-24 13:11:17,004]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-24 13:11:17,005]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:20,359]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.074056 secs
Mapping time: 0.10391 secs
	Report mapping result:
		klut_size()     :1708
		klut.num_gates():1466
		max delay       :11
		max area        :1466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :154
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :1060
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 17719296 bytes

[2021-11-24 13:11:20,360]mapper_test.py:228:[INFO]: area: 1466 level: 11
[2021-11-24 13:34:12,009]mapper_test.py:79:[INFO]: run case "spi_comb"
[2021-11-24 13:34:12,009]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:12,009]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:12,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    3093.  Ch =     0.  Total mem =    0.49 MB. Peak cut mem =    0.05 MB.
P:  Del =   10.00.  Ar =    2036.0.  Edge =     6504.  Cut =    19585.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1442.0.  Edge =     5256.  Cut =    19345.  T =     0.01 sec
P:  Del =   10.00.  Ar =    1306.0.  Edge =     4608.  Cut =    19655.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1302.0.  Edge =     4598.  Cut =    19655.  T =     0.00 sec
F:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1273.0.  Edge =     4588.  Cut =    17396.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4428.  Cut =    16283.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16283.  T =     0.00 sec
A:  Del =   10.00.  Ar =    1271.0.  Edge =     4427.  Cut =    16173.  T =     0.01 sec
E:  Del =   10.00.  Ar =    1270.0.  Edge =     4424.  Cut =    16173.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %
Peak memory: 35807232 bytes

[2021-11-24 13:34:12,257]mapper_test.py:160:[INFO]: area: 1270 level: 10
[2021-11-24 13:34:12,258]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:15,393]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
Mapping time: 0.003631 secs
Mapping time: 0.00436 secs
	Report mapping result:
		klut_size()     :2279
		klut.num_gates():2037
		max delay       :10
		max area        :2037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :597
		LUT fanins:4	 numbers :918
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v
	Peak memory: 17649664 bytes

[2021-11-24 13:34:15,394]mapper_test.py:228:[INFO]: area: 2037 level: 10
