{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Running the test suite"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "You might have to clean the cache from a previous test run:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "! py3clean ."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "py.test-3\n",
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.7.3, pytest-3.10.1, py-1.7.0, pluggy-0.8.0\n",
      "rootdir: /home/pyosys/src/myhdl-local, inifile:\n",
      "collected 52 items                                                             \u001b[0m\n",
      "\n",
      "test_blackbox.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                    [  7%]\u001b[0m\n",
      "test_fsm.py \u001b[32m.\u001b[0m\u001b[31mF\u001b[0m\u001b[36m                                                           [ 11%]\u001b[0m\n",
      "test_general.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[33ms\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                   [ 23%]\u001b[0m\n",
      "test_hierarchy.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                  [ 32%]\u001b[0m\n",
      "test_interface.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                    [ 38%]\u001b[0m\n",
      "test_memory.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                      [ 46%]\u001b[0m\n",
      "test_resize.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                             [ 71%]\u001b[0m\n",
      "test_simple.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                             [ 96%]\u001b[0m\n",
      "test_stimulus.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                      [100%]\u001b[0m\n",
      "\n",
      "=================================== FAILURES ===================================\n",
      "\u001b[31m\u001b[1m________________________ test_fsm_yet_incomplete[uut0] _________________________\u001b[0m\n",
      "\n",
      "uut = <myhdl._block.block object at 0x7f9e2ca83f98>\n",
      "\n",
      "\u001b[1m    @pytest.mark.parametrize(\"uut\", UUT_LIST_FAIL)\u001b[0m\n",
      "\u001b[1m    def test_fsm_yet_incomplete(uut):\u001b[0m\n",
      "\u001b[1m        arst = False\u001b[0m\n",
      "\u001b[1m        run_conversion(uut, arst, None, False) # No wrapper, no display\u001b[0m\n",
      "\u001b[1m>       run_tb(tb_unit(uut, mapped_uut, arst), 20000)\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_fsm.py\u001b[0m:111: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:148: in run_tb\n",
      "\u001b[1m    tb.run_sim(cycles)\u001b[0m\n",
      "\u001b[1m\u001b[31m/home/pyosys/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_block.py\u001b[0m:407: in run_sim\n",
      "\u001b[1m    self.sim.run(duration, quiet)\u001b[0m\n",
      "\u001b[1m\u001b[31m/home/pyosys/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_Simulation.py\u001b[0m:162: in run\n",
      "\u001b[1m    waiter.next(waiters, actives, exc)\u001b[0m\n",
      "\u001b[1m\u001b[31m/home/pyosys/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/_Waiter.py\u001b[0m:68: in next\n",
      "\u001b[1m    clause = next(self.generator)\u001b[0m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "\u001b[1m    @instance\u001b[0m\n",
      "\u001b[1m    def stimulus():\u001b[0m\n",
      "\u001b[1m    \t# errcount = 0\u001b[0m\n",
      "\u001b[1m    \treset.next = 1\u001b[0m\n",
      "\u001b[1m    \tyield(delay(200))\u001b[0m\n",
      "\u001b[1m    \treset.next = 0\u001b[0m\n",
      "\u001b[1m    \twhile 1:\u001b[0m\n",
      "\u001b[1m    \t\tyield clk.posedge\u001b[0m\n",
      "\u001b[1m    \t\tprint(dout, debug, \" --- \", do_syn, debug_syn)\u001b[0m\n",
      "\u001b[1m    \t\tif dout != do_syn or debug != debug_syn:\u001b[0m\n",
      "\u001b[1m    \t\t\tyield clk.posedge\u001b[0m\n",
      "\u001b[1m    \t\t\tyield clk.posedge\u001b[0m\n",
      "\u001b[1m    \t\t\tyield clk.posedge\u001b[0m\n",
      "\u001b[1m>   \t\t\traise ValueError(\"Simulation mismatch\")\u001b[0m\n",
      "\u001b[1m\u001b[31mE      ValueError: Simulation mismatch\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:76: ValueError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "Setting context <myhdl.conversion.yshelper.Design object at 0x7f9e2c81f278>\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'simple_fsm_implicit_else'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m simple_fsm_implicit_else_1_1_1_8_1\n",
      "============================================================================\n",
      "CONVERT_RTL instance 'simple_fsm_implicit_else' \n",
      "CONVERT_RTL tree >>>>>> 'SIMPLE_FSM_IMPLICIT_ELSE_FSM' \n",
      "\u001b[32mSYMBOLS\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 SIMPLE_FSM_IMPLICIT_ELSE_FSM\n",
      "\u001b[32m-------\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:74 <_ast.Assign object at 0x7f9e2c81f860>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:74 sig: 'debug'\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:74 assign 'debug' to preassigned Port debug size 1\n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:75 <_ast.If object at 0x7f9e2c81fb38>\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:75 If\n",
      "\u001b[7;31mNOTICE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:75 call compare attr\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:75 Compare\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 Eq\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 If\n",
      "\u001b[7;31mNOTICE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 call compare attr\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 Compare\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 Eq\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:77 sig: 'state'\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:77 assign 'state' to preassigned Port state size 2\n",
      "\u001b[32m-- IF --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 handle test <_ast.Compare object at 0x7f9e2c81fc18>\n",
      "\u001b[32m\n",
      "-- CASEMAP --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 multiplexer map output:\n",
      "\u001b[7;34mINSERT NEW OUTPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 state\n",
      "\u001b[32m-- CASEMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 \n",
      "\n",
      "\n",
      "\u001b[32m\n",
      "\n",
      "-- MUXMAP --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 multiplexer map output:\n",
      "\u001b[32m-- MUXMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 \n",
      "\n",
      "\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:78 If\n",
      "\u001b[7;31mNOTICE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:78 call compare attr\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:78 Compare\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 Eq\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 If\n",
      "\u001b[7;31mNOTICE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 call compare attr\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 Compare\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 Eq\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:80 sig: 'state'\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:80 assign 'state' to preassigned Port state size 2\n",
      "\u001b[32m-- IF --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 handle test <_ast.Compare object at 0x7f9e2c886ba8>\n",
      "\u001b[32m\n",
      "-- CASEMAP --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 multiplexer map output:\n",
      "\u001b[7;34mINSERT NEW OUTPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 state\n",
      "\u001b[32m-- CASEMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 \n",
      "\n",
      "\n",
      "\u001b[32m\n",
      "\n",
      "-- MUXMAP --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 multiplexer map output:\n",
      "\u001b[32m-- MUXMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 \n",
      "\n",
      "\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 If\n",
      "\u001b[7;31mNOTICE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 call compare attr\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 Compare\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 Eq\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:82 sig: 'debug'\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:82 assign 'debug' to preassigned Port debug size 1\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:83 sig: 'state'\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:83 assign 'state' to preassigned Port state size 2\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 If\n",
      "\u001b[7;31mNOTICE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 call compare attr\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 Compare\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 Gt\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:86 sig: 'state'\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:86 assign 'state' to preassigned Port state size 2\n",
      "\u001b[32m-- IF --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 handle test <_ast.Compare object at 0x7f9e2c7f58d0>\n",
      "\u001b[32m\n",
      "-- CASEMAP --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 multiplexer map output:\n",
      "\u001b[7;34mINSERT NEW OUTPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 state\n",
      "\u001b[32m-- CASEMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 \n",
      "\n",
      "\n",
      "\u001b[32m\n",
      "\n",
      "-- MUXMAP --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 multiplexer map output:\n",
      "\u001b[32m-- MUXMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 \n",
      "\n",
      "\n",
      "\u001b[7;31mWARN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 no fullcase attr in sync process\n",
      "\u001b[7;31mWARN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:78 no fullcase attr in sync process\n",
      "\u001b[32mCASE[0]\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:75 \n",
      "\u001b[7;35mVISIT_MUX_NODE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:76 \n",
      "\u001b[32m\n",
      "-- CASEMAP PMUX --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 parallel multiplexer map output:\n",
      "\u001b[32m-- CASEMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 \n",
      "\n",
      "\n",
      "\u001b[32mCASE[1]\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:78 \n",
      "\u001b[7;35mVISIT_MUX_NODE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:79 \n",
      "\u001b[32m\n",
      "-- CASEMAP PMUX --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 parallel multiplexer map output:\n",
      "\u001b[32m-- CASEMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 \n",
      "\n",
      "\n",
      "\u001b[32mCASE[2]\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 \n",
      "\u001b[32m\n",
      "-- CASEMAP PMUX --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 parallel multiplexer map output:\n",
      "\u001b[32m-- CASEMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:71 \n",
      "\n",
      "\n",
      "\u001b[7;35mVISIT_MUX_NODE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:85 \n",
      "\u001b[7;34mMUX_INPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 create mux input state type <class 'pyosys.libyosys.SigSpec'>\n",
      "\u001b[7;34mMUX_INPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 create mux input state type <class 'pyosys.libyosys.SigSpec'>\n",
      "\u001b[7;34mMUX_INPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 create mux input state type <class 'pyosys.libyosys.SigSpec'>\n",
      "\u001b[7;34mMUX_INPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 create mux input state type <class 'pyosys.libyosys.SigSpec'>\n",
      "\u001b[7;34mMUX_INPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 create mux input debug type <class 'pyosys.libyosys.SigSpec'>\n",
      "\u001b[7;34mMUX_INPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:81 create mux input debug type <class 'pyosys.libyosys.SigSpec'>\n",
      "CONVERT_RTL tree >>>>>> 'SIMPLE_FSM_IMPLICIT_ELSE_ASSIGN' \n",
      "\u001b[32mSYMBOLS\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:87 SIMPLE_FSM_IMPLICIT_ELSE_ASSIGN\n",
      "\u001b[32m-------\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:87 \n",
      "\u001b[32mSTMT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:90 <_ast.Assign object at 0x7f9e2c832710>\n",
      "\u001b[32mSTMT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:91 <_ast.Assign object at 0x7f9e2c832ba8>\n",
      "\u001b[7;31mNOTICE\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:91 call compare attr\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:91 Compare\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_fsm.py:87 Eq\n",
      "============================================================================\n",
      "VISIT INSTANCES\n",
      "++++++++  up_counter_1_1_1_8  ++++++++\n",
      "PASSIVE wire clk <- clk\n",
      "PASSIVE wire ce <- ce\n",
      "ACTIVE wire cr -> reset\n",
      "ACTIVE wire counter -> counter\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'up_counter_1_0'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m up_counter_1_1_1_8\n",
      "============================================================================\n",
      "CONVERT_RTL instance 'up_counter_1_0' \n",
      "CONVERT_RTL tree >>>>>> 'SIMPLE_FSM_IMPLICIT_ELSE_UP_COUNTER_1_0_WORKER' \n",
      "\u001b[32mSYMBOLS\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:11 SIMPLE_FSM_IMPLICIT_ELSE_UP_COUNTER_1_0_WORKER\n",
      "\u001b[32m-------\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:11 \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:14 <_ast.If object at 0x7f9e2c832518>\n",
      "\u001b[7;30mVISIT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:14 If\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:15 sig: 'counter'\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:15 assign 'counter' to preassigned Port counter size 8\n",
      "\u001b[7;31mTRUNC\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:15 Implicit carry truncate: counter[8:], src[9:]\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:17 sig: 'counter'\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:17 assign 'counter' to preassigned Port counter size 8\n",
      "\u001b[32m-- IF --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:14 handle test <_ast.Name object at 0x7f9e2c8321d0>\n",
      "\u001b[32m\n",
      "-- CASEMAP --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:14 multiplexer map output:\n",
      "\u001b[7;34mINSERT NEW OUTPUT\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:14 counter\n",
      "\u001b[32m-- CASEMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:14 \n",
      "\n",
      "\n",
      "\u001b[32m\n",
      "\n",
      "-- MUXMAP --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:14 multiplexer map output:\n",
      "\u001b[32m-- MUXMAP END --\u001b[0m: /home/pyosys/src/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:14 \n",
      "\n",
      "\n",
      "============================================================================\n",
      "VISIT INSTANCES\n",
      "DONE instancing submodules\n",
      "Dumping module `$lfsr8_1_1_1_c0_8'.\n",
      "Dumping module `$up_counter_1_1_1_8'.\n",
      "Dumping module `\\complex_fsm'.\n",
      "\n",
      "-- Running command `hierarchy -top $simple_fsm_implicit_else_1_1_1_8_1' --\n",
      "\n",
      "19. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "19.1. Analyzing design hierarchy..\n",
      "Top module:  $simple_fsm_implicit_else_1_1_1_8_1\n",
      "Used module:     $up_counter_1_1_1_8\n",
      "\n",
      "19.2. Analyzing design hierarchy..\n",
      "Top module:  $simple_fsm_implicit_else_1_1_1_8_1\n",
      "Used module:     $up_counter_1_1_1_8\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "20. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `write_verilog simple_fsm_implicit_else_mapped.v' --\n",
      "\n",
      "21. Executing Verilog backend.\n",
      "00 False  ---  00 False\n",
      "00 False  ---  00 1\n",
      "VCD info: dumpfile simple_fsm_implicit_else.vcd opened for output.\n",
      "\u001b[31m\u001b[1m========== 1 failed, 43 passed, 1 skipped, 7 xfailed in 11.60 seconds ==========\u001b[0m\n",
      "Dumping module `$dummy_driver_1_8'.\n",
      "Dumping module `\\stimulus_assert'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: *** [Makefile:4: yosys] Error 1\r\n"
     ]
    }
   ],
   "source": [
    "! cd ../../myhdl/test/conversion/toYosys && make"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
