|memory_test
address[0] => memory:memoria.address[0]
address[1] => memory:memoria.address[1]
address[2] => memory:memoria.address[2]
address[3] => memory:memoria.address[3]
address[4] => memory:memoria.address[4]
address[5] => memory:memoria.address[5]
address[6] => memory:memoria.address[6]
address[7] => memory:memoria.address[7]
data_in[0] => memory:memoria.data_in[0]
data_in[1] => memory:memoria.data_in[1]
data_in[2] => memory:memoria.data_in[2]
data_in[3] => memory:memoria.data_in[3]
data_in[4] => memory:memoria.data_in[4]
data_in[5] => memory:memoria.data_in[5]
data_in[6] => memory:memoria.data_in[6]
data_in[7] => memory:memoria.data_in[7]
writes => memory:memoria.writes
CLOCK_50 => memory:memoria.CLOCK_50
reset => memory:memoria.reset
HEX0[0] <= deco7segV1:S0.HEX[0]
HEX0[1] <= deco7segV1:S0.HEX[1]
HEX0[2] <= deco7segV1:S0.HEX[2]
HEX0[3] <= deco7segV1:S0.HEX[3]
HEX0[4] <= deco7segV1:S0.HEX[4]
HEX0[5] <= deco7segV1:S0.HEX[5]
HEX0[6] <= deco7segV1:S0.HEX[6]
HEX0[7] <= deco7segV1:S0.HEX[7]
HEX1[0] <= deco7segV1:S1.HEX[0]
HEX1[1] <= deco7segV1:S1.HEX[1]
HEX1[2] <= deco7segV1:S1.HEX[2]
HEX1[3] <= deco7segV1:S1.HEX[3]
HEX1[4] <= deco7segV1:S1.HEX[4]
HEX1[5] <= deco7segV1:S1.HEX[5]
HEX1[6] <= deco7segV1:S1.HEX[6]
HEX1[7] <= deco7segV1:S1.HEX[7]
port_in_00[0] => memory:memoria.port_in_00[0]
port_in_00[1] => memory:memoria.port_in_00[1]
port_in_00[2] => memory:memoria.port_in_00[2]
port_in_00[3] => memory:memoria.port_in_00[3]
port_in_00[4] => memory:memoria.port_in_00[4]
port_in_00[5] => memory:memoria.port_in_00[5]
port_in_00[6] => memory:memoria.port_in_00[6]
port_in_00[7] => memory:memoria.port_in_00[7]
port_in_01[0] => memory:memoria.port_in_01[0]
port_in_01[1] => memory:memoria.port_in_01[1]
port_in_01[2] => memory:memoria.port_in_01[2]
port_in_01[3] => memory:memoria.port_in_01[3]
port_in_01[4] => memory:memoria.port_in_01[4]
port_in_01[5] => memory:memoria.port_in_01[5]
port_in_01[6] => memory:memoria.port_in_01[6]
port_in_01[7] => memory:memoria.port_in_01[7]
port_in_02[0] => memory:memoria.port_in_02[0]
port_in_02[1] => memory:memoria.port_in_02[1]
port_in_02[2] => memory:memoria.port_in_02[2]
port_in_02[3] => memory:memoria.port_in_02[3]
port_in_02[4] => memory:memoria.port_in_02[4]
port_in_02[5] => memory:memoria.port_in_02[5]
port_in_02[6] => memory:memoria.port_in_02[6]
port_in_02[7] => memory:memoria.port_in_02[7]
port_in_03[0] => memory:memoria.port_in_03[0]
port_in_03[1] => memory:memoria.port_in_03[1]
port_in_03[2] => memory:memoria.port_in_03[2]
port_in_03[3] => memory:memoria.port_in_03[3]
port_in_03[4] => memory:memoria.port_in_03[4]
port_in_03[5] => memory:memoria.port_in_03[5]
port_in_03[6] => memory:memoria.port_in_03[6]
port_in_03[7] => memory:memoria.port_in_03[7]
port_in_04[0] => memory:memoria.port_in_04[0]
port_in_04[1] => memory:memoria.port_in_04[1]
port_in_04[2] => memory:memoria.port_in_04[2]
port_in_04[3] => memory:memoria.port_in_04[3]
port_in_04[4] => memory:memoria.port_in_04[4]
port_in_04[5] => memory:memoria.port_in_04[5]
port_in_04[6] => memory:memoria.port_in_04[6]
port_in_04[7] => memory:memoria.port_in_04[7]
port_in_05[0] => memory:memoria.port_in_05[0]
port_in_05[1] => memory:memoria.port_in_05[1]
port_in_05[2] => memory:memoria.port_in_05[2]
port_in_05[3] => memory:memoria.port_in_05[3]
port_in_05[4] => memory:memoria.port_in_05[4]
port_in_05[5] => memory:memoria.port_in_05[5]
port_in_05[6] => memory:memoria.port_in_05[6]
port_in_05[7] => memory:memoria.port_in_05[7]
port_in_06[0] => memory:memoria.port_in_06[0]
port_in_06[1] => memory:memoria.port_in_06[1]
port_in_06[2] => memory:memoria.port_in_06[2]
port_in_06[3] => memory:memoria.port_in_06[3]
port_in_06[4] => memory:memoria.port_in_06[4]
port_in_06[5] => memory:memoria.port_in_06[5]
port_in_06[6] => memory:memoria.port_in_06[6]
port_in_06[7] => memory:memoria.port_in_06[7]
port_in_07[0] => memory:memoria.port_in_07[0]
port_in_07[1] => memory:memoria.port_in_07[1]
port_in_07[2] => memory:memoria.port_in_07[2]
port_in_07[3] => memory:memoria.port_in_07[3]
port_in_07[4] => memory:memoria.port_in_07[4]
port_in_07[5] => memory:memoria.port_in_07[5]
port_in_07[6] => memory:memoria.port_in_07[6]
port_in_07[7] => memory:memoria.port_in_07[7]
port_in_08[0] => memory:memoria.port_in_08[0]
port_in_08[1] => memory:memoria.port_in_08[1]
port_in_08[2] => memory:memoria.port_in_08[2]
port_in_08[3] => memory:memoria.port_in_08[3]
port_in_08[4] => memory:memoria.port_in_08[4]
port_in_08[5] => memory:memoria.port_in_08[5]
port_in_08[6] => memory:memoria.port_in_08[6]
port_in_08[7] => memory:memoria.port_in_08[7]
port_out_00[0] <= memory:memoria.port_out_00[0]
port_out_00[1] <= memory:memoria.port_out_00[1]
port_out_00[2] <= memory:memoria.port_out_00[2]
port_out_00[3] <= memory:memoria.port_out_00[3]
port_out_00[4] <= memory:memoria.port_out_00[4]
port_out_00[5] <= memory:memoria.port_out_00[5]
port_out_00[6] <= memory:memoria.port_out_00[6]
port_out_00[7] <= memory:memoria.port_out_00[7]
port_out_01[0] <= memory:memoria.port_out_01[0]
port_out_01[1] <= memory:memoria.port_out_01[1]
port_out_01[2] <= memory:memoria.port_out_01[2]
port_out_01[3] <= memory:memoria.port_out_01[3]
port_out_01[4] <= memory:memoria.port_out_01[4]
port_out_01[5] <= memory:memoria.port_out_01[5]
port_out_01[6] <= memory:memoria.port_out_01[6]
port_out_01[7] <= memory:memoria.port_out_01[7]
port_out_02[0] <= memory:memoria.port_out_02[0]
port_out_02[1] <= memory:memoria.port_out_02[1]
port_out_02[2] <= memory:memoria.port_out_02[2]
port_out_02[3] <= memory:memoria.port_out_02[3]
port_out_02[4] <= memory:memoria.port_out_02[4]
port_out_02[5] <= memory:memoria.port_out_02[5]
port_out_02[6] <= memory:memoria.port_out_02[6]
port_out_02[7] <= memory:memoria.port_out_02[7]
port_out_03[0] <= memory:memoria.port_out_03[0]
port_out_03[1] <= memory:memoria.port_out_03[1]
port_out_03[2] <= memory:memoria.port_out_03[2]
port_out_03[3] <= memory:memoria.port_out_03[3]
port_out_03[4] <= memory:memoria.port_out_03[4]
port_out_03[5] <= memory:memoria.port_out_03[5]
port_out_03[6] <= memory:memoria.port_out_03[6]
port_out_03[7] <= memory:memoria.port_out_03[7]
port_out_04[0] <= memory:memoria.port_out_04[0]
port_out_04[1] <= memory:memoria.port_out_04[1]
port_out_04[2] <= memory:memoria.port_out_04[2]
port_out_04[3] <= memory:memoria.port_out_04[3]
port_out_04[4] <= memory:memoria.port_out_04[4]
port_out_04[5] <= memory:memoria.port_out_04[5]
port_out_04[6] <= memory:memoria.port_out_04[6]
port_out_04[7] <= memory:memoria.port_out_04[7]
port_out_05[0] <= memory:memoria.port_out_05[0]
port_out_05[1] <= memory:memoria.port_out_05[1]
port_out_05[2] <= memory:memoria.port_out_05[2]
port_out_05[3] <= memory:memoria.port_out_05[3]
port_out_05[4] <= memory:memoria.port_out_05[4]
port_out_05[5] <= memory:memoria.port_out_05[5]
port_out_05[6] <= memory:memoria.port_out_05[6]
port_out_05[7] <= memory:memoria.port_out_05[7]
port_out_06[0] <= memory:memoria.port_out_06[0]
port_out_06[1] <= memory:memoria.port_out_06[1]
port_out_06[2] <= memory:memoria.port_out_06[2]
port_out_06[3] <= memory:memoria.port_out_06[3]
port_out_06[4] <= memory:memoria.port_out_06[4]
port_out_06[5] <= memory:memoria.port_out_06[5]
port_out_06[6] <= memory:memoria.port_out_06[6]
port_out_06[7] <= memory:memoria.port_out_06[7]
port_out_07[0] <= memory:memoria.port_out_07[0]
port_out_07[1] <= memory:memoria.port_out_07[1]
port_out_07[2] <= memory:memoria.port_out_07[2]
port_out_07[3] <= memory:memoria.port_out_07[3]
port_out_07[4] <= memory:memoria.port_out_07[4]
port_out_07[5] <= memory:memoria.port_out_07[5]
port_out_07[6] <= memory:memoria.port_out_07[6]
port_out_07[7] <= memory:memoria.port_out_07[7]
port_out_08[0] <= memory:memoria.port_out_08[0]
port_out_08[1] <= memory:memoria.port_out_08[1]
port_out_08[2] <= memory:memoria.port_out_08[2]
port_out_08[3] <= memory:memoria.port_out_08[3]
port_out_08[4] <= memory:memoria.port_out_08[4]
port_out_08[5] <= memory:memoria.port_out_08[5]
port_out_08[6] <= memory:memoria.port_out_08[6]
port_out_08[7] <= memory:memoria.port_out_08[7]


|memory_test|memory:memoria
address[0] => LessThan0.IN16
address[0] => LessThan1.IN16
address[0] => LessThan2.IN16
address[0] => LessThan3.IN16
address[0] => rom_128x8_sync:rom.address[0]
address[0] => rw_96x8_sync:ram.address[0]
address[0] => puertos:entradas.address[0]
address[0] => Equal0.IN3
address[0] => Equal1.IN7
address[0] => Equal2.IN2
address[0] => Equal3.IN7
address[0] => Equal4.IN2
address[0] => Equal5.IN7
address[0] => Equal6.IN1
address[0] => Equal7.IN7
address[0] => Equal8.IN2
address[1] => LessThan0.IN15
address[1] => LessThan1.IN15
address[1] => LessThan2.IN15
address[1] => LessThan3.IN15
address[1] => rom_128x8_sync:rom.address[1]
address[1] => rw_96x8_sync:ram.address[1]
address[1] => puertos:entradas.address[1]
address[1] => Equal0.IN2
address[1] => Equal1.IN2
address[1] => Equal2.IN7
address[1] => Equal3.IN6
address[1] => Equal4.IN1
address[1] => Equal5.IN1
address[1] => Equal6.IN7
address[1] => Equal7.IN6
address[1] => Equal8.IN1
address[2] => LessThan0.IN14
address[2] => LessThan1.IN14
address[2] => LessThan2.IN14
address[2] => LessThan3.IN14
address[2] => rom_128x8_sync:rom.address[2]
address[2] => rw_96x8_sync:ram.address[2]
address[2] => puertos:entradas.address[2]
address[2] => Equal0.IN1
address[2] => Equal1.IN1
address[2] => Equal2.IN1
address[2] => Equal3.IN1
address[2] => Equal4.IN7
address[2] => Equal5.IN6
address[2] => Equal6.IN6
address[2] => Equal7.IN5
address[2] => Equal8.IN0
address[3] => LessThan0.IN13
address[3] => LessThan1.IN13
address[3] => LessThan2.IN13
address[3] => LessThan3.IN13
address[3] => rom_128x8_sync:rom.address[3]
address[3] => rw_96x8_sync:ram.address[3]
address[3] => puertos:entradas.address[3]
address[3] => Equal0.IN0
address[3] => Equal1.IN0
address[3] => Equal2.IN0
address[3] => Equal3.IN0
address[3] => Equal4.IN0
address[3] => Equal5.IN0
address[3] => Equal6.IN0
address[3] => Equal7.IN0
address[3] => Equal8.IN7
address[4] => LessThan0.IN12
address[4] => LessThan1.IN12
address[4] => LessThan2.IN12
address[4] => LessThan3.IN12
address[4] => rom_128x8_sync:rom.address[4]
address[4] => rw_96x8_sync:ram.address[4]
address[4] => puertos:entradas.address[4]
address[4] => Equal0.IN7
address[4] => Equal1.IN6
address[4] => Equal2.IN6
address[4] => Equal3.IN5
address[4] => Equal4.IN6
address[4] => Equal5.IN5
address[4] => Equal6.IN5
address[4] => Equal7.IN4
address[4] => Equal8.IN6
address[5] => LessThan0.IN11
address[5] => LessThan1.IN11
address[5] => LessThan2.IN11
address[5] => LessThan3.IN11
address[5] => rom_128x8_sync:rom.address[5]
address[5] => rw_96x8_sync:ram.address[5]
address[5] => puertos:entradas.address[5]
address[5] => Equal0.IN6
address[5] => Equal1.IN5
address[5] => Equal2.IN5
address[5] => Equal3.IN4
address[5] => Equal4.IN5
address[5] => Equal5.IN4
address[5] => Equal6.IN4
address[5] => Equal7.IN3
address[5] => Equal8.IN5
address[6] => LessThan0.IN10
address[6] => LessThan1.IN10
address[6] => LessThan2.IN10
address[6] => LessThan3.IN10
address[6] => rom_128x8_sync:rom.address[6]
address[6] => rw_96x8_sync:ram.address[6]
address[6] => puertos:entradas.address[6]
address[6] => Equal0.IN5
address[6] => Equal1.IN4
address[6] => Equal2.IN4
address[6] => Equal3.IN3
address[6] => Equal4.IN4
address[6] => Equal5.IN3
address[6] => Equal6.IN3
address[6] => Equal7.IN2
address[6] => Equal8.IN4
address[7] => LessThan0.IN9
address[7] => LessThan1.IN9
address[7] => LessThan2.IN9
address[7] => LessThan3.IN9
address[7] => rom_128x8_sync:rom.address[7]
address[7] => rw_96x8_sync:ram.address[7]
address[7] => puertos:entradas.address[7]
address[7] => Equal0.IN4
address[7] => Equal1.IN3
address[7] => Equal2.IN3
address[7] => Equal3.IN2
address[7] => Equal4.IN3
address[7] => Equal5.IN2
address[7] => Equal6.IN2
address[7] => Equal7.IN1
address[7] => Equal8.IN3
data_in[0] => rw_96x8_sync:ram.data_in[0]
data_in[0] => puertos:entradas.data_in[0]
data_in[1] => rw_96x8_sync:ram.data_in[1]
data_in[1] => puertos:entradas.data_in[1]
data_in[2] => rw_96x8_sync:ram.data_in[2]
data_in[2] => puertos:entradas.data_in[2]
data_in[3] => rw_96x8_sync:ram.data_in[3]
data_in[3] => puertos:entradas.data_in[3]
data_in[4] => rw_96x8_sync:ram.data_in[4]
data_in[4] => puertos:entradas.data_in[4]
data_in[5] => rw_96x8_sync:ram.data_in[5]
data_in[5] => puertos:entradas.data_in[5]
data_in[6] => rw_96x8_sync:ram.data_in[6]
data_in[6] => puertos:entradas.data_in[6]
data_in[7] => rw_96x8_sync:ram.data_in[7]
data_in[7] => puertos:entradas.data_in[7]
writes => rw_96x8_sync:ram.writes
writes => puertos:entradas.writes
CLOCK_50 => rom_128x8_sync:rom.CLOCK_50
CLOCK_50 => rw_96x8_sync:ram.CLOCK_50
CLOCK_50 => puertos:entradas.CLOCK_50
reset => puertos:entradas.reset
port_in_00[0] => data_out.DATAB
port_in_00[1] => data_out.DATAB
port_in_00[2] => data_out.DATAB
port_in_00[3] => data_out.DATAB
port_in_00[4] => data_out.DATAB
port_in_00[5] => data_out.DATAB
port_in_00[6] => data_out.DATAB
port_in_00[7] => data_out.DATAB
port_in_01[0] => data_out.DATAB
port_in_01[1] => data_out.DATAB
port_in_01[2] => data_out.DATAB
port_in_01[3] => data_out.DATAB
port_in_01[4] => data_out.DATAB
port_in_01[5] => data_out.DATAB
port_in_01[6] => data_out.DATAB
port_in_01[7] => data_out.DATAB
port_in_02[0] => data_out.DATAB
port_in_02[1] => data_out.DATAB
port_in_02[2] => data_out.DATAB
port_in_02[3] => data_out.DATAB
port_in_02[4] => data_out.DATAB
port_in_02[5] => data_out.DATAB
port_in_02[6] => data_out.DATAB
port_in_02[7] => data_out.DATAB
port_in_03[0] => data_out.DATAB
port_in_03[1] => data_out.DATAB
port_in_03[2] => data_out.DATAB
port_in_03[3] => data_out.DATAB
port_in_03[4] => data_out.DATAB
port_in_03[5] => data_out.DATAB
port_in_03[6] => data_out.DATAB
port_in_03[7] => data_out.DATAB
port_in_04[0] => data_out.DATAB
port_in_04[1] => data_out.DATAB
port_in_04[2] => data_out.DATAB
port_in_04[3] => data_out.DATAB
port_in_04[4] => data_out.DATAB
port_in_04[5] => data_out.DATAB
port_in_04[6] => data_out.DATAB
port_in_04[7] => data_out.DATAB
port_in_05[0] => data_out.DATAB
port_in_05[1] => data_out.DATAB
port_in_05[2] => data_out.DATAB
port_in_05[3] => data_out.DATAB
port_in_05[4] => data_out.DATAB
port_in_05[5] => data_out.DATAB
port_in_05[6] => data_out.DATAB
port_in_05[7] => data_out.DATAB
port_in_06[0] => data_out.DATAB
port_in_06[1] => data_out.DATAB
port_in_06[2] => data_out.DATAB
port_in_06[3] => data_out.DATAB
port_in_06[4] => data_out.DATAB
port_in_06[5] => data_out.DATAB
port_in_06[6] => data_out.DATAB
port_in_06[7] => data_out.DATAB
port_in_07[0] => data_out.DATAB
port_in_07[1] => data_out.DATAB
port_in_07[2] => data_out.DATAB
port_in_07[3] => data_out.DATAB
port_in_07[4] => data_out.DATAB
port_in_07[5] => data_out.DATAB
port_in_07[6] => data_out.DATAB
port_in_07[7] => data_out.DATAB
port_in_08[0] => data_out.DATAB
port_in_08[1] => data_out.DATAB
port_in_08[2] => data_out.DATAB
port_in_08[3] => data_out.DATAB
port_in_08[4] => data_out.DATAB
port_in_08[5] => data_out.DATAB
port_in_08[6] => data_out.DATAB
port_in_08[7] => data_out.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[0] <= puertos:entradas.port_out_00[0]
port_out_00[1] <= puertos:entradas.port_out_00[1]
port_out_00[2] <= puertos:entradas.port_out_00[2]
port_out_00[3] <= puertos:entradas.port_out_00[3]
port_out_00[4] <= puertos:entradas.port_out_00[4]
port_out_00[5] <= puertos:entradas.port_out_00[5]
port_out_00[6] <= puertos:entradas.port_out_00[6]
port_out_00[7] <= puertos:entradas.port_out_00[7]
port_out_01[0] <= puertos:entradas.port_out_01[0]
port_out_01[1] <= puertos:entradas.port_out_01[1]
port_out_01[2] <= puertos:entradas.port_out_01[2]
port_out_01[3] <= puertos:entradas.port_out_01[3]
port_out_01[4] <= puertos:entradas.port_out_01[4]
port_out_01[5] <= puertos:entradas.port_out_01[5]
port_out_01[6] <= puertos:entradas.port_out_01[6]
port_out_01[7] <= puertos:entradas.port_out_01[7]
port_out_02[0] <= puertos:entradas.port_out_02[0]
port_out_02[1] <= puertos:entradas.port_out_02[1]
port_out_02[2] <= puertos:entradas.port_out_02[2]
port_out_02[3] <= puertos:entradas.port_out_02[3]
port_out_02[4] <= puertos:entradas.port_out_02[4]
port_out_02[5] <= puertos:entradas.port_out_02[5]
port_out_02[6] <= puertos:entradas.port_out_02[6]
port_out_02[7] <= puertos:entradas.port_out_02[7]
port_out_03[0] <= puertos:entradas.port_out_03[0]
port_out_03[1] <= puertos:entradas.port_out_03[1]
port_out_03[2] <= puertos:entradas.port_out_03[2]
port_out_03[3] <= puertos:entradas.port_out_03[3]
port_out_03[4] <= puertos:entradas.port_out_03[4]
port_out_03[5] <= puertos:entradas.port_out_03[5]
port_out_03[6] <= puertos:entradas.port_out_03[6]
port_out_03[7] <= puertos:entradas.port_out_03[7]
port_out_04[0] <= puertos:entradas.port_out_04[0]
port_out_04[1] <= puertos:entradas.port_out_04[1]
port_out_04[2] <= puertos:entradas.port_out_04[2]
port_out_04[3] <= puertos:entradas.port_out_04[3]
port_out_04[4] <= puertos:entradas.port_out_04[4]
port_out_04[5] <= puertos:entradas.port_out_04[5]
port_out_04[6] <= puertos:entradas.port_out_04[6]
port_out_04[7] <= puertos:entradas.port_out_04[7]
port_out_05[0] <= puertos:entradas.port_out_05[0]
port_out_05[1] <= puertos:entradas.port_out_05[1]
port_out_05[2] <= puertos:entradas.port_out_05[2]
port_out_05[3] <= puertos:entradas.port_out_05[3]
port_out_05[4] <= puertos:entradas.port_out_05[4]
port_out_05[5] <= puertos:entradas.port_out_05[5]
port_out_05[6] <= puertos:entradas.port_out_05[6]
port_out_05[7] <= puertos:entradas.port_out_05[7]
port_out_06[0] <= puertos:entradas.port_out_06[0]
port_out_06[1] <= puertos:entradas.port_out_06[1]
port_out_06[2] <= puertos:entradas.port_out_06[2]
port_out_06[3] <= puertos:entradas.port_out_06[3]
port_out_06[4] <= puertos:entradas.port_out_06[4]
port_out_06[5] <= puertos:entradas.port_out_06[5]
port_out_06[6] <= puertos:entradas.port_out_06[6]
port_out_06[7] <= puertos:entradas.port_out_06[7]
port_out_07[0] <= puertos:entradas.port_out_07[0]
port_out_07[1] <= puertos:entradas.port_out_07[1]
port_out_07[2] <= puertos:entradas.port_out_07[2]
port_out_07[3] <= puertos:entradas.port_out_07[3]
port_out_07[4] <= puertos:entradas.port_out_07[4]
port_out_07[5] <= puertos:entradas.port_out_07[5]
port_out_07[6] <= puertos:entradas.port_out_07[6]
port_out_07[7] <= puertos:entradas.port_out_07[7]
port_out_08[0] <= puertos:entradas.port_out_08[0]
port_out_08[1] <= puertos:entradas.port_out_08[1]
port_out_08[2] <= puertos:entradas.port_out_08[2]
port_out_08[3] <= puertos:entradas.port_out_08[3]
port_out_08[4] <= puertos:entradas.port_out_08[4]
port_out_08[5] <= puertos:entradas.port_out_08[5]
port_out_08[6] <= puertos:entradas.port_out_08[6]
port_out_08[7] <= puertos:entradas.port_out_08[7]


|memory_test|memory:memoria|rom_128x8_sync:rom
address[0] => Mux1.IN134
address[0] => Mux2.IN134
address[0] => Mux3.IN134
address[0] => Mux4.IN134
address[0] => Mux5.IN69
address[0] => Mux6.IN134
address[1] => Mux1.IN133
address[1] => Mux2.IN133
address[1] => Mux3.IN133
address[1] => Mux4.IN133
address[1] => Mux6.IN133
address[2] => Mux0.IN36
address[2] => Mux1.IN132
address[2] => Mux2.IN132
address[2] => Mux3.IN132
address[2] => Mux4.IN132
address[2] => Mux5.IN68
address[2] => Mux6.IN132
address[3] => Mux0.IN35
address[3] => Mux1.IN131
address[3] => Mux2.IN131
address[3] => Mux3.IN131
address[3] => Mux4.IN131
address[3] => Mux5.IN67
address[3] => Mux6.IN131
address[4] => Mux0.IN34
address[4] => Mux1.IN130
address[4] => Mux2.IN130
address[4] => Mux3.IN130
address[4] => Mux4.IN130
address[4] => Mux5.IN66
address[4] => Mux6.IN130
address[5] => Mux0.IN33
address[5] => Mux1.IN129
address[5] => Mux2.IN129
address[5] => Mux3.IN129
address[5] => Mux4.IN129
address[5] => Mux5.IN65
address[5] => Mux6.IN129
address[6] => Mux0.IN32
address[6] => Mux1.IN128
address[6] => Mux2.IN128
address[6] => Mux3.IN128
address[6] => Mux4.IN128
address[6] => Mux5.IN64
address[6] => Mux6.IN128
address[7] => ~NO_FANOUT~
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => data_out[0]~reg0.CLK
CLOCK_50 => data_out[1]~reg0.CLK
CLOCK_50 => data_out[2]~reg0.CLK
CLOCK_50 => data_out[3]~reg0.CLK
CLOCK_50 => data_out[4]~reg0.CLK
CLOCK_50 => data_out[5]~reg0.CLK
CLOCK_50 => data_out[6]~reg0.CLK
CLOCK_50 => data_out[7]~reg0.CLK


|memory_test|memory:memoria|rw_96x8_sync:ram
address[0] => LessThan0.IN16
address[0] => LessThan1.IN16
address[0] => RW~7.DATAIN
address[0] => RW.WADDR
address[0] => RW.RADDR
address[1] => LessThan0.IN15
address[1] => LessThan1.IN15
address[1] => RW~6.DATAIN
address[1] => RW.WADDR1
address[1] => RW.RADDR1
address[2] => LessThan0.IN14
address[2] => LessThan1.IN14
address[2] => RW~5.DATAIN
address[2] => RW.WADDR2
address[2] => RW.RADDR2
address[3] => LessThan0.IN13
address[3] => LessThan1.IN13
address[3] => RW~4.DATAIN
address[3] => RW.WADDR3
address[3] => RW.RADDR3
address[4] => LessThan0.IN12
address[4] => LessThan1.IN12
address[4] => RW~3.DATAIN
address[4] => RW.WADDR4
address[4] => RW.RADDR4
address[5] => LessThan0.IN11
address[5] => LessThan1.IN11
address[5] => RW~2.DATAIN
address[5] => RW.WADDR5
address[5] => RW.RADDR5
address[6] => LessThan0.IN10
address[6] => LessThan1.IN10
address[6] => RW~1.DATAIN
address[6] => RW.WADDR6
address[6] => RW.RADDR6
address[7] => LessThan0.IN9
address[7] => LessThan1.IN9
address[7] => RW~0.DATAIN
address[7] => RW.WADDR7
address[7] => RW.RADDR7
data_in[0] => RW~15.DATAIN
data_in[0] => RW.DATAIN
data_in[1] => RW~14.DATAIN
data_in[1] => RW.DATAIN1
data_in[2] => RW~13.DATAIN
data_in[2] => RW.DATAIN2
data_in[3] => RW~12.DATAIN
data_in[3] => RW.DATAIN3
data_in[4] => RW~11.DATAIN
data_in[4] => RW.DATAIN4
data_in[5] => RW~10.DATAIN
data_in[5] => RW.DATAIN5
data_in[6] => RW~9.DATAIN
data_in[6] => RW.DATAIN6
data_in[7] => RW~8.DATAIN
data_in[7] => RW.DATAIN7
writes => memory.IN1
writes => memory.IN1
CLOCK_50 => RW~16.CLK
CLOCK_50 => RW~0.CLK
CLOCK_50 => RW~1.CLK
CLOCK_50 => RW~2.CLK
CLOCK_50 => RW~3.CLK
CLOCK_50 => RW~4.CLK
CLOCK_50 => RW~5.CLK
CLOCK_50 => RW~6.CLK
CLOCK_50 => RW~7.CLK
CLOCK_50 => RW~8.CLK
CLOCK_50 => RW~9.CLK
CLOCK_50 => RW~10.CLK
CLOCK_50 => RW~11.CLK
CLOCK_50 => RW~12.CLK
CLOCK_50 => RW~13.CLK
CLOCK_50 => RW~14.CLK
CLOCK_50 => RW~15.CLK
CLOCK_50 => data_out[0]~reg0.CLK
CLOCK_50 => data_out[1]~reg0.CLK
CLOCK_50 => data_out[2]~reg0.CLK
CLOCK_50 => data_out[3]~reg0.CLK
CLOCK_50 => data_out[4]~reg0.CLK
CLOCK_50 => data_out[5]~reg0.CLK
CLOCK_50 => data_out[6]~reg0.CLK
CLOCK_50 => data_out[7]~reg0.CLK
CLOCK_50 => RW.CLK0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_test|memory:memoria|puertos:entradas
address[0] => Equal0.IN4
address[0] => Equal1.IN7
address[0] => Equal2.IN3
address[0] => Equal3.IN7
address[0] => Equal4.IN3
address[0] => Equal5.IN7
address[0] => Equal6.IN2
address[0] => Equal7.IN7
address[0] => Equal8.IN3
address[1] => Equal0.IN3
address[1] => Equal1.IN3
address[1] => Equal2.IN7
address[1] => Equal3.IN6
address[1] => Equal4.IN2
address[1] => Equal5.IN2
address[1] => Equal6.IN7
address[1] => Equal7.IN6
address[1] => Equal8.IN2
address[2] => Equal0.IN2
address[2] => Equal1.IN2
address[2] => Equal2.IN2
address[2] => Equal3.IN2
address[2] => Equal4.IN7
address[2] => Equal5.IN6
address[2] => Equal6.IN6
address[2] => Equal7.IN5
address[2] => Equal8.IN1
address[3] => Equal0.IN1
address[3] => Equal1.IN1
address[3] => Equal2.IN1
address[3] => Equal3.IN1
address[3] => Equal4.IN1
address[3] => Equal5.IN1
address[3] => Equal6.IN1
address[3] => Equal7.IN1
address[3] => Equal8.IN7
address[4] => Equal0.IN0
address[4] => Equal1.IN0
address[4] => Equal2.IN0
address[4] => Equal3.IN0
address[4] => Equal4.IN0
address[4] => Equal5.IN0
address[4] => Equal6.IN0
address[4] => Equal7.IN0
address[4] => Equal8.IN0
address[5] => Equal0.IN7
address[5] => Equal1.IN6
address[5] => Equal2.IN6
address[5] => Equal3.IN5
address[5] => Equal4.IN6
address[5] => Equal5.IN5
address[5] => Equal6.IN5
address[5] => Equal7.IN4
address[5] => Equal8.IN6
address[6] => Equal0.IN6
address[6] => Equal1.IN5
address[6] => Equal2.IN5
address[6] => Equal3.IN4
address[6] => Equal4.IN5
address[6] => Equal5.IN4
address[6] => Equal6.IN4
address[6] => Equal7.IN3
address[6] => Equal8.IN5
address[7] => Equal0.IN5
address[7] => Equal1.IN4
address[7] => Equal2.IN4
address[7] => Equal3.IN3
address[7] => Equal4.IN4
address[7] => Equal5.IN3
address[7] => Equal6.IN3
address[7] => Equal7.IN2
address[7] => Equal8.IN4
data_in[0] => port_out_00[0]~reg0.DATAIN
data_in[0] => port_out_01[0]~reg0.DATAIN
data_in[0] => port_out_02[0]~reg0.DATAIN
data_in[0] => port_out_03[0]~reg0.DATAIN
data_in[0] => port_out_04[0]~reg0.DATAIN
data_in[0] => port_out_05[0]~reg0.DATAIN
data_in[0] => port_out_06[0]~reg0.DATAIN
data_in[0] => port_out_08[0]~reg0.DATAIN
data_in[0] => port_out_07[0]~reg0.DATAIN
data_in[1] => port_out_00[1]~reg0.DATAIN
data_in[1] => port_out_01[1]~reg0.DATAIN
data_in[1] => port_out_02[1]~reg0.DATAIN
data_in[1] => port_out_03[1]~reg0.DATAIN
data_in[1] => port_out_04[1]~reg0.DATAIN
data_in[1] => port_out_05[1]~reg0.DATAIN
data_in[1] => port_out_06[1]~reg0.DATAIN
data_in[1] => port_out_07[1]~reg0.DATAIN
data_in[1] => port_out_08[1]~reg0.DATAIN
data_in[2] => port_out_00[2]~reg0.DATAIN
data_in[2] => port_out_01[2]~reg0.DATAIN
data_in[2] => port_out_02[2]~reg0.DATAIN
data_in[2] => port_out_03[2]~reg0.DATAIN
data_in[2] => port_out_04[2]~reg0.DATAIN
data_in[2] => port_out_05[2]~reg0.DATAIN
data_in[2] => port_out_06[2]~reg0.DATAIN
data_in[2] => port_out_07[2]~reg0.DATAIN
data_in[2] => port_out_08[2]~reg0.DATAIN
data_in[3] => port_out_00[3]~reg0.DATAIN
data_in[3] => port_out_01[3]~reg0.DATAIN
data_in[3] => port_out_02[3]~reg0.DATAIN
data_in[3] => port_out_03[3]~reg0.DATAIN
data_in[3] => port_out_04[3]~reg0.DATAIN
data_in[3] => port_out_05[3]~reg0.DATAIN
data_in[3] => port_out_06[3]~reg0.DATAIN
data_in[3] => port_out_07[3]~reg0.DATAIN
data_in[3] => port_out_08[3]~reg0.DATAIN
data_in[4] => port_out_00[4]~reg0.DATAIN
data_in[4] => port_out_01[4]~reg0.DATAIN
data_in[4] => port_out_02[4]~reg0.DATAIN
data_in[4] => port_out_03[4]~reg0.DATAIN
data_in[4] => port_out_04[4]~reg0.DATAIN
data_in[4] => port_out_05[4]~reg0.DATAIN
data_in[4] => port_out_06[4]~reg0.DATAIN
data_in[4] => port_out_07[4]~reg0.DATAIN
data_in[4] => port_out_08[4]~reg0.DATAIN
data_in[5] => port_out_00[5]~reg0.DATAIN
data_in[5] => port_out_01[5]~reg0.DATAIN
data_in[5] => port_out_02[5]~reg0.DATAIN
data_in[5] => port_out_03[5]~reg0.DATAIN
data_in[5] => port_out_04[5]~reg0.DATAIN
data_in[5] => port_out_05[5]~reg0.DATAIN
data_in[5] => port_out_06[5]~reg0.DATAIN
data_in[5] => port_out_07[5]~reg0.DATAIN
data_in[5] => port_out_08[5]~reg0.DATAIN
data_in[6] => port_out_00[6]~reg0.DATAIN
data_in[6] => port_out_01[6]~reg0.DATAIN
data_in[6] => port_out_02[6]~reg0.DATAIN
data_in[6] => port_out_03[6]~reg0.DATAIN
data_in[6] => port_out_04[6]~reg0.DATAIN
data_in[6] => port_out_05[6]~reg0.DATAIN
data_in[6] => port_out_06[6]~reg0.DATAIN
data_in[6] => port_out_07[6]~reg0.DATAIN
data_in[6] => port_out_08[6]~reg0.DATAIN
data_in[7] => port_out_00[7]~reg0.DATAIN
data_in[7] => port_out_01[7]~reg0.DATAIN
data_in[7] => port_out_02[7]~reg0.DATAIN
data_in[7] => port_out_03[7]~reg0.DATAIN
data_in[7] => port_out_04[7]~reg0.DATAIN
data_in[7] => port_out_05[7]~reg0.DATAIN
data_in[7] => port_out_06[7]~reg0.DATAIN
data_in[7] => port_out_07[7]~reg0.DATAIN
data_in[7] => port_out_08[7]~reg0.DATAIN
writes => U1.IN1
writes => U2.IN1
writes => U3.IN1
writes => U4.IN1
writes => U7.IN1
writes => U8.IN1
writes => U9.IN1
writes => U10.IN1
writes => U11.IN1
CLOCK_50 => port_out_08[0]~reg0.CLK
CLOCK_50 => port_out_08[1]~reg0.CLK
CLOCK_50 => port_out_08[2]~reg0.CLK
CLOCK_50 => port_out_08[3]~reg0.CLK
CLOCK_50 => port_out_08[4]~reg0.CLK
CLOCK_50 => port_out_08[5]~reg0.CLK
CLOCK_50 => port_out_08[6]~reg0.CLK
CLOCK_50 => port_out_08[7]~reg0.CLK
CLOCK_50 => port_out_07[0]~reg0.CLK
CLOCK_50 => port_out_07[1]~reg0.CLK
CLOCK_50 => port_out_07[2]~reg0.CLK
CLOCK_50 => port_out_07[3]~reg0.CLK
CLOCK_50 => port_out_07[4]~reg0.CLK
CLOCK_50 => port_out_07[5]~reg0.CLK
CLOCK_50 => port_out_07[6]~reg0.CLK
CLOCK_50 => port_out_07[7]~reg0.CLK
CLOCK_50 => port_out_06[0]~reg0.CLK
CLOCK_50 => port_out_06[1]~reg0.CLK
CLOCK_50 => port_out_06[2]~reg0.CLK
CLOCK_50 => port_out_06[3]~reg0.CLK
CLOCK_50 => port_out_06[4]~reg0.CLK
CLOCK_50 => port_out_06[5]~reg0.CLK
CLOCK_50 => port_out_06[6]~reg0.CLK
CLOCK_50 => port_out_06[7]~reg0.CLK
CLOCK_50 => port_out_05[0]~reg0.CLK
CLOCK_50 => port_out_05[1]~reg0.CLK
CLOCK_50 => port_out_05[2]~reg0.CLK
CLOCK_50 => port_out_05[3]~reg0.CLK
CLOCK_50 => port_out_05[4]~reg0.CLK
CLOCK_50 => port_out_05[5]~reg0.CLK
CLOCK_50 => port_out_05[6]~reg0.CLK
CLOCK_50 => port_out_05[7]~reg0.CLK
CLOCK_50 => port_out_04[0]~reg0.CLK
CLOCK_50 => port_out_04[1]~reg0.CLK
CLOCK_50 => port_out_04[2]~reg0.CLK
CLOCK_50 => port_out_04[3]~reg0.CLK
CLOCK_50 => port_out_04[4]~reg0.CLK
CLOCK_50 => port_out_04[5]~reg0.CLK
CLOCK_50 => port_out_04[6]~reg0.CLK
CLOCK_50 => port_out_04[7]~reg0.CLK
CLOCK_50 => port_out_03[0]~reg0.CLK
CLOCK_50 => port_out_03[1]~reg0.CLK
CLOCK_50 => port_out_03[2]~reg0.CLK
CLOCK_50 => port_out_03[3]~reg0.CLK
CLOCK_50 => port_out_03[4]~reg0.CLK
CLOCK_50 => port_out_03[5]~reg0.CLK
CLOCK_50 => port_out_03[6]~reg0.CLK
CLOCK_50 => port_out_03[7]~reg0.CLK
CLOCK_50 => port_out_02[0]~reg0.CLK
CLOCK_50 => port_out_02[1]~reg0.CLK
CLOCK_50 => port_out_02[2]~reg0.CLK
CLOCK_50 => port_out_02[3]~reg0.CLK
CLOCK_50 => port_out_02[4]~reg0.CLK
CLOCK_50 => port_out_02[5]~reg0.CLK
CLOCK_50 => port_out_02[6]~reg0.CLK
CLOCK_50 => port_out_02[7]~reg0.CLK
CLOCK_50 => port_out_01[0]~reg0.CLK
CLOCK_50 => port_out_01[1]~reg0.CLK
CLOCK_50 => port_out_01[2]~reg0.CLK
CLOCK_50 => port_out_01[3]~reg0.CLK
CLOCK_50 => port_out_01[4]~reg0.CLK
CLOCK_50 => port_out_01[5]~reg0.CLK
CLOCK_50 => port_out_01[6]~reg0.CLK
CLOCK_50 => port_out_01[7]~reg0.CLK
CLOCK_50 => port_out_00[0]~reg0.CLK
CLOCK_50 => port_out_00[1]~reg0.CLK
CLOCK_50 => port_out_00[2]~reg0.CLK
CLOCK_50 => port_out_00[3]~reg0.CLK
CLOCK_50 => port_out_00[4]~reg0.CLK
CLOCK_50 => port_out_00[5]~reg0.CLK
CLOCK_50 => port_out_00[6]~reg0.CLK
CLOCK_50 => port_out_00[7]~reg0.CLK
reset => port_out_00[0]~reg0.ACLR
reset => port_out_00[1]~reg0.ACLR
reset => port_out_00[2]~reg0.ACLR
reset => port_out_00[3]~reg0.ACLR
reset => port_out_00[4]~reg0.ACLR
reset => port_out_00[5]~reg0.ACLR
reset => port_out_00[6]~reg0.ACLR
reset => port_out_00[7]~reg0.ACLR
reset => port_out_01[0]~reg0.ACLR
reset => port_out_01[1]~reg0.ACLR
reset => port_out_01[2]~reg0.ACLR
reset => port_out_01[3]~reg0.ACLR
reset => port_out_01[4]~reg0.ACLR
reset => port_out_01[5]~reg0.ACLR
reset => port_out_01[6]~reg0.ACLR
reset => port_out_01[7]~reg0.ACLR
reset => port_out_02[0]~reg0.ACLR
reset => port_out_02[1]~reg0.ACLR
reset => port_out_02[2]~reg0.ACLR
reset => port_out_02[3]~reg0.ACLR
reset => port_out_02[4]~reg0.ACLR
reset => port_out_02[5]~reg0.ACLR
reset => port_out_02[6]~reg0.ACLR
reset => port_out_02[7]~reg0.ACLR
reset => port_out_03[0]~reg0.ACLR
reset => port_out_03[1]~reg0.ACLR
reset => port_out_03[2]~reg0.ACLR
reset => port_out_03[3]~reg0.ACLR
reset => port_out_03[4]~reg0.ACLR
reset => port_out_03[5]~reg0.ACLR
reset => port_out_03[6]~reg0.ACLR
reset => port_out_03[7]~reg0.ACLR
reset => port_out_04[0]~reg0.ACLR
reset => port_out_04[1]~reg0.ACLR
reset => port_out_04[2]~reg0.ACLR
reset => port_out_04[3]~reg0.ACLR
reset => port_out_04[4]~reg0.ACLR
reset => port_out_04[5]~reg0.ACLR
reset => port_out_04[6]~reg0.ACLR
reset => port_out_04[7]~reg0.ACLR
reset => port_out_05[0]~reg0.ACLR
reset => port_out_05[1]~reg0.ACLR
reset => port_out_05[2]~reg0.ACLR
reset => port_out_05[3]~reg0.ACLR
reset => port_out_05[4]~reg0.ACLR
reset => port_out_05[5]~reg0.ACLR
reset => port_out_05[6]~reg0.ACLR
reset => port_out_05[7]~reg0.ACLR
reset => port_out_06[0]~reg0.ACLR
reset => port_out_06[1]~reg0.ACLR
reset => port_out_06[2]~reg0.ACLR
reset => port_out_06[3]~reg0.ACLR
reset => port_out_06[4]~reg0.ACLR
reset => port_out_06[5]~reg0.ACLR
reset => port_out_06[6]~reg0.ACLR
reset => port_out_06[7]~reg0.ACLR
reset => port_out_07[0]~reg0.ACLR
reset => port_out_07[1]~reg0.ACLR
reset => port_out_07[2]~reg0.ACLR
reset => port_out_07[3]~reg0.ACLR
reset => port_out_07[4]~reg0.ACLR
reset => port_out_07[5]~reg0.ACLR
reset => port_out_07[6]~reg0.ACLR
reset => port_out_07[7]~reg0.ACLR
reset => port_out_08[0]~reg0.ACLR
reset => port_out_08[1]~reg0.ACLR
reset => port_out_08[2]~reg0.ACLR
reset => port_out_08[3]~reg0.ACLR
reset => port_out_08[4]~reg0.ACLR
reset => port_out_08[5]~reg0.ACLR
reset => port_out_08[6]~reg0.ACLR
reset => port_out_08[7]~reg0.ACLR
port_out_00[0] <= port_out_00[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[1] <= port_out_00[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[2] <= port_out_00[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[3] <= port_out_00[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[4] <= port_out_00[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[5] <= port_out_00[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[6] <= port_out_00[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[7] <= port_out_00[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[0] <= port_out_01[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[1] <= port_out_01[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[2] <= port_out_01[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[3] <= port_out_01[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[4] <= port_out_01[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[5] <= port_out_01[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[6] <= port_out_01[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[7] <= port_out_01[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[0] <= port_out_02[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[1] <= port_out_02[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[2] <= port_out_02[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[3] <= port_out_02[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[4] <= port_out_02[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[5] <= port_out_02[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[6] <= port_out_02[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[7] <= port_out_02[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[0] <= port_out_03[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[1] <= port_out_03[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[2] <= port_out_03[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[3] <= port_out_03[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[4] <= port_out_03[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[5] <= port_out_03[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[6] <= port_out_03[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[7] <= port_out_03[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[0] <= port_out_04[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[1] <= port_out_04[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[2] <= port_out_04[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[3] <= port_out_04[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[4] <= port_out_04[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[5] <= port_out_04[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[6] <= port_out_04[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[7] <= port_out_04[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[0] <= port_out_05[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[1] <= port_out_05[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[2] <= port_out_05[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[3] <= port_out_05[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[4] <= port_out_05[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[5] <= port_out_05[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[6] <= port_out_05[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[7] <= port_out_05[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[0] <= port_out_06[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[1] <= port_out_06[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[2] <= port_out_06[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[3] <= port_out_06[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[4] <= port_out_06[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[5] <= port_out_06[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[6] <= port_out_06[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[7] <= port_out_06[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[0] <= port_out_07[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[1] <= port_out_07[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[2] <= port_out_07[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[3] <= port_out_07[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[4] <= port_out_07[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[5] <= port_out_07[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[6] <= port_out_07[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[7] <= port_out_07[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[0] <= port_out_08[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[1] <= port_out_08[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[2] <= port_out_08[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[3] <= port_out_08[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[4] <= port_out_08[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[5] <= port_out_08[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[6] <= port_out_08[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[7] <= port_out_08[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memory_test|deco7segV1:S0
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX[0] <= <VCC>
HEX[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|memory_test|deco7segV1:S1
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX[0] <= <VCC>
HEX[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


