$comment
	File created using the following command:
		vcd file Aula7.msim.vcd -direction
$end
$date
	Sun Sep 26 23:19:58 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d REG_A [7] $end
$var wire 1 e REG_A [6] $end
$var wire 1 f REG_A [5] $end
$var wire 1 g REG_A [4] $end
$var wire 1 h REG_A [3] $end
$var wire 1 i REG_A [2] $end
$var wire 1 j REG_A [1] $end
$var wire 1 k REG_A [0] $end
$var wire 1 l SW [9] $end
$var wire 1 m SW [8] $end
$var wire 1 n SW [7] $end
$var wire 1 o SW [6] $end
$var wire 1 p SW [5] $end
$var wire 1 q SW [4] $end
$var wire 1 r SW [3] $end
$var wire 1 s SW [2] $end
$var wire 1 t SW [1] $end
$var wire 1 u SW [0] $end

$scope module i1 $end
$var wire 1 v gnd $end
$var wire 1 w vcc $end
$var wire 1 x unknown $end
$var wire 1 y devoe $end
$var wire 1 z devclrn $end
$var wire 1 { devpor $end
$var wire 1 | ww_devoe $end
$var wire 1 } ww_devclrn $end
$var wire 1 ~ ww_devpor $end
$var wire 1 !! ww_CLOCK_50 $end
$var wire 1 "! ww_KEY [3] $end
$var wire 1 #! ww_KEY [2] $end
$var wire 1 $! ww_KEY [1] $end
$var wire 1 %! ww_KEY [0] $end
$var wire 1 &! ww_FPGA_RESET_N $end
$var wire 1 '! ww_SW [9] $end
$var wire 1 (! ww_SW [8] $end
$var wire 1 )! ww_SW [7] $end
$var wire 1 *! ww_SW [6] $end
$var wire 1 +! ww_SW [5] $end
$var wire 1 ,! ww_SW [4] $end
$var wire 1 -! ww_SW [3] $end
$var wire 1 .! ww_SW [2] $end
$var wire 1 /! ww_SW [1] $end
$var wire 1 0! ww_SW [0] $end
$var wire 1 1! ww_HEX0 [6] $end
$var wire 1 2! ww_HEX0 [5] $end
$var wire 1 3! ww_HEX0 [4] $end
$var wire 1 4! ww_HEX0 [3] $end
$var wire 1 5! ww_HEX0 [2] $end
$var wire 1 6! ww_HEX0 [1] $end
$var wire 1 7! ww_HEX0 [0] $end
$var wire 1 8! ww_HEX1 [6] $end
$var wire 1 9! ww_HEX1 [5] $end
$var wire 1 :! ww_HEX1 [4] $end
$var wire 1 ;! ww_HEX1 [3] $end
$var wire 1 <! ww_HEX1 [2] $end
$var wire 1 =! ww_HEX1 [1] $end
$var wire 1 >! ww_HEX1 [0] $end
$var wire 1 ?! ww_HEX2 [6] $end
$var wire 1 @! ww_HEX2 [5] $end
$var wire 1 A! ww_HEX2 [4] $end
$var wire 1 B! ww_HEX2 [3] $end
$var wire 1 C! ww_HEX2 [2] $end
$var wire 1 D! ww_HEX2 [1] $end
$var wire 1 E! ww_HEX2 [0] $end
$var wire 1 F! ww_HEX3 [6] $end
$var wire 1 G! ww_HEX3 [5] $end
$var wire 1 H! ww_HEX3 [4] $end
$var wire 1 I! ww_HEX3 [3] $end
$var wire 1 J! ww_HEX3 [2] $end
$var wire 1 K! ww_HEX3 [1] $end
$var wire 1 L! ww_HEX3 [0] $end
$var wire 1 M! ww_HEX4 [6] $end
$var wire 1 N! ww_HEX4 [5] $end
$var wire 1 O! ww_HEX4 [4] $end
$var wire 1 P! ww_HEX4 [3] $end
$var wire 1 Q! ww_HEX4 [2] $end
$var wire 1 R! ww_HEX4 [1] $end
$var wire 1 S! ww_HEX4 [0] $end
$var wire 1 T! ww_HEX5 [6] $end
$var wire 1 U! ww_HEX5 [5] $end
$var wire 1 V! ww_HEX5 [4] $end
$var wire 1 W! ww_HEX5 [3] $end
$var wire 1 X! ww_HEX5 [2] $end
$var wire 1 Y! ww_HEX5 [1] $end
$var wire 1 Z! ww_HEX5 [0] $end
$var wire 1 [! ww_PC_OUT [8] $end
$var wire 1 \! ww_PC_OUT [7] $end
$var wire 1 ]! ww_PC_OUT [6] $end
$var wire 1 ^! ww_PC_OUT [5] $end
$var wire 1 _! ww_PC_OUT [4] $end
$var wire 1 `! ww_PC_OUT [3] $end
$var wire 1 a! ww_PC_OUT [2] $end
$var wire 1 b! ww_PC_OUT [1] $end
$var wire 1 c! ww_PC_OUT [0] $end
$var wire 1 d! ww_REG_A [7] $end
$var wire 1 e! ww_REG_A [6] $end
$var wire 1 f! ww_REG_A [5] $end
$var wire 1 g! ww_REG_A [4] $end
$var wire 1 h! ww_REG_A [3] $end
$var wire 1 i! ww_REG_A [2] $end
$var wire 1 j! ww_REG_A [1] $end
$var wire 1 k! ww_REG_A [0] $end
$var wire 1 l! ww_LEDR [9] $end
$var wire 1 m! ww_LEDR [8] $end
$var wire 1 n! ww_LEDR [7] $end
$var wire 1 o! ww_LEDR [6] $end
$var wire 1 p! ww_LEDR [5] $end
$var wire 1 q! ww_LEDR [4] $end
$var wire 1 r! ww_LEDR [3] $end
$var wire 1 s! ww_LEDR [2] $end
$var wire 1 t! ww_LEDR [1] $end
$var wire 1 u! ww_LEDR [0] $end
$var wire 1 v! \CLOCK_50~input_o\ $end
$var wire 1 w! \KEY[1]~input_o\ $end
$var wire 1 x! \KEY[2]~input_o\ $end
$var wire 1 y! \KEY[3]~input_o\ $end
$var wire 1 z! \FPGA_RESET_N~input_o\ $end
$var wire 1 {! \SW[0]~input_o\ $end
$var wire 1 |! \SW[1]~input_o\ $end
$var wire 1 }! \SW[2]~input_o\ $end
$var wire 1 ~! \SW[3]~input_o\ $end
$var wire 1 !" \SW[4]~input_o\ $end
$var wire 1 "" \SW[5]~input_o\ $end
$var wire 1 #" \SW[6]~input_o\ $end
$var wire 1 $" \SW[7]~input_o\ $end
$var wire 1 %" \SW[8]~input_o\ $end
$var wire 1 &" \SW[9]~input_o\ $end
$var wire 1 '" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 (" \KEY[0]~input_o\ $end
$var wire 1 )" \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 *" \CPU|SOMADOR|Add0~1_sumout\ $end
$var wire 1 +" \CPU|SOMADOR|Add0~2\ $end
$var wire 1 ," \CPU|SOMADOR|Add0~5_sumout\ $end
$var wire 1 -" \CPU|SOMADOR|Add0~6\ $end
$var wire 1 ." \CPU|SOMADOR|Add0~9_sumout\ $end
$var wire 1 /" \CPU|SOMADOR|Add0~10\ $end
$var wire 1 0" \CPU|SOMADOR|Add0~13_sumout\ $end
$var wire 1 1" \CPU|SOMADOR|Add0~14\ $end
$var wire 1 2" \CPU|SOMADOR|Add0~17_sumout\ $end
$var wire 1 3" \CPU|SOMADOR|Add0~18\ $end
$var wire 1 4" \CPU|SOMADOR|Add0~21_sumout\ $end
$var wire 1 5" \CPU|SOMADOR|Add0~22\ $end
$var wire 1 6" \CPU|SOMADOR|Add0~25_sumout\ $end
$var wire 1 7" \CPU|SOMADOR|Add0~26\ $end
$var wire 1 8" \CPU|SOMADOR|Add0~29_sumout\ $end
$var wire 1 9" \CPU|SOMADOR|Add0~30\ $end
$var wire 1 :" \CPU|SOMADOR|Add0~33_sumout\ $end
$var wire 1 ;" \CPU|PC|DOUT\ [8] $end
$var wire 1 <" \CPU|PC|DOUT\ [7] $end
$var wire 1 =" \CPU|PC|DOUT\ [6] $end
$var wire 1 >" \CPU|PC|DOUT\ [5] $end
$var wire 1 ?" \CPU|PC|DOUT\ [4] $end
$var wire 1 @" \CPU|PC|DOUT\ [3] $end
$var wire 1 A" \CPU|PC|DOUT\ [2] $end
$var wire 1 B" \CPU|PC|DOUT\ [1] $end
$var wire 1 C" \CPU|PC|DOUT\ [0] $end
$var wire 1 D" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 E" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 F" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 G" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 H" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 I" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 J" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 K" \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 L" \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0v
1w
xx
1y
1z
1{
1|
1}
1~
x!!
0&!
xv!
xw!
xx!
xy!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
x'"
1("
1)"
1*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
xM
xN
xO
1P
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
x"!
x#!
x$!
1%!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
11!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
$end
#10000
0P
0%!
0("
0)"
#20000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#30000
0P
0%!
0("
0)"
#40000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
1."
1,"
0-"
0c
1b
0."
#50000
0P
0%!
0("
0)"
#60000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
1."
#70000
0P
0%!
0("
0)"
#80000
1P
1%!
1("
1)"
0C"
0B"
1A"
0J"
1K"
1L"
1*"
0+"
1,"
0-"
0."
1/"
1a!
0b!
0c!
10"
1."
0/"
0,"
0c
0b
1a
00"
#90000
0P
0%!
0("
0)"
#100000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#110000
0P
0%!
0("
0)"
#120000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
0."
1/"
1,"
0-"
0c
1b
1."
0/"
10"
00"
#130000
0P
0%!
0("
0)"
#140000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
0."
1/"
10"
#150000
0P
0%!
0("
0)"
#160000
1P
1%!
1("
1)"
0C"
0B"
0A"
1@"
0I"
1J"
1K"
1L"
1*"
0+"
1,"
0-"
1."
0/"
00"
11"
1`!
0a!
0b!
0c!
12"
10"
01"
0."
0,"
0c
0b
0a
1`
02"
#170000
0P
0%!
0("
0)"
#180000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#190000
0P
0%!
0("
0)"
#200000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
1."
1,"
0-"
0c
1b
0."
#210000
0P
0%!
0("
0)"
#220000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
1."
#230000
0P
0%!
0("
0)"
#240000
1P
1%!
1("
1)"
0C"
0B"
1A"
0J"
1K"
1L"
1*"
0+"
1,"
0-"
0."
1/"
1a!
0b!
0c!
00"
11"
1."
0/"
0,"
0c
0b
1a
10"
01"
12"
02"
#250000
0P
0%!
0("
0)"
#260000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#270000
0P
0%!
0("
0)"
#280000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
0."
1/"
1,"
0-"
0c
1b
1."
0/"
00"
11"
12"
10"
01"
02"
#290000
0P
0%!
0("
0)"
#300000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
0."
1/"
00"
11"
12"
#310000
0P
0%!
0("
0)"
#320000
1P
1%!
1("
1)"
0C"
0B"
0A"
0@"
1?"
0H"
1I"
1J"
1K"
1L"
1*"
0+"
1,"
0-"
1."
0/"
10"
01"
02"
13"
1_!
0`!
0a!
0b!
0c!
14"
12"
03"
00"
0."
0,"
0c
0b
0a
0`
1_
04"
#330000
0P
0%!
0("
0)"
#340000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#350000
0P
0%!
0("
0)"
#360000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
1."
1,"
0-"
0c
1b
0."
#370000
0P
0%!
0("
0)"
#380000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
1."
#390000
0P
0%!
0("
0)"
#400000
1P
1%!
1("
1)"
0C"
0B"
1A"
0J"
1K"
1L"
1*"
0+"
1,"
0-"
0."
1/"
1a!
0b!
0c!
10"
1."
0/"
0,"
0c
0b
1a
00"
#410000
0P
0%!
0("
0)"
#420000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#430000
0P
0%!
0("
0)"
#440000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
0."
1/"
1,"
0-"
0c
1b
1."
0/"
10"
00"
#450000
0P
0%!
0("
0)"
#460000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
0."
1/"
10"
#470000
0P
0%!
0("
0)"
#480000
1P
1%!
1("
1)"
0C"
0B"
0A"
1@"
0I"
1J"
1K"
1L"
1*"
0+"
1,"
0-"
1."
0/"
00"
11"
1`!
0a!
0b!
0c!
02"
13"
10"
01"
0."
0,"
0c
0b
0a
1`
12"
03"
14"
04"
#490000
0P
0%!
0("
0)"
#500000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#510000
0P
0%!
0("
0)"
#520000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
1."
1,"
0-"
0c
1b
0."
#530000
0P
0%!
0("
0)"
#540000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
1."
#550000
0P
0%!
0("
0)"
#560000
1P
1%!
1("
1)"
0C"
0B"
1A"
0J"
1K"
1L"
1*"
0+"
1,"
0-"
0."
1/"
1a!
0b!
0c!
00"
11"
1."
0/"
0,"
0c
0b
1a
10"
01"
02"
13"
14"
12"
03"
04"
#570000
0P
0%!
0("
0)"
#580000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#590000
0P
0%!
0("
0)"
#600000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
0."
1/"
1,"
0-"
0c
1b
1."
0/"
00"
11"
02"
13"
10"
01"
12"
03"
14"
04"
#610000
0P
0%!
0("
0)"
#620000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
0."
1/"
00"
11"
02"
13"
14"
#630000
0P
0%!
0("
0)"
#640000
1P
1%!
1("
1)"
0C"
0B"
0A"
0@"
0?"
1>"
0G"
1H"
1I"
1J"
1K"
1L"
1*"
0+"
1,"
0-"
1."
0/"
10"
01"
12"
03"
04"
15"
1^!
0_!
0`!
0a!
0b!
0c!
16"
14"
05"
02"
00"
0."
0,"
0c
0b
0a
0`
0_
1^
06"
#650000
0P
0%!
0("
0)"
#660000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#670000
0P
0%!
0("
0)"
#680000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
1."
1,"
0-"
0c
1b
0."
#690000
0P
0%!
0("
0)"
#700000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
1."
#710000
0P
0%!
0("
0)"
#720000
1P
1%!
1("
1)"
0C"
0B"
1A"
0J"
1K"
1L"
1*"
0+"
1,"
0-"
0."
1/"
1a!
0b!
0c!
10"
1."
0/"
0,"
0c
0b
1a
00"
#730000
0P
0%!
0("
0)"
#740000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#750000
0P
0%!
0("
0)"
#760000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
0."
1/"
1,"
0-"
0c
1b
1."
0/"
10"
00"
#770000
0P
0%!
0("
0)"
#780000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
0."
1/"
10"
#790000
0P
0%!
0("
0)"
#800000
1P
1%!
1("
1)"
0C"
0B"
0A"
1@"
0I"
1J"
1K"
1L"
1*"
0+"
1,"
0-"
1."
0/"
00"
11"
1`!
0a!
0b!
0c!
12"
10"
01"
0."
0,"
0c
0b
0a
1`
02"
#810000
0P
0%!
0("
0)"
#820000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#830000
0P
0%!
0("
0)"
#840000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
1."
1,"
0-"
0c
1b
0."
#850000
0P
0%!
0("
0)"
#860000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
1."
#870000
0P
0%!
0("
0)"
#880000
1P
1%!
1("
1)"
0C"
0B"
1A"
0J"
1K"
1L"
1*"
0+"
1,"
0-"
0."
1/"
1a!
0b!
0c!
00"
11"
1."
0/"
0,"
0c
0b
1a
10"
01"
12"
02"
#890000
0P
0%!
0("
0)"
#900000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#910000
0P
0%!
0("
0)"
#920000
1P
1%!
1("
1)"
0C"
1B"
0K"
1L"
1*"
0+"
0,"
1-"
1b!
0c!
0."
1/"
1,"
0-"
0c
1b
1."
0/"
00"
11"
12"
10"
01"
02"
#930000
0P
0%!
0("
0)"
#940000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
0,"
1-"
1c
0."
1/"
00"
11"
12"
#950000
0P
0%!
0("
0)"
#960000
1P
1%!
1("
1)"
0C"
0B"
0A"
0@"
1?"
0H"
1I"
1J"
1K"
1L"
1*"
0+"
1,"
0-"
1."
0/"
10"
01"
02"
13"
1_!
0`!
0a!
0b!
0c!
04"
15"
12"
03"
00"
0."
0,"
0c
0b
0a
0`
1_
14"
05"
16"
06"
#970000
0P
0%!
0("
0)"
#980000
1P
1%!
1("
1)"
1C"
0L"
0*"
1+"
1c!
1,"
1c
#990000
0P
0%!
0("
0)"
#1000000
