// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition"

// DATE "04/05/2017 14:29:53"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	resetn,
	ps2_clock,
	ps2_data,
	debug_data_in,
	debug_addr,
	leds,
	lcd_data,
	lcd_rw,
	lcd_en,
	lcd_rs,
	lcd_on,
	lcd_blon,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	seg6,
	seg7,
	seg8,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	CLOCK_50);
input 	resetn;
output 	ps2_clock;
output 	ps2_data;
output 	[31:0] debug_data_in;
output 	[11:0] debug_addr;
output 	[7:0] leds;
output 	[7:0] lcd_data;
output 	lcd_rw;
output 	lcd_en;
output 	lcd_rs;
output 	lcd_on;
output 	lcd_blon;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;
output 	[6:0] seg6;
output 	[6:0] seg7;
output 	[6:0] seg8;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
input 	CLOCK_50;

// Design Ports Information
// debug_data_in[0]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[1]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[2]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[3]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[5]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[6]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[8]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[9]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[11]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[12]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[13]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[14]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[16]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[17]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[18]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[19]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[20]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[21]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[22]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[23]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[24]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[25]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[26]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[27]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[28]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[29]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[30]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[31]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[8]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[10]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_en	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_on	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_data	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \ps2_clock~input_o ;
wire \ps2_data~input_o ;
wire \ps2_clock~output_o ;
wire \ps2_data~output_o ;
wire \debug_data_in[0]~output_o ;
wire \debug_data_in[1]~output_o ;
wire \debug_data_in[2]~output_o ;
wire \debug_data_in[3]~output_o ;
wire \debug_data_in[4]~output_o ;
wire \debug_data_in[5]~output_o ;
wire \debug_data_in[6]~output_o ;
wire \debug_data_in[7]~output_o ;
wire \debug_data_in[8]~output_o ;
wire \debug_data_in[9]~output_o ;
wire \debug_data_in[10]~output_o ;
wire \debug_data_in[11]~output_o ;
wire \debug_data_in[12]~output_o ;
wire \debug_data_in[13]~output_o ;
wire \debug_data_in[14]~output_o ;
wire \debug_data_in[15]~output_o ;
wire \debug_data_in[16]~output_o ;
wire \debug_data_in[17]~output_o ;
wire \debug_data_in[18]~output_o ;
wire \debug_data_in[19]~output_o ;
wire \debug_data_in[20]~output_o ;
wire \debug_data_in[21]~output_o ;
wire \debug_data_in[22]~output_o ;
wire \debug_data_in[23]~output_o ;
wire \debug_data_in[24]~output_o ;
wire \debug_data_in[25]~output_o ;
wire \debug_data_in[26]~output_o ;
wire \debug_data_in[27]~output_o ;
wire \debug_data_in[28]~output_o ;
wire \debug_data_in[29]~output_o ;
wire \debug_data_in[30]~output_o ;
wire \debug_data_in[31]~output_o ;
wire \debug_addr[0]~output_o ;
wire \debug_addr[1]~output_o ;
wire \debug_addr[2]~output_o ;
wire \debug_addr[3]~output_o ;
wire \debug_addr[4]~output_o ;
wire \debug_addr[5]~output_o ;
wire \debug_addr[6]~output_o ;
wire \debug_addr[7]~output_o ;
wire \debug_addr[8]~output_o ;
wire \debug_addr[9]~output_o ;
wire \debug_addr[10]~output_o ;
wire \debug_addr[11]~output_o ;
wire \leds[0]~output_o ;
wire \leds[1]~output_o ;
wire \leds[2]~output_o ;
wire \leds[3]~output_o ;
wire \leds[4]~output_o ;
wire \leds[5]~output_o ;
wire \leds[6]~output_o ;
wire \leds[7]~output_o ;
wire \lcd_data[0]~output_o ;
wire \lcd_data[1]~output_o ;
wire \lcd_data[2]~output_o ;
wire \lcd_data[3]~output_o ;
wire \lcd_data[4]~output_o ;
wire \lcd_data[5]~output_o ;
wire \lcd_data[6]~output_o ;
wire \lcd_data[7]~output_o ;
wire \lcd_rw~output_o ;
wire \lcd_en~output_o ;
wire \lcd_rs~output_o ;
wire \lcd_on~output_o ;
wire \lcd_blon~output_o ;
wire \seg1[0]~output_o ;
wire \seg1[1]~output_o ;
wire \seg1[2]~output_o ;
wire \seg1[3]~output_o ;
wire \seg1[4]~output_o ;
wire \seg1[5]~output_o ;
wire \seg1[6]~output_o ;
wire \seg2[0]~output_o ;
wire \seg2[1]~output_o ;
wire \seg2[2]~output_o ;
wire \seg2[3]~output_o ;
wire \seg2[4]~output_o ;
wire \seg2[5]~output_o ;
wire \seg2[6]~output_o ;
wire \seg3[0]~output_o ;
wire \seg3[1]~output_o ;
wire \seg3[2]~output_o ;
wire \seg3[3]~output_o ;
wire \seg3[4]~output_o ;
wire \seg3[5]~output_o ;
wire \seg3[6]~output_o ;
wire \seg4[0]~output_o ;
wire \seg4[1]~output_o ;
wire \seg4[2]~output_o ;
wire \seg4[3]~output_o ;
wire \seg4[4]~output_o ;
wire \seg4[5]~output_o ;
wire \seg4[6]~output_o ;
wire \seg5[0]~output_o ;
wire \seg5[1]~output_o ;
wire \seg5[2]~output_o ;
wire \seg5[3]~output_o ;
wire \seg5[4]~output_o ;
wire \seg5[5]~output_o ;
wire \seg5[6]~output_o ;
wire \seg6[0]~output_o ;
wire \seg6[1]~output_o ;
wire \seg6[2]~output_o ;
wire \seg6[3]~output_o ;
wire \seg6[4]~output_o ;
wire \seg6[5]~output_o ;
wire \seg6[6]~output_o ;
wire \seg7[0]~output_o ;
wire \seg7[1]~output_o ;
wire \seg7[2]~output_o ;
wire \seg7[3]~output_o ;
wire \seg7[4]~output_o ;
wire \seg7[5]~output_o ;
wire \seg7[6]~output_o ;
wire \seg8[0]~output_o ;
wire \seg8[1]~output_o ;
wire \seg8[2]~output_o ;
wire \seg8[3]~output_o ;
wire \seg8[4]~output_o ;
wire \seg8[5]~output_o ;
wire \seg8[6]~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_VS~output_o ;
wire \VGA_BLANK~output_o ;
wire \VGA_SYNC~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \myprocessor|my_multdiv|myCounter|dff4~0_combout ;
wire \resetn~input_o ;
wire \myprocessor|MW_ir|loop[30].a_dffe~q ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0]~0_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe6~q ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0]~feeder_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \myprocessor|FD_ir|loop[11].a_dffe ;
wire \myprocessor|noop_0|out[11]~25_combout ;
wire \myprocessor|DX_ir|loop[11].a_dffe~q ;
wire \myprocessor|noop_1|out[11]~5_combout ;
wire \myprocessor|XM_ir|loop[11].a_dffe~q ;
wire \myprocessor|W_control|and_13~1_combout ;
wire \myprocessor|MW_ir|loop[27].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[27].a_dffe~q ;
wire \myprocessor|W_control|and_10~0_combout ;
wire \myprocessor|MW_ir|loop[31].a_dffe~q ;
wire \myprocessor|FD_ir|loop[6].a_dffe ;
wire \myprocessor|noop_0|out[6]~18_combout ;
wire \myprocessor|DX_ir|loop[6].a_dffe~q ;
wire \myprocessor|FD_ir|loop[5].a_dffe ;
wire \myprocessor|noop_0|out[5]~17_combout ;
wire \myprocessor|DX_ir|loop[5].a_dffe~q ;
wire \myprocessor|X_control|and_7~0_combout ;
wire \myprocessor|FD_ir|loop[4].a_dffe ;
wire \myprocessor|noop_0|out[4]~16_combout ;
wire \myprocessor|DX_ir|loop[4].a_dffe~q ;
wire \myprocessor|X_control|and_7~1_combout ;
wire \myprocessor|X_control|and_7~2_combout ;
wire \myprocessor|my_multdiv|updated_optype~0_combout ;
wire \myprocessor|my_multdiv|store_optype~q ;
wire \myprocessor|XM_op_result|loop[6].a_dffe~0_combout ;
wire \myprocessor|FD_ir|loop[13].a_dffe ;
wire \myprocessor|noop_0|out[13]~11_combout ;
wire \myprocessor|DX_ir|loop[13].a_dffe~q ;
wire \myprocessor|noop_1|out[13]~7_combout ;
wire \myprocessor|XM_ir|loop[13].a_dffe~q ;
wire \myprocessor|MW_ir|loop[13].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[13].a_dffe~q ;
wire \myprocessor|MW_ir|loop[11].a_dffe~q ;
wire \myprocessor|FD_ir|loop[14].a_dffe ;
wire \myprocessor|noop_0|out[14]~14_combout ;
wire \myprocessor|DX_ir|loop[14].a_dffe~q ;
wire \myprocessor|noop_1|out[14]~8_combout ;
wire \myprocessor|XM_ir|loop[14].a_dffe~q ;
wire \myprocessor|MW_ir|loop[14].a_dffe~q ;
wire \myprocessor|FD_ir|loop[12].a_dffe ;
wire \myprocessor|noop_0|out[12]~10_combout ;
wire \myprocessor|DX_ir|loop[12].a_dffe~q ;
wire \myprocessor|noop_1|out[12]~6_combout ;
wire \myprocessor|XM_ir|loop[12].a_dffe~q ;
wire \myprocessor|MW_ir|loop[12].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[12].a_dffe~q ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~4_combout ;
wire \myprocessor|FD_ir|loop[21].a_dffe ;
wire \myprocessor|noop_0|out[21]~31_combout ;
wire \myprocessor|DX_ir|loop[21].a_dffe~q ;
wire \myprocessor|noop_1|out[21]~15_combout ;
wire \myprocessor|XM_ir|loop[21].a_dffe~q ;
wire \myprocessor|MW_ir|loop[21].a_dffe~q ;
wire \myprocessor|FD_ir|loop[20].a_dffe ;
wire \myprocessor|noop_0|out[20]~30_combout ;
wire \myprocessor|DX_ir|loop[20].a_dffe~q ;
wire \myprocessor|noop_1|out[20]~14_combout ;
wire \myprocessor|XM_ir|loop[20].a_dffe~q ;
wire \myprocessor|MW_ir|loop[20].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[20].a_dffe~q ;
wire \myprocessor|FD_ir|loop[22].a_dffe ;
wire \myprocessor|noop_0|out[22]~5_combout ;
wire \myprocessor|DX_ir|loop[22].a_dffe~q ;
wire \myprocessor|noop_1|out[22]~16_combout ;
wire \myprocessor|XM_ir|loop[22].a_dffe~q ;
wire \myprocessor|MW_ir|loop[22].a_dffe~q ;
wire \myprocessor|FD_ir|loop[19].a_dffe ;
wire \myprocessor|noop_0|out[19]~29_combout ;
wire \myprocessor|DX_ir|loop[19].a_dffe~q ;
wire \myprocessor|noop_1|out[19]~13_combout ;
wire \myprocessor|XM_ir|loop[19].a_dffe~q ;
wire \myprocessor|MW_ir|loop[19].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[19].a_dffe~q ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~6_combout ;
wire \myprocessor|FD_ir|loop[25].a_dffe ;
wire \myprocessor|noop_0|out[25]~7_combout ;
wire \myprocessor|DX_ir|loop[25].a_dffe~q ;
wire \myprocessor|noop_1|out[25]~19_combout ;
wire \myprocessor|XM_ir|loop[25].a_dffe~q ;
wire \myprocessor|MW_ir|loop[25].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[25].a_dffe~q ;
wire \myprocessor|FD_ir|loop[23].a_dffe ;
wire \myprocessor|noop_0|out[23]~6_combout ;
wire \myprocessor|DX_ir|loop[23].a_dffe~q ;
wire \myprocessor|noop_1|out[23]~17_combout ;
wire \myprocessor|XM_ir|loop[23].a_dffe~q ;
wire \myprocessor|MW_ir|loop[23].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[23].a_dffe~q ;
wire \myprocessor|FD_ir|loop[26].a_dffe ;
wire \myprocessor|noop_0|out[26]~8_combout ;
wire \myprocessor|DX_ir|loop[26].a_dffe~q ;
wire \myprocessor|noop_1|out[26]~20_combout ;
wire \myprocessor|XM_ir|loop[26].a_dffe~q ;
wire \myprocessor|MW_ir|loop[26].a_dffe~q ;
wire \myprocessor|FD_ir|loop[24].a_dffe ;
wire \myprocessor|noop_0|out[24]~9_combout ;
wire \myprocessor|DX_ir|loop[24].a_dffe~q ;
wire \myprocessor|noop_1|out[24]~18_combout ;
wire \myprocessor|XM_ir|loop[24].a_dffe~q ;
wire \myprocessor|MW_ir|loop[24].a_dffe~q ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~7_combout ;
wire \myprocessor|noop_1|out[16]~10_combout ;
wire \myprocessor|XM_ir|loop[16].a_dffe~q ;
wire \myprocessor|MW_ir|loop[16].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[16].a_dffe~q ;
wire \myprocessor|FD_ir|loop[17].a_dffe ;
wire \myprocessor|noop_0|out[17]~27_combout ;
wire \myprocessor|DX_ir|loop[17].a_dffe~q ;
wire \myprocessor|noop_1|out[17]~11_combout ;
wire \myprocessor|XM_ir|loop[17].a_dffe~q ;
wire \myprocessor|MW_ir|loop[17].a_dffe~q ;
wire \myprocessor|FD_ir|loop[18].a_dffe ;
wire \myprocessor|noop_0|out[18]~28_combout ;
wire \myprocessor|DX_ir|loop[18].a_dffe~q ;
wire \myprocessor|noop_1|out[18]~12_combout ;
wire \myprocessor|XM_ir|loop[18].a_dffe~q ;
wire \myprocessor|MW_ir|loop[18].a_dffe~q ;
wire \myprocessor|FD_ir|loop[15].a_dffe ;
wire \myprocessor|noop_0|out[15]~12_combout ;
wire \myprocessor|DX_ir|loop[15].a_dffe~q ;
wire \myprocessor|noop_1|out[15]~9_combout ;
wire \myprocessor|XM_ir|loop[15].a_dffe~q ;
wire \myprocessor|MW_ir|loop[15].a_dffe~q ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~5_combout ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~8_combout ;
wire \myprocessor|MW_ir|loop[0].a_dffe~q ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~0_combout ;
wire \myprocessor|noop_1|out[5]~1_combout ;
wire \myprocessor|XM_ir|loop[5].a_dffe~q ;
wire \myprocessor|MW_ir|loop[5].a_dffe~q ;
wire \myprocessor|noop_1|out[6]~2_combout ;
wire \myprocessor|XM_ir|loop[6].a_dffe~q ;
wire \myprocessor|MW_ir|loop[6].a_dffe~q ;
wire \myprocessor|identify_writeReg_0|reg_we_and~3_combout ;
wire \myprocessor|MW_ir|loop[8].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[8].a_dffe~q ;
wire \myprocessor|MW_ir|loop[9].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[9].a_dffe~q ;
wire \myprocessor|MW_ir|loop[10].a_dffe~q ;
wire \myprocessor|FD_ir|loop[7].a_dffe ;
wire \myprocessor|noop_0|out[7]~23_combout ;
wire \myprocessor|DX_ir|loop[7].a_dffe~q ;
wire \myprocessor|noop_1|out[7]~25_combout ;
wire \myprocessor|XM_ir|loop[7].a_dffe~q ;
wire \myprocessor|MW_ir|loop[7].a_dffe~q ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~2_combout ;
wire \myprocessor|FD_ir|loop[1].a_dffe ;
wire \myprocessor|noop_0|out[1]~21_combout ;
wire \myprocessor|DX_ir|loop[1].a_dffe~q ;
wire \myprocessor|noop_1|out[1]~21_combout ;
wire \myprocessor|XM_ir|loop[1].a_dffe~q ;
wire \myprocessor|MW_ir|loop[1].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[1].a_dffe~q ;
wire \myprocessor|MW_ir|loop[2].a_dffe~q ;
wire \myprocessor|noop_1|out[4]~24_combout ;
wire \myprocessor|XM_ir|loop[4].a_dffe~q ;
wire \myprocessor|MW_ir|loop[4].a_dffe~q ;
wire \myprocessor|MW_ir|loop[3].a_dffe~feeder_combout ;
wire \myprocessor|MW_ir|loop[3].a_dffe~q ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~1_combout ;
wire \myprocessor|identify_writeReg_0|check_noop|or_equal~3_combout ;
wire \myprocessor|and_2~0_combout ;
wire \myprocessor|and_2~1_combout ;
wire \myprocessor|and_2~2_combout ;
wire \myprocessor|identify_writeReg_0|reg_we_and~0_combout ;
wire \myprocessor|identify_writeReg_0|reg_we_and~1_combout ;
wire \myprocessor|W_control|and_10~combout ;
wire \myprocessor|identify_writeReg_0|reg_we_and~5_combout ;
wire \myprocessor|and_2~3_combout ;
wire \myprocessor|select_imm_or~0_combout ;
wire \myprocessor|my_multdiv|myCounter|WideOr2~2_combout ;
wire \myprocessor|my_multdiv|myCounter|WideOr2~3_combout ;
wire \myprocessor|my_multdiv|myCounter|dff2~q ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ;
wire \myprocessor|my_multdiv|multiply|WideOr0~combout ;
wire \myprocessor|select_data_opB|out[30]~31_combout ;
wire \myprocessor|identify_D_readRegB|select_regs_or~0_combout ;
wire \myprocessor|identify_D_readRegB|select_regs_or~1_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~5_combout ;
wire \myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~3_combout ;
wire \myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout ;
wire \myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2_combout ;
wire \myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout ;
wire \myprocessor|writereadB_and~1_combout ;
wire \myprocessor|writereadB_and~2_combout ;
wire \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout ;
wire \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout ;
wire \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout ;
wire \myprocessor|writereadB_and~0_combout ;
wire \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout ;
wire \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~3 ;
wire \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5 ;
wire \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~7 ;
wire \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8_combout ;
wire \myprocessor|writereadB_and~5_combout ;
wire \myprocessor|writereadB_and~4_combout ;
wire \myprocessor|identify_writeReg_0|reg_we_and~2_combout ;
wire \myprocessor|identify_writeReg_0|reg_we_and~4_combout ;
wire \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~2_combout ;
wire \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~4_combout ;
wire \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~6_combout ;
wire \myprocessor|writereadB_and~3_combout ;
wire \myprocessor|writereadB_and~6_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~4_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~6_combout ;
wire \myprocessor|choose_readB_data|out[17]~48_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[28].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[30].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[29].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~15 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~17_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout ;
wire \myprocessor|X_control|and_12~0_combout ;
wire \myprocessor|choose_alu_op_mux_1|out[0]~3_combout ;
wire \myprocessor|choose_alu_op_mux_1|out[4]~2_combout ;
wire \myprocessor|my_alu|decoder|decoder0|and1~0_combout ;
wire \myprocessor|choose_alu_op_mux_1|out[2]~4_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~52_combout ;
wire \myprocessor|find_writeReg_0|reg_we_and~3_combout ;
wire \myprocessor|find_writeReg_0|reg_we_and~0_combout ;
wire \myprocessor|find_writeReg_0|check_noop|or_equal~3_combout ;
wire \myprocessor|find_writeReg_0|check_noop|or_equal~2_combout ;
wire \myprocessor|find_writeReg_0|check_noop|or_equal~0_combout ;
wire \myprocessor|find_writeReg_0|check_noop|or_equal~1_combout ;
wire \myprocessor|find_writeReg_0|check_noop|or_equal~4_combout ;
wire \myprocessor|find_writeReg_0|check_noop|or_equal~6_combout ;
wire \myprocessor|find_writeReg_0|check_noop|or_equal~7_combout ;
wire \myprocessor|find_writeReg_0|check_noop|or_equal~5_combout ;
wire \myprocessor|find_writeReg_0|reg_we_and~1_combout ;
wire \myprocessor|find_writeReg_0|reg_we_and~2_combout ;
wire \myprocessor|find_writeReg_0|reg_we_and~4_combout ;
wire \myprocessor|XM_readB|loop[12].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~0_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1 ;
wire \myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[1].a_dffe~q ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a2 ;
wire \myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[2].a_dffe~q ;
wire \myprocessor|select_data_opB|out[2]~6_combout ;
wire \myprocessor|select_data_opB|out[0]~4_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ;
wire \myprocessor|select_data_opB|out[4]~10_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ;
wire \myprocessor|select_data_opB|out[5]~9_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ;
wire \myprocessor|select_data_opB|out[7]~12_combout ;
wire \myprocessor|select_data_opB|out[6]~8_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ;
wire \myprocessor|select_data_opB|out[10]~16_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a8 ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7 ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a9 ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a6 ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a5 ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a3 ;
wire \myprocessor|PC_adder_1|p_carry0|and7~0_combout ;
wire \myprocessor|PC_adder_1|p_carry0|and7~1_combout ;
wire \myprocessor|PC_adder_1|add1|full_adder1|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[9].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[7]~69_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[7]~80_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~4 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~6_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~9_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~10 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~12_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~15_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~16 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~18_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~19 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~21_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~4_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~5_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~3_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~6_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~2_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~7_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~5_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~61_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[15]~77_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~8_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~9 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~11_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~14_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~15 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~17_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~20_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~21 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~23_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~5_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~8_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~9 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~11_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~14_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~15 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~17_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~20_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[25].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87_combout ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[23]~85_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~21 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~23_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~7_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[24].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~5_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout ;
wire \myprocessor|X_control|and_17~0_combout ;
wire \myprocessor|my_regfile|choose_r30|out[10]~14_combout ;
wire \myprocessor|and_addi_o~0_combout ;
wire \myprocessor|my_alu|decoder|decoder0|and1~combout ;
wire \myprocessor|my_alu|choose_operandB|out[31]~33_combout ;
wire \myprocessor|my_alu|overflow_calc~1_combout ;
wire \myprocessor|my_alu|overflow_calc~0_combout ;
wire \myprocessor|writereadA_and~3_combout ;
wire \myprocessor|writereadA_and~0_combout ;
wire \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout ;
wire \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout ;
wire \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout ;
wire \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout ;
wire \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~3 ;
wire \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5 ;
wire \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~7 ;
wire \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8_combout ;
wire \myprocessor|writereadA_and~4_combout ;
wire \myprocessor|writereadA_and~2_combout ;
wire \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~6_combout ;
wire \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~2_combout ;
wire \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~4_combout ;
wire \myprocessor|writereadA_and~1_combout ;
wire \myprocessor|writereadA_and~5_combout ;
wire \myprocessor|DX_readA|loop[9].a_dffe~2_combout ;
wire \myprocessor|DX_readA|loop[9].a_dffe~1_combout ;
wire \myprocessor|DX_readA|loop[9].a_dffe~4_combout ;
wire \myprocessor|DX_readA|loop[9].a_dffe~0_combout ;
wire \myprocessor|DX_readA|loop[9].a_dffe~3_combout ;
wire \myprocessor|DX_readA|loop[9].a_dffe~5_combout ;
wire \myprocessor|choose_readA_data|out[30]~47_combout ;
wire \myprocessor|DX_readA|loop[30].a_dffe~q ;
wire \myprocessor|M_control|and_13~combout ;
wire \myprocessor|and_0~0_combout ;
wire \myprocessor|lw_0|out[30]~59_combout ;
wire \myprocessor|lw_0|out[30]~60_combout ;
wire \myprocessor|my_alu|choose_operandB|out[30]~32_combout ;
wire \myprocessor|find_X_readReg_B|select_regs_or~0_combout ;
wire \myprocessor|and_3~7_combout ;
wire \myprocessor|and_3~8_combout ;
wire \myprocessor|and_3~5_combout ;
wire \myprocessor|and_3~6_combout ;
wire \myprocessor|and_3~9_combout ;
wire \myprocessor|and_1~0_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[29].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[28].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[27].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30_combout ;
wire \myprocessor|choose_readA_data|out[29]~49_combout ;
wire \myprocessor|DX_readA|loop[29].a_dffe~q ;
wire \myprocessor|and_0~1_combout ;
wire \myprocessor|lw_0|out[29]~63_combout ;
wire \myprocessor|lw_0|out[29]~64_combout ;
wire \myprocessor|XM_readB|loop[26].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout ;
wire \myprocessor|my_alu|decoder|and0~0_combout ;
wire \myprocessor|my_alu|decoder|decoder0|and1~1_combout ;
wire \myprocessor|my_alu|choose_operandB|out[4]~5_combout ;
wire \myprocessor|choose_readA_data|out[0]~6_combout ;
wire \myprocessor|my_regfile|register31|loop[4].a_dffe~q ;
wire \myprocessor|my_regfile|choose_r30|out[4]~8_combout ;
wire \myprocessor|my_regfile|register30|loop[4].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[4]~16_combout ;
wire \myprocessor|choose_readA_data|out[4]~17_combout ;
wire \myprocessor|DX_readA|loop[4].a_dffe~q ;
wire \myprocessor|lw_0|out[4]~14_combout ;
wire \myprocessor|lw_0|out[4]~15_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor~combout ;
wire \myprocessor|my_alu|choose_operandB|out[3]~4_combout ;
wire \myprocessor|my_regfile|register31|loop[3].a_dffe~q ;
wire \myprocessor|X_control|and_17~combout ;
wire \myprocessor|my_regfile|choose_r30|out[7]~11_combout ;
wire \myprocessor|my_regfile|register30|loop[7].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[7]~22_combout ;
wire \myprocessor|my_regfile|register31|loop[7].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[7]~23_combout ;
wire \myprocessor|DX_readA|loop[7].a_dffe~q ;
wire \myprocessor|my_alu|left_shifter|select2|out[4]~4_combout ;
wire \myprocessor|X_control|and_7~3_combout ;
wire \myprocessor|and_add_o~0_combout ;
wire \myprocessor|and_add_o~1_combout ;
wire \myprocessor|and_mul_o~0_combout ;
wire \myprocessor|choose_readA_data|out[28]~48_combout ;
wire \myprocessor|DX_readA|loop[28].a_dffe~q ;
wire \myprocessor|lw_0|out[28]~61_combout ;
wire \myprocessor|lw_0|out[28]~62_combout ;
wire \myprocessor|MW_op_result|loop[25].a_dffe~q ;
wire \myprocessor|select_multdiv_mux|out[1]~58_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~55_combout ;
wire \myprocessor|select_data_opB|out[14]~18_combout ;
wire \myprocessor|select_data_opB|out[11]~15_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout ;
wire \myprocessor|my_regfile|choose_r30|out[13]~17_combout ;
wire \myprocessor|my_regfile|register30|loop[13].a_dffe~q ;
wire \myprocessor|DX_readB|loop[11].a_dffe~0_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~1_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~2_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~7_combout ;
wire \myprocessor|choose_readB_data|out[13]~29_combout ;
wire \myprocessor|DX_readB|loop[13].a_dffe~q ;
wire \myprocessor|lw_1|out[13]~26_combout ;
wire \myprocessor|lw_1|out[13]~27_combout ;
wire \myprocessor|select_data_opB|out[13]~19_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ;
wire \myprocessor|my_regfile|choose_r30|out[15]~19_combout ;
wire \myprocessor|my_regfile|register30|loop[15].a_dffe~q ;
wire \myprocessor|choose_readB_data|out[15]~31_combout ;
wire \myprocessor|DX_readB|loop[15].a_dffe~q ;
wire \myprocessor|lw_0|out[31]~65_combout ;
wire \myprocessor|choose_readA_data|out[23]~43_combout ;
wire \myprocessor|DX_readA|loop[23].a_dffe~q ;
wire \myprocessor|lw_0|out[23]~51_combout ;
wire \myprocessor|lw_0|out[23]~52_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[15]~12_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[18]~22_combout ;
wire \myprocessor|choose_readA_data|out[26]~44_combout ;
wire \myprocessor|DX_readA|loop[26].a_dffe~q ;
wire \myprocessor|lw_0|out[26]~53_combout ;
wire \myprocessor|lw_0|out[26]~54_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[22]~30_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[22]~31_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[19]~30_combout ;
wire \myprocessor|MW_op_result|loop[24].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout ;
wire \myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[8].a_dffe~q ;
wire \myprocessor|my_regfile|register31|loop[8].a_dffe~q ;
wire \myprocessor|my_regfile|choose_r30|out[8]~12_combout ;
wire \myprocessor|my_regfile|register30|loop[8].a_dffe~q ;
wire \myprocessor|choose_readB_data|out[8]~19_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~8_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~9_combout ;
wire \myprocessor|choose_readB_data|out[0]~3_combout ;
wire \myprocessor|choose_readB_data|out[8]~20_combout ;
wire \myprocessor|DX_readB|loop[8].a_dffe~q ;
wire \myprocessor|lw_1|out[8]~16_combout ;
wire \myprocessor|lw_1|out[8]~17_combout ;
wire \myprocessor|XM_readB|loop[8].a_dffe~q ;
wire \myprocessor|XM_readB|loop[9].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[8].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[8].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[8].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[8]~36_combout ;
wire \myprocessor|select_write_data_1|out[8]~68_combout ;
wire \myprocessor|choose_readA_data|out[8]~20_combout ;
wire \myprocessor|choose_readA_data|out[8]~21_combout ;
wire \myprocessor|DX_readA|loop[8].a_dffe~q ;
wire \myprocessor|lw_0|out[8]~18_combout ;
wire \myprocessor|lw_0|out[8]~19_combout ;
wire \myprocessor|select_data_opB|out[8]~13_combout ;
wire \myprocessor|my_alu|choose_operandB|out[8]~10_combout ;
wire \myprocessor|my_alu|choose_operandB|out[7]~9_combout ;
wire \myprocessor|my_regfile|choose_r30|out[6]~10_combout ;
wire \myprocessor|my_regfile|register30|loop[6].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[6]~14_combout ;
wire \myprocessor|my_regfile|register31|loop[6].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[6]~15_combout ;
wire \myprocessor|DX_readA|loop[6].a_dffe~q ;
wire \myprocessor|lw_0|out[6]~12_combout ;
wire \myprocessor|lw_0|out[6]~13_combout ;
wire \myprocessor|my_alu|choose_operandB|out[6]~7_combout ;
wire \myprocessor|my_alu|choose_operandB|out[6]~8_combout ;
wire \myprocessor|my_regfile|register31|loop[2].a_dffe~q ;
wire \myprocessor|my_regfile|choose_r30|out[2]~21_combout ;
wire \myprocessor|my_regfile|choose_r30|out[2]~4_combout ;
wire \myprocessor|my_alu|overflow_calc~2_combout ;
wire \myprocessor|my_alu|overflow_calc~3_combout ;
wire \myprocessor|my_regfile|choose_r30|out[2]~5_combout ;
wire \myprocessor|my_regfile|choose_r30|out[2]~6_combout ;
wire \myprocessor|my_regfile|register30|loop[2].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[2]~8_combout ;
wire \myprocessor|choose_readA_data|out[2]~9_combout ;
wire \myprocessor|DX_readA|loop[2].a_dffe~q ;
wire \myprocessor|lw_0|out[2]~6_combout ;
wire \myprocessor|lw_0|out[2]~7_combout ;
wire \myprocessor|my_alu|choose_operandB|out[1]~0_combout ;
wire \myprocessor|my_alu|choose_operandB|out[1]~1_combout ;
wire \myprocessor|my_alu|choose_operandB|out[1]~2_combout ;
wire \myprocessor|my_alu|my_adder|p_carry0|orG~0_combout ;
wire \myprocessor|my_alu|choose_operandB|out[2]~3_combout ;
wire \myprocessor|my_alu|my_adder|p_carry0|orG~1_combout ;
wire \myprocessor|my_alu|my_adder|p_carry0|orG~2_combout ;
wire \myprocessor|my_alu|my_adder|p_carry0|orG~3_combout ;
wire \myprocessor|my_alu|choose_operandB|out[5]~6_combout ;
wire \myprocessor|my_alu|my_adder|p_carry0|orG~4_combout ;
wire \myprocessor|my_alu|my_adder|p_carry0|orG~5_combout ;
wire \myprocessor|my_alu|my_adder|p_carry0|orG~6_combout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2_combout ;
wire \myprocessor|choose_readB_data|out[17]~33_combout ;
wire \myprocessor|DX_readB|loop[17].a_dffe~q ;
wire \myprocessor|my_alu|data_result[0]~0_combout ;
wire \myprocessor|my_alu|data_result[0]~1_combout ;
wire \myprocessor|select_data_opB|out[17]~21_combout ;
wire \myprocessor|my_alu|data_result[0]~2_combout ;
wire \myprocessor|select_multdiv_mux|out[17]~177_combout ;
wire \myprocessor|select_multdiv_mux|out[14]~307_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[12]~19_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[13]~12_combout ;
wire \myprocessor|my_regfile|register31|loop[9].a_dffe~feeder_combout ;
wire \myprocessor|my_regfile|register31|loop[9].a_dffe~q ;
wire \myprocessor|my_regfile|choose_r30|out[9]~13_combout ;
wire \myprocessor|my_regfile|register30|loop[9].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[9]~24_combout ;
wire \myprocessor|choose_readA_data|out[9]~25_combout ;
wire \myprocessor|DX_readA|loop[9].a_dffe~q ;
wire \myprocessor|lw_0|out[9]~66_combout ;
wire \myprocessor|lw_0|out[9]~22_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[13]~4_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[13]~13_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[15]~8_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[11]~9_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[13]~21_combout ;
wire \myprocessor|my_alu|choose_operandB|out[14]~16_combout ;
wire \myprocessor|my_alu|choose_operandB|out[13]~15_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[18]~20_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[25]~3_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[17]~4_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[17]~19_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~189_combout ;
wire \myprocessor|my_regfile|choose_r30|out[16]~20_combout ;
wire \myprocessor|my_regfile|register30|loop[16].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[16]~50_combout ;
wire \myprocessor|choose_readA_data|out[16]~36_combout ;
wire \myprocessor|DX_readA|loop[16].a_dffe~q ;
wire \myprocessor|my_alu|left_shifter|select4|out[15]~16_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[15]~17_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[15]~23_combout ;
wire \myprocessor|select_multdiv_mux|out[16]~308_combout ;
wire \myprocessor|select_data_opB|out[16]~22_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ;
wire \myprocessor|my_alu|choose_operandB|out[16]~18_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor~combout ;
wire \myprocessor|my_alu|choose_operandB|out[15]~17_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor~combout ;
wire \myprocessor|my_alu|choose_operandB|out[12]~14_combout ;
wire \myprocessor|my_alu|choose_operandB|out[11]~13_combout ;
wire \myprocessor|my_alu|choose_operandB|out[10]~12_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor~combout ;
wire \myprocessor|my_alu|choose_operandB|out[9]~11_combout ;
wire \myprocessor|my_alu|my_adder|p_carry1|or1~0_combout ;
wire \myprocessor|my_alu|my_adder|p_carry1|or1~1_combout ;
wire \myprocessor|my_alu|my_adder|p_carry1|or1~2_combout ;
wire \myprocessor|my_alu|my_adder|p_carry1|or1~3_combout ;
wire \myprocessor|my_alu|my_adder|p_carry1|or1~4_combout ;
wire \myprocessor|my_alu|my_adder|p_carry1|or1~5_combout ;
wire \myprocessor|my_alu|my_adder|p_carry1|or1~6_combout ;
wire \myprocessor|my_alu|my_adder|p_carry1|or1~7_combout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2_combout ;
wire \myprocessor|select_multdiv_mux|out[16]~170_combout ;
wire \myprocessor|select_multdiv_mux|out[16]~171_combout ;
wire \myprocessor|select_multdiv_mux|out[16]~172_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[17]~25_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[19]~24_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[19]~25_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[17]~18_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[21]~37_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[22]~38_combout ;
wire \myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[22]~39_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~211_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[21]~35_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[21]~28_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[21]~29_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[21]~36_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[21]~40_combout ;
wire \myprocessor|MW_op_result|loop[21].a_dffe~q ;
wire \myprocessor|choose_readB_data|out[19]~35_combout ;
wire \myprocessor|DX_readB|loop[19].a_dffe~q ;
wire \myprocessor|lw_1|out[19]~38_combout ;
wire \myprocessor|lw_1|out[19]~39_combout ;
wire \myprocessor|select_data_opB|out[19]~25_combout ;
wire \myprocessor|select_data_opB|out[20]~24_combout ;
wire \myprocessor|MW_op_result|loop[18].a_dffe~q ;
wire \myprocessor|XM_readB|loop[18].a_dffe~q ;
wire \myprocessor|XM_readB|loop[19].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[18].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[18].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[18]~46_combout ;
wire \myprocessor|choose_readB_data|out[18]~34_combout ;
wire \myprocessor|DX_readB|loop[18].a_dffe~q ;
wire \myprocessor|lw_1|out[18]~36_combout ;
wire \myprocessor|lw_1|out[18]~37_combout ;
wire \myprocessor|select_data_opB|out[18]~20_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[22].a_dffe~q ;
wire \myprocessor|choose_readB_data|out[22]~38_combout ;
wire \myprocessor|DX_readB|loop[22].a_dffe~q ;
wire \myprocessor|lw_1|out[22]~44_combout ;
wire \myprocessor|lw_1|out[22]~45_combout ;
wire \myprocessor|select_data_opB|out[22]~3_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[21].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24_combout ;
wire \myprocessor|MW_op_result|loop[20].a_dffe~q ;
wire \myprocessor|XM_readB|loop[21].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[20].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[20].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[20]~48_combout ;
wire \myprocessor|choose_readA_data|out[20]~38_combout ;
wire \myprocessor|DX_readA|loop[20].a_dffe~q ;
wire \myprocessor|lw_0|out[20]~41_combout ;
wire \myprocessor|lw_0|out[20]~42_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~302_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~206_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~207_combout ;
wire \myprocessor|my_alu|left_shifter|select16|out[20]~0_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[24]~22_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[20]~23_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[27]~7_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[19]~8_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[19]~21_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~203_combout ;
wire \myprocessor|my_alu|choose_operandB|out[20]~22_combout ;
wire \myprocessor|my_alu|choose_operandB|out[19]~21_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ;
wire \myprocessor|my_alu|choose_operandB|out[18]~20_combout ;
wire \myprocessor|my_alu|choose_operandB|out[17]~19_combout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~3 ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5 ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~7 ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9 ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~204_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~205_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~208_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~209_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout ;
wire \myprocessor|select_multdiv_mux|out[20]~210_combout ;
wire \myprocessor|XM_op_result|loop[20].a_dffe~q ;
wire \myprocessor|choose_readB_data|out[20]~36_combout ;
wire \myprocessor|DX_readB|loop[20].a_dffe~q ;
wire \myprocessor|lw_1|out[20]~40_combout ;
wire \myprocessor|lw_1|out[20]~41_combout ;
wire \myprocessor|XM_readB|loop[20].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[21].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[21].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[21]~49_combout ;
wire \myprocessor|choose_readB_data|out[21]~37_combout ;
wire \myprocessor|DX_readB|loop[21].a_dffe~q ;
wire \myprocessor|lw_1|out[21]~42_combout ;
wire \myprocessor|lw_1|out[21]~43_combout ;
wire \myprocessor|select_data_opB|out[21]~23_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~303_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~196_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~212_combout ;
wire \myprocessor|my_alu|choose_operandB|out[21]~23_combout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~11 ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~213_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~214_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~215_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~216_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder5|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[21]~217_combout ;
wire \myprocessor|select_multdiv_mux|out[21]~218_combout ;
wire \myprocessor|XM_op_result|loop[21].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[21]~40_combout ;
wire \myprocessor|DX_readA|loop[21].a_dffe~q ;
wire \myprocessor|lw_0|out[21]~45_combout ;
wire \myprocessor|lw_0|out[21]~46_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[17]~19_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[17]~20_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[17]~26_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[17]~27_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[16]~15_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[16]~16_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[16]~17_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[18]~21_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[18]~23_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[16]~24_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[16]~59_combout ;
wire \myprocessor|select_multdiv_mux|out[16]~169_combout ;
wire \myprocessor|select_multdiv_mux|out[16]~173_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[20].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[19].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[18].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[17].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20_combout ;
wire \myprocessor|select_multdiv_mux|out[16]~174_combout ;
wire \myprocessor|select_multdiv_mux|out[16]~175_combout ;
wire \myprocessor|XM_op_result|loop[16].a_dffe~q ;
wire \myprocessor|lw_0|out[16]~37_combout ;
wire \myprocessor|lw_0|out[16]~38_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[24]~1_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[16]~2_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[12]~10_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[16]~18_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~187_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~188_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~190_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[19]~31_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[19]~32_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[18]~28_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[18]~29_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~186_combout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~185_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~191_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~192_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~193_combout ;
wire \myprocessor|select_multdiv_mux|out[18]~194_combout ;
wire \myprocessor|XM_op_result|loop[18].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[18]~35_combout ;
wire \myprocessor|DX_readA|loop[18].a_dffe~q ;
wire \myprocessor|lw_0|out[18]~35_combout ;
wire \myprocessor|lw_0|out[18]~36_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[14]~10_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[14]~11_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[12]~19_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[4]~4_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[12]~20_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[12]~6_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ;
wire \myprocessor|select_multdiv_mux|out[12]~141_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[13]~19_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[13]~8_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[13]~9_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[13]~20_combout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~3 ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5 ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~7 ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9 ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[14]~6_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[10]~7_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[12]~2_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[12]~11_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[12]~20_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[10]~16_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[9]~5_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[11]~18_combout ;
wire \myprocessor|select_multdiv_mux|out[12]~144_combout ;
wire \myprocessor|select_multdiv_mux|out[12]~142_combout ;
wire \myprocessor|select_multdiv_mux|out[12]~143_combout ;
wire \myprocessor|select_multdiv_mux|out[12]~145_combout ;
wire \myprocessor|select_multdiv_mux|out[12]~146_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[13].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16_combout ;
wire \myprocessor|select_multdiv_mux|out[12]~147_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~1_combout ;
wire \myprocessor|select_multdiv_mux|out[12]~148_combout ;
wire \myprocessor|XM_op_result|loop[12].a_dffe~q ;
wire \myprocessor|my_regfile|choose_r30|out[12]~16_combout ;
wire \myprocessor|my_regfile|register30|loop[12].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[12]~28_combout ;
wire \myprocessor|my_regfile|register31|loop[12].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[12]~29_combout ;
wire \myprocessor|DX_readA|loop[12].a_dffe~q ;
wire \myprocessor|lw_0|out[12]~25_combout ;
wire \myprocessor|lw_0|out[12]~26_combout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~11 ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13 ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14_combout ;
wire \myprocessor|select_multdiv_mux|out[14]~157_combout ;
wire \myprocessor|select_multdiv_mux|out[14]~158_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[14]~21_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[14]~22_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[14]~22_combout ;
wire \myprocessor|select_multdiv_mux|out[14]~156_combout ;
wire \myprocessor|select_multdiv_mux|out[14]~159_combout ;
wire \myprocessor|select_multdiv_mux|out[14]~160_combout ;
wire \myprocessor|select_multdiv_mux|out[14]~161_combout ;
wire \myprocessor|XM_op_result|loop[14].a_dffe~q ;
wire \myprocessor|my_regfile|choose_r30|out[14]~18_combout ;
wire \myprocessor|my_regfile|register30|loop[14].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[14]~32_combout ;
wire \myprocessor|DX_readA|loop[14].a_dffe~q ;
wire \myprocessor|lw_0|out[14]~29_combout ;
wire \myprocessor|lw_0|out[14]~30_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[14]~14_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[14]~15_combout ;
wire \myprocessor|select_multdiv_mux|out[17]~178_combout ;
wire \myprocessor|select_multdiv_mux|out[19]~179_combout ;
wire \myprocessor|select_multdiv_mux|out[17]~180_combout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4_combout ;
wire \myprocessor|select_multdiv_mux|out[17]~181_combout ;
wire \myprocessor|select_multdiv_mux|out[17]~176_combout ;
wire \myprocessor|select_multdiv_mux|out[17]~182_combout ;
wire \myprocessor|select_multdiv_mux|out[17]~183_combout ;
wire \myprocessor|select_multdiv_mux|out[17]~184_combout ;
wire \myprocessor|XM_op_result|loop[17].a_dffe~q ;
wire \myprocessor|lw_1|out[17]~34_combout ;
wire \myprocessor|lw_1|out[17]~35_combout ;
wire \myprocessor|XM_readB|loop[17].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[16].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[16].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[16].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[16]~44_combout ;
wire \myprocessor|choose_readB_data|out[16]~32_combout ;
wire \myprocessor|DX_readB|loop[16].a_dffe~q ;
wire \myprocessor|lw_1|out[16]~32_combout ;
wire \myprocessor|lw_1|out[16]~33_combout ;
wire \myprocessor|XM_readB|loop[16].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[17].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[17].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[17].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[17]~45_combout ;
wire \myprocessor|choose_readA_data|out[17]~37_combout ;
wire \myprocessor|DX_readA|loop[17].a_dffe~q ;
wire \myprocessor|lw_0|out[17]~39_combout ;
wire \myprocessor|lw_0|out[17]~40_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[9]~13_combout ;
wire \myprocessor|my_alu|right_shifter|select16|out[9]~2_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[9]~14_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[9]~18_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[11]~4_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[11]~17_combout ;
wire \myprocessor|my_alu|right_shifter|select16|out[11]~1_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[11]~18_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~110_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~111_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~112_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[8]~13_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[8]~3_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[6]~9_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[8]~14_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~108_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[0]~0_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[7]~11_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[7]~12_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~107_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~109_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[8]~11_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[8]~12_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[6]~12_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[8]~17_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~113_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~114_combout ;
wire \myprocessor|select_multdiv_mux|out[8]~115_combout ;
wire \myprocessor|XM_op_result|loop[8].a_dffe~q ;
wire \myprocessor|XM_readB|loop[25].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[24].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[24].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[24]~52_combout ;
wire \myprocessor|choose_readA_data|out[24]~42_combout ;
wire \myprocessor|DX_readA|loop[24].a_dffe~q ;
wire \myprocessor|lw_0|out[24]~49_combout ;
wire \myprocessor|lw_0|out[24]~50_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[20]~26_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[20]~27_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[20]~33_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[20]~34_combout ;
wire \myprocessor|select_multdiv_mux|out[19]~195_combout ;
wire \myprocessor|select_multdiv_mux|out[19]~301_combout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8_combout ;
wire \myprocessor|select_multdiv_mux|out[19]~197_combout ;
wire \myprocessor|select_multdiv_mux|out[19]~198_combout ;
wire \myprocessor|select_multdiv_mux|out[19]~199_combout ;
wire \myprocessor|select_multdiv_mux|out[19]~200_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder3|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[19]~201_combout ;
wire \myprocessor|select_multdiv_mux|out[19]~202_combout ;
wire \myprocessor|XM_op_result|loop[19].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[19].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[19].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[19].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[19]~47_combout ;
wire \myprocessor|choose_readA_data|out[19]~39_combout ;
wire \myprocessor|DX_readA|loop[19].a_dffe~q ;
wire \myprocessor|lw_0|out[19]~43_combout ;
wire \myprocessor|lw_0|out[19]~44_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[15]~13_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[15]~14_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[15]~23_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[15]~58_combout ;
wire \myprocessor|select_multdiv_mux|out[15]~162_combout ;
wire \myprocessor|choose_readA_data|out[15]~33_combout ;
wire \myprocessor|DX_readA|loop[15].a_dffe~q ;
wire \myprocessor|lw_0|out[15]~31_combout ;
wire \myprocessor|select_multdiv_mux|out[15]~163_combout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~15 ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16_combout ;
wire \myprocessor|select_multdiv_mux|out[15]~164_combout ;
wire \myprocessor|select_multdiv_mux|out[15]~300_combout ;
wire \myprocessor|select_multdiv_mux|out[15]~165_combout ;
wire \myprocessor|select_multdiv_mux|out[15]~166_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder7|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[15]~167_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[16].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19_combout ;
wire \myprocessor|select_multdiv_mux|out[15]~168_combout ;
wire \myprocessor|XM_op_result|loop[15].a_dffe~q ;
wire \myprocessor|lw_1|out[15]~30_combout ;
wire \myprocessor|lw_1|out[15]~31_combout ;
wire \myprocessor|select_data_opB|out[15]~17_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[15].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[14].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17_combout ;
wire \myprocessor|select_multdiv_mux|out[13]~299_combout ;
wire \myprocessor|select_imm_or~1_combout ;
wire \myprocessor|select_multdiv_mux|out[13]~150_combout ;
wire \myprocessor|select_multdiv_mux|out[13]~151_combout ;
wire \myprocessor|select_multdiv_mux|out[13]~152_combout ;
wire \myprocessor|select_multdiv_mux|out[13]~149_combout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12_combout ;
wire \myprocessor|select_multdiv_mux|out[13]~153_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder5|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[13]~154_combout ;
wire \myprocessor|select_multdiv_mux|out[13]~155_combout ;
wire \myprocessor|XM_op_result|loop[13].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[13].a_dffe~q ;
wire \myprocessor|XM_readB|loop[13].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[13].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[13].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[13]~41_combout ;
wire \myprocessor|choose_readA_data|out[13]~34_combout ;
wire \myprocessor|DX_readA|loop[13].a_dffe~q ;
wire \myprocessor|lw_0|out[13]~33_combout ;
wire \myprocessor|lw_0|out[13]~34_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[5]~9_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[13]~21_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[13]~22_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[7]~14_combout ;
wire \myprocessor|select_multdiv_mux|out[6]~93_combout ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9 ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~11 ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12_combout ;
wire \myprocessor|select_multdiv_mux|out[6]~94_combout ;
wire \myprocessor|select_multdiv_mux|out[6]~95_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[6]~5_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[6]~10_combout ;
wire \myprocessor|select_multdiv_mux|out[6]~96_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[6]~1_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[6]~0_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[6]~2_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[10]~15_combout ;
wire \myprocessor|my_alu|right_shifter|select16|out[10]~0_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[10]~16_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[4]~9_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[6]~13_combout ;
wire \myprocessor|select_multdiv_mux|out[6]~97_combout ;
wire \myprocessor|select_multdiv_mux|out[6]~98_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~2_combout ;
wire \myprocessor|select_multdiv_mux|out[6]~99_combout ;
wire \myprocessor|XM_op_result|loop[6].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[5].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[5].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[5].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[5]~64_combout ;
wire \myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[5].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[5]~65_combout ;
wire \myprocessor|my_regfile|choose_r30|out[5]~9_combout ;
wire \myprocessor|my_regfile|register30|loop[5].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[5]~18_combout ;
wire \myprocessor|my_regfile|register31|loop[5].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[5]~19_combout ;
wire \myprocessor|DX_readA|loop[5].a_dffe~q ;
wire \myprocessor|lw_0|out[5]~16_combout ;
wire \myprocessor|lw_0|out[5]~17_combout ;
wire \myprocessor|my_alu|left_shifter|select16|out[21]~1_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[25]~24_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ;
wire \myprocessor|select_multdiv_mux|out[24]~237_combout ;
wire \myprocessor|select_data_opB|out[24]~0_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor~combout ;
wire \myprocessor|my_alu|choose_operandB|out[24]~26_combout ;
wire \myprocessor|my_alu|choose_operandB|out[23]~25_combout ;
wire \myprocessor|my_alu|my_adder|p_carry2|or1~0_combout ;
wire \myprocessor|my_alu|my_adder|p_carry2|or1~1_combout ;
wire \myprocessor|my_alu|my_adder|p_carry2|or1~2_combout ;
wire \myprocessor|my_alu|my_adder|p_carry2|or1~3_combout ;
wire \myprocessor|my_alu|my_adder|p_carry2|or1~4_combout ;
wire \myprocessor|my_alu|my_adder|p_carry2|or1~5_combout ;
wire \myprocessor|my_alu|choose_operandB|out[22]~24_combout ;
wire \myprocessor|my_alu|my_adder|p_carry2|or1~6_combout ;
wire \myprocessor|my_alu|my_adder|p_carry2|or1~7_combout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2_combout ;
wire \myprocessor|select_multdiv_mux|out[24]~236_combout ;
wire \myprocessor|select_multdiv_mux|out[24]~238_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[25]~48_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[25]~47_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[25]~49_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[25]~50_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[24]~44_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[24]~45_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[24]~46_combout ;
wire \myprocessor|select_multdiv_mux|out[24]~235_combout ;
wire \myprocessor|select_multdiv_mux|out[24]~240_combout ;
wire \myprocessor|select_multdiv_mux|out[24]~241_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout ;
wire \myprocessor|select_multdiv_mux|out[24]~242_combout ;
wire \myprocessor|XM_op_result|loop[24].a_dffe~q ;
wire \myprocessor|choose_readB_data|out[24]~40_combout ;
wire \myprocessor|DX_readB|loop[24].a_dffe~q ;
wire \myprocessor|lw_1|out[24]~48_combout ;
wire \myprocessor|lw_1|out[24]~49_combout ;
wire \myprocessor|XM_readB|loop[24].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[25].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[25].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[25]~53_combout ;
wire \myprocessor|choose_readA_data|out[25]~46_combout ;
wire \myprocessor|DX_readA|loop[25].a_dffe~q ;
wire \myprocessor|lw_0|out[25]~57_combout ;
wire \myprocessor|lw_0|out[25]~58_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[31]~30_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[59].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[2].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[1].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[0].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~9_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[58].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~23_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[57].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~22_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[56].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[55].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~15_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[53].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~12_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~10_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~8_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~6_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~16_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~feeder_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~13_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~feeder_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~11_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~9_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~7_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~5_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83_combout ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~16_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~13_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout ;
wire \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~10_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~7_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout ;
wire \myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~5_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[33].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~3_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[32].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~4 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~8 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~14 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~17 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~19_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~8 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~12 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~17 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~19_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~7 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~11 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~16 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~18_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[54].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~7_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~0_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~6_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~8_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~8 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~13 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~17 ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~24_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[62].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~25_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[61].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~14_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[60].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~12_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout ;
wire \myprocessor|and_mul_o~4_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~0_combout ;
wire \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~9_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~10_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~9_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~10_combout ;
wire \myprocessor|and_mul_o~5_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~6_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~7_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~8_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~5_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~0_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~1_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~2_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~3_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~4_combout ;
wire \myprocessor|and_mul_o~1_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~5_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~0_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~1_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~2_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~3_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~4_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~6_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~7_combout ;
wire \myprocessor|my_multdiv|multiply|and33_1|my_and~8_combout ;
wire \myprocessor|and_mul_o~2_combout ;
wire \myprocessor|and_mul_o~3_combout ;
wire \myprocessor|and_mul_o~6_combout ;
wire \myprocessor|my_regfile|choose_r30|out[1]~22_combout ;
wire \myprocessor|my_regfile|choose_r30|out[1]~23_combout ;
wire \myprocessor|my_regfile|register30|loop[1].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[1]~12_combout ;
wire \myprocessor|my_regfile|register31|loop[1].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[1]~13_combout ;
wire \myprocessor|DX_readA|loop[1].a_dffe~q ;
wire \myprocessor|lw_0|out[1]~10_combout ;
wire \myprocessor|lw_0|out[1]~11_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[7]~7_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[5]~8_combout ;
wire \myprocessor|select_multdiv_mux|out[5]~88_combout ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[4]~6_combout ;
wire \myprocessor|select_multdiv_mux|out[5]~87_combout ;
wire \myprocessor|select_multdiv_mux|out[5]~89_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[5]~11_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[5]~8_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[5]~10_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ;
wire \myprocessor|select_multdiv_mux|out[5]~86_combout ;
wire \myprocessor|select_multdiv_mux|out[5]~90_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder5|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[5]~91_combout ;
wire \myprocessor|select_multdiv_mux|out[5]~92_combout ;
wire \myprocessor|XM_op_result|loop[5].a_dffe~q ;
wire \myprocessor|XM_readB|loop[15].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[14].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[14].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[14].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[14]~42_combout ;
wire \myprocessor|choose_readB_data|out[14]~30_combout ;
wire \myprocessor|DX_readB|loop[14].a_dffe~q ;
wire \myprocessor|lw_1|out[14]~28_combout ;
wire \myprocessor|lw_1|out[14]~29_combout ;
wire \myprocessor|XM_readB|loop[14].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[15].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[15].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[15].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[15]~43_combout ;
wire \myprocessor|lw_0|out[15]~32_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[7]~6_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[7]~7_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[7]~15_combout ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~13 ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14_combout ;
wire \myprocessor|select_multdiv_mux|out[7]~101_combout ;
wire \myprocessor|select_multdiv_mux|out[7]~102_combout ;
wire \myprocessor|select_multdiv_mux|out[7]~100_combout ;
wire \myprocessor|select_multdiv_mux|out[7]~103_combout ;
wire \myprocessor|select_multdiv_mux|out[7]~104_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder7|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[7]~105_combout ;
wire \myprocessor|select_multdiv_mux|out[7]~106_combout ;
wire \myprocessor|XM_op_result|loop[7].a_dffe~q ;
wire \myprocessor|lw_0|out[7]~20_combout ;
wire \myprocessor|lw_0|out[7]~21_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[23]~9_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[23]~10_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[25]~24_combout ;
wire \myprocessor|select_multdiv_mux|out[23]~229_combout ;
wire \myprocessor|select_multdiv_mux|out[23]~227_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[23]~41_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[23]~42_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[23]~43_combout ;
wire \myprocessor|select_multdiv_mux|out[23]~228_combout ;
wire \myprocessor|select_multdiv_mux|out[23]~230_combout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13 ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~15 ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16_combout ;
wire \myprocessor|select_multdiv_mux|out[23]~231_combout ;
wire \myprocessor|select_multdiv_mux|out[23]~232_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder7|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[23]~233_combout ;
wire \myprocessor|select_multdiv_mux|out[23]~234_combout ;
wire \myprocessor|XM_op_result|loop[23].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[23].a_dffe~q ;
wire \myprocessor|XM_readB|loop[22].a_dffe~q ;
wire \myprocessor|XM_readB|loop[23].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[23].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[23].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[23]~51_combout ;
wire \myprocessor|choose_readB_data|out[23]~39_combout ;
wire \myprocessor|DX_readB|loop[23].a_dffe~q ;
wire \myprocessor|lw_1|out[23]~46_combout ;
wire \myprocessor|lw_1|out[23]~47_combout ;
wire \myprocessor|select_data_opB|out[23]~2_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ;
wire \myprocessor|my_multdiv|data_exception~0_combout ;
wire \myprocessor|my_multdiv|data_exception~1_combout ;
wire \myprocessor|my_multdiv|data_exception~2_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ;
wire \myprocessor|my_multdiv|data_exception~3_combout ;
wire \myprocessor|my_multdiv|data_exception~4_combout ;
wire \myprocessor|my_multdiv|data_exception~5_combout ;
wire \myprocessor|my_multdiv|data_exception~6_combout ;
wire \myprocessor|my_multdiv|data_exception~7_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout ;
wire \myprocessor|my_multdiv|data_exception~8_combout ;
wire \myprocessor|my_multdiv|data_exception~9_combout ;
wire \myprocessor|my_multdiv|data_exception~10_combout ;
wire \myprocessor|set_rstatus_we~2_combout ;
wire \myprocessor|my_multdiv|multiply|and33_2|my_and~11_combout ;
wire \myprocessor|my_multdiv|data_exception~15_combout ;
wire \myprocessor|my_multdiv|data_exception~11_combout ;
wire \myprocessor|my_multdiv|data_exception~12_combout ;
wire \myprocessor|my_multdiv|data_exception~13_combout ;
wire \myprocessor|my_multdiv|data_exception~14_combout ;
wire \myprocessor|my_multdiv|data_exception~16_combout ;
wire \myprocessor|set_rstatus_we~3_combout ;
wire \myprocessor|my_regfile|choose_r30|out[3]~7_combout ;
wire \myprocessor|my_regfile|register30|loop[3].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[3]~10_combout ;
wire \myprocessor|choose_readA_data|out[3]~11_combout ;
wire \myprocessor|DX_readA|loop[3].a_dffe~q ;
wire \myprocessor|lw_0|out[3]~8_combout ;
wire \myprocessor|lw_0|out[3]~9_combout ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1 ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~3 ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5 ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~7 ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8_combout ;
wire \myprocessor|select_multdiv_mux|out[4]~81_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[2]~1_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[3]~3_combout ;
wire \myprocessor|select_multdiv_mux|out[4]~80_combout ;
wire \myprocessor|select_multdiv_mux|out[4]~82_combout ;
wire \myprocessor|select_multdiv_mux|out[4]~79_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[4]~3_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[4]~5_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[4]~6_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[4]~10_combout ;
wire \myprocessor|select_multdiv_mux|out[4]~83_combout ;
wire \myprocessor|select_multdiv_mux|out[4]~84_combout ;
wire \myprocessor|select_multdiv_mux|out[4]~85_combout ;
wire \myprocessor|XM_op_result|loop[4].a_dffe~q ;
wire \myprocessor|XM_readB|loop[27].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[27].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[27].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[27]~55_combout ;
wire \myprocessor|choose_readA_data|out[27]~45_combout ;
wire \myprocessor|DX_readA|loop[27].a_dffe~q ;
wire \myprocessor|lw_0|out[27]~55_combout ;
wire \myprocessor|lw_0|out[27]~56_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[27]~54_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[27]~55_combout ;
wire \myprocessor|select_multdiv_mux|out[26]~306_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[26]~52_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[26]~51_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[26]~53_combout ;
wire \myprocessor|my_alu|choose_operandB|out[26]~28_combout ;
wire \myprocessor|my_alu|choose_operandB|out[25]~27_combout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~3 ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5 ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6_combout ;
wire \myprocessor|select_multdiv_mux|out[26]~252_combout ;
wire \myprocessor|select_multdiv_mux|out[26]~253_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[25]~13_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[25]~14_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[25]~29_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[25]~25_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[24]~11_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[24]~12_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[24]~28_combout ;
wire \myprocessor|my_alu|left_shifter|select16|out[22]~2_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[26]~26_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[26]~15_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[26]~5_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[26]~16_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[26]~30_combout ;
wire \myprocessor|select_multdiv_mux|out[27]~250_combout ;
wire \myprocessor|select_multdiv_mux|out[26]~251_combout ;
wire \myprocessor|select_multdiv_mux|out[26]~254_combout ;
wire \myprocessor|select_multdiv_mux|out[26]~255_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout ;
wire \myprocessor|select_multdiv_mux|out[26]~256_combout ;
wire \myprocessor|XM_op_result|loop[26].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[26].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[26].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[26].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[26]~54_combout ;
wire \myprocessor|choose_readB_data|out[26]~42_combout ;
wire \myprocessor|DX_readB|loop[26].a_dffe~q ;
wire \myprocessor|lw_1|out[26]~52_combout ;
wire \myprocessor|lw_1|out[26]~53_combout ;
wire \myprocessor|select_data_opB|out[26]~27_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor~combout ;
wire \myprocessor|my_alu|choose_operandB|out[27]~29_combout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~7 ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[28]~56_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[28]~57_combout ;
wire \myprocessor|select_multdiv_mux|out[27]~257_combout ;
wire \myprocessor|select_multdiv_mux|out[27]~258_combout ;
wire \myprocessor|select_multdiv_mux|out[27]~259_combout ;
wire \myprocessor|select_multdiv_mux|out[27]~260_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[27]~27_combout ;
wire \myprocessor|select_multdiv_mux|out[27]~261_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[27]~262_combout ;
wire \myprocessor|select_multdiv_mux|out[27]~263_combout ;
wire \myprocessor|XM_op_result|loop[27].a_dffe~q ;
wire \myprocessor|choose_readB_data|out[27]~43_combout ;
wire \myprocessor|DX_readB|loop[27].a_dffe~q ;
wire \myprocessor|lw_1|out[27]~54_combout ;
wire \myprocessor|lw_1|out[27]~55_combout ;
wire \myprocessor|select_data_opB|out[27]~28_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout ;
wire \myprocessor|my_alu|choose_operandB|out[29]~31_combout ;
wire \myprocessor|my_alu|choose_operandB|out[28]~30_combout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9 ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~11 ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13 ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~15 ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ;
wire \myprocessor|and_addi_o~1_combout ;
wire \myprocessor|set_rstatus_we~4_combout ;
wire \myprocessor|set_rstatus_we~combout ;
wire \myprocessor|my_regfile|register30|loop[10].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[10]~26_combout ;
wire \myprocessor|my_regfile|register31|loop[10].a_dffe~feeder_combout ;
wire \myprocessor|my_regfile|register31|loop[10].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[10]~27_combout ;
wire \myprocessor|DX_readA|loop[10].a_dffe~q ;
wire \myprocessor|lw_0|out[10]~23_combout ;
wire \myprocessor|lw_0|out[10]~24_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[18]~6_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[22]~27_combout ;
wire \myprocessor|select_multdiv_mux|out[25]~239_combout ;
wire \myprocessor|select_multdiv_mux|out[25]~243_combout ;
wire \myprocessor|select_multdiv_mux|out[25]~244_combout ;
wire \myprocessor|select_multdiv_mux|out[25]~246_combout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4_combout ;
wire \myprocessor|select_multdiv_mux|out[25]~245_combout ;
wire \myprocessor|select_multdiv_mux|out[25]~247_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[25]~248_combout ;
wire \myprocessor|select_multdiv_mux|out[25]~249_combout ;
wire \myprocessor|XM_op_result|loop[25].a_dffe~q ;
wire \myprocessor|choose_readB_data|out[25]~41_combout ;
wire \myprocessor|DX_readB|loop[25].a_dffe~q ;
wire \myprocessor|lw_1|out[25]~50_combout ;
wire \myprocessor|lw_1|out[25]~51_combout ;
wire \myprocessor|select_data_opB|out[25]~26_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[26].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[25].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[24].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[23].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~304_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~219_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~220_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~221_combout ;
wire \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~222_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~223_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~224_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~225_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~2_combout ;
wire \myprocessor|select_multdiv_mux|out[22]~226_combout ;
wire \myprocessor|XM_op_result|loop[22].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[22].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[22].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[22].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[22]~50_combout ;
wire \myprocessor|choose_readA_data|out[22]~41_combout ;
wire \myprocessor|DX_readA|loop[22].a_dffe~q ;
wire \myprocessor|lw_0|out[22]~47_combout ;
wire \myprocessor|lw_0|out[22]~48_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[14]~23_combout ;
wire \myprocessor|my_alu|right_shifter|select8|out[14]~24_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[8]~16_combout ;
wire \myprocessor|select_multdiv_mux|out[9]~119_combout ;
wire \myprocessor|select_multdiv_mux|out[9]~117_combout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4_combout ;
wire \myprocessor|select_multdiv_mux|out[9]~118_combout ;
wire \myprocessor|select_multdiv_mux|out[9]~120_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[9]~15_combout ;
wire \myprocessor|select_multdiv_mux|out[9]~116_combout ;
wire \myprocessor|select_multdiv_mux|out[9]~121_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder1|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[9]~122_combout ;
wire \myprocessor|select_multdiv_mux|out[9]~123_combout ;
wire \myprocessor|XM_op_result|loop[9].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[9].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[9].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[9].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[9]~37_combout ;
wire \myprocessor|select_write_data_1|out[9]~69_combout ;
wire \myprocessor|choose_readB_data|out[9]~21_combout ;
wire \myprocessor|choose_readB_data|out[9]~22_combout ;
wire \myprocessor|DX_readB|loop[9].a_dffe~q ;
wire \myprocessor|lw_1|out[9]~18_combout ;
wire \myprocessor|lw_1|out[9]~19_combout ;
wire \myprocessor|select_data_opB|out[9]~11_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[11].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[10].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[9].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[8].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[7].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[6].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[5].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[4].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7_combout ;
wire \myprocessor|select_multdiv_mux|out[3]~74_combout ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6_combout ;
wire \myprocessor|select_multdiv_mux|out[3]~73_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[2]~2_combout ;
wire \myprocessor|select_multdiv_mux|out[3]~75_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[3]~2_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ;
wire \myprocessor|select_multdiv_mux|out[3]~72_combout ;
wire \myprocessor|select_multdiv_mux|out[3]~76_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder3|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[3]~77_combout ;
wire \myprocessor|select_multdiv_mux|out[3]~78_combout ;
wire \myprocessor|XM_op_result|loop[3].a_dffe~q ;
wire \myprocessor|XM_readB|loop[3].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[2].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[2].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[2].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[2]~31_combout ;
wire \myprocessor|select_write_data_1|out[2]~61_combout ;
wire \myprocessor|choose_readB_data|out[2]~7_combout ;
wire \myprocessor|choose_readB_data|out[2]~8_combout ;
wire \myprocessor|DX_readB|loop[2].a_dffe~q ;
wire \myprocessor|lw_1|out[2]~4_combout ;
wire \myprocessor|lw_1|out[2]~5_combout ;
wire \myprocessor|XM_readB|loop[2].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[3].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[3].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[3].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[3]~32_combout ;
wire \myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[3].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[3]~62_combout ;
wire \myprocessor|choose_readB_data|out[3]~9_combout ;
wire \myprocessor|choose_readB_data|out[3]~10_combout ;
wire \myprocessor|DX_readB|loop[3].a_dffe~q ;
wire \myprocessor|lw_1|out[3]~6_combout ;
wire \myprocessor|lw_1|out[3]~7_combout ;
wire \myprocessor|select_data_opB|out[3]~5_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[3].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6_combout ;
wire \myprocessor|select_multdiv_mux|out[2]~66_combout ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~59_combout ;
wire \myprocessor|select_multdiv_mux|out[2]~65_combout ;
wire \myprocessor|select_multdiv_mux|out[2]~67_combout ;
wire \myprocessor|select_multdiv_mux|out[2]~68_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[2]~0_combout ;
wire \myprocessor|my_alu|right_shifter|select4|out[2]~1_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[2]~7_combout ;
wire \myprocessor|select_multdiv_mux|out[2]~69_combout ;
wire \myprocessor|select_multdiv_mux|out[2]~70_combout ;
wire \myprocessor|select_multdiv_mux|out[2]~71_combout ;
wire \myprocessor|XM_op_result|loop[2].a_dffe~q ;
wire \myprocessor|XM_readB|loop[1].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[1].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[1].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[1].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[1]~30_combout ;
wire \myprocessor|select_write_data_1|out[1]~60_combout ;
wire \myprocessor|choose_readB_data|out[1]~5_combout ;
wire \myprocessor|choose_readB_data|out[1]~6_combout ;
wire \myprocessor|DX_readB|loop[1].a_dffe~q ;
wire \myprocessor|lw_1|out[1]~2_combout ;
wire \myprocessor|lw_1|out[1]~3_combout ;
wire \myprocessor|select_data_opB|out[1]~7_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~298_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~53_combout ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[1]~4_combout ;
wire \myprocessor|my_alu|right_shifter|select2|out[1]~5_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~56_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~57_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~54_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~60_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~62_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~63_combout ;
wire \myprocessor|select_multdiv_mux|out[1]~64_combout ;
wire \myprocessor|XM_op_result|loop[1].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[0].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[0].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[0]~29_combout ;
wire \myprocessor|MW_pc_plus_one|loop[0].a_dffe~0_combout ;
wire \myprocessor|MW_pc_plus_one|loop[0].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[0]~73_combout ;
wire \myprocessor|my_regfile|register31|loop[0].a_dffe~q ;
wire \myprocessor|choose_rs5|out[0]~0_combout ;
wire \myprocessor|choose_rs5|out[0]~1_combout ;
wire \myprocessor|my_regfile|register30|loop[0].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[0]~5_combout ;
wire \myprocessor|choose_readA_data|out[0]~7_combout ;
wire \myprocessor|DX_readA|loop[0].a_dffe~q ;
wire \myprocessor|lw_0|out[0]~4_combout ;
wire \myprocessor|lw_0|out[0]~5_combout ;
wire \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout ;
wire \myprocessor|select_multdiv_mux|out[0]~46_combout ;
wire \myprocessor|select_multdiv_mux|out[0]~47_combout ;
wire \myprocessor|my_alu|right_shifter|select1|out[0]~0_combout ;
wire \myprocessor|my_alu|right_shifter|select1|out[0]~1_combout ;
wire \myprocessor|my_alu|right_shifter|select1|out[0]~2_combout ;
wire \myprocessor|my_alu|right_shifter|select1|out[0]~3_combout ;
wire \myprocessor|my_alu|right_shifter|select1|out[0]~4_combout ;
wire \myprocessor|select_multdiv_mux|out[0]~45_combout ;
wire \myprocessor|select_multdiv_mux|out[0]~48_combout ;
wire \myprocessor|select_multdiv_mux|out[0]~49_combout ;
wire \myprocessor|select_multdiv_mux|out[0]~50_combout ;
wire \myprocessor|select_multdiv_mux|out[0]~44_combout ;
wire \myprocessor|select_multdiv_mux|out[0]~51_combout ;
wire \myprocessor|XM_op_result|loop[0].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[12].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[12].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[12]~40_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a10 ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a11 ;
wire \myprocessor|PC_adder_1|add1|full_adder1|and_2~combout ;
wire \myprocessor|PC_adder_1|add1|full_adder3|and_2~combout ;
wire \myprocessor|MW_pc_plus_one|loop[12].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[12]~72_combout ;
wire \myprocessor|choose_readB_data|out[12]~27_combout ;
wire \myprocessor|choose_readB_data|out[12]~28_combout ;
wire \myprocessor|DX_readB|loop[12].a_dffe~q ;
wire \myprocessor|lw_1|out[12]~24_combout ;
wire \myprocessor|lw_1|out[12]~25_combout ;
wire \myprocessor|select_data_opB|out[12]~14_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[12].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15_combout ;
wire \myprocessor|select_multdiv_mux|out[11]~137_combout ;
wire \myprocessor|select_multdiv_mux|out[11]~135_combout ;
wire \myprocessor|select_multdiv_mux|out[11]~134_combout ;
wire \myprocessor|select_multdiv_mux|out[11]~136_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[10]~17_combout ;
wire \myprocessor|select_multdiv_mux|out[11]~132_combout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8_combout ;
wire \myprocessor|select_multdiv_mux|out[11]~133_combout ;
wire \myprocessor|select_multdiv_mux|out[11]~138_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder3|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[11]~139_combout ;
wire \myprocessor|select_multdiv_mux|out[11]~140_combout ;
wire \myprocessor|XM_op_result|loop[11].a_dffe~q ;
wire \myprocessor|my_regfile|register31|loop[11].a_dffe~q ;
wire \myprocessor|my_regfile|choose_r30|out[11]~15_combout ;
wire \myprocessor|my_regfile|register30|loop[11].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[11]~30_combout ;
wire \myprocessor|choose_readA_data|out[11]~31_combout ;
wire \myprocessor|DX_readA|loop[11].a_dffe~q ;
wire \myprocessor|lw_0|out[11]~27_combout ;
wire \myprocessor|lw_0|out[11]~28_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[27]~17_combout ;
wire \myprocessor|my_alu|left_shifter|select8|out[27]~18_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[29]~26_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[29]~33_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[29]~34_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[29]~28_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[28]~31_combout ;
wire \myprocessor|my_alu|left_shifter|select4|out[28]~32_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~272_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~275_combout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~274_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~276_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~305_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~273_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~277_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~278_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|my_xor~combout ;
wire \myprocessor|select_multdiv_mux|out[29]~279_combout ;
wire \myprocessor|select_multdiv_mux|out[29]~280_combout ;
wire \myprocessor|XM_op_result|loop[29].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[29].a_dffe~q ;
wire \myprocessor|XM_readB|loop[28].a_dffe~q ;
wire \myprocessor|XM_readB|loop[29].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[29].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[29].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[29]~57_combout ;
wire \myprocessor|choose_readB_data|out[29]~45_combout ;
wire \myprocessor|DX_readB|loop[29].a_dffe~q ;
wire \myprocessor|lw_1|out[29]~58_combout ;
wire \myprocessor|lw_1|out[29]~59_combout ;
wire \myprocessor|select_data_opB|out[29]~30_combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~16_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~13_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~10_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~19_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~21_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~22_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~23_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~20_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~22_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~21_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~75_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~71_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~61_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~65_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~64_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~58_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~47_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~48_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~49_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~42_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~40_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~31_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~37_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~34_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~25_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~96_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~29_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~97_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~3_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~95_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~51_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~52_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~54_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~55_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~73_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2~combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2~combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2~combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16_combout ;
wire \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[31]~12_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[10]~33_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[1]~54_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[2]~43_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[3]~66_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[4]~23_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[5]~50_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[6]~37_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[7]~64_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~3_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[8]~31_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~4 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[9]~47_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[11]~56_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[12]~25_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[13]~52_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[14]~39_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[15]~63_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~3_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[16]~29_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~4 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[17]~45_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[18]~35_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[19]~58_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[20]~27_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[21]~49_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[22]~41_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8_combout ;
wire \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~9_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~3_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[24]~13_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~4 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[25]~19_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[26]~15_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[29]~21_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[30]~11_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~2 ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~1_combout ;
wire \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~72_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~9_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~64_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~65_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~41_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~32_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~43_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~45_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~28_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~52_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~49_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~30_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[28]~71_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39_combout ;
wire \myprocessor|my_multdiv|divide|select_RQB|out[27]~72_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~26_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~38_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~23_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~45_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~46_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~42_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~43_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~13_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~16_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~51_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~27_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~19_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~30_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~33_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~34_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~50_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~11_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~25_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~6_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~20_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~8_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~33_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~18_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~35_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~28_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~27_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~49_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~24_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~11_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~12_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~32_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~21_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~6_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~29_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~16_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~17_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~11_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~67_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~69_combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[5].my_or~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~4_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~1_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~5_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[2].my_or~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and6~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~5_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and3~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~1_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|propagate_loop[4].my_or~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~3_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~7 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~11 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~15 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor~combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~3 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~7 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~11 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~13 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~14_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~10_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~8_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~12_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~8_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~7 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~11 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~12_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~14_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~15 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~16_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~10_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~6_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~6_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~8_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~5_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~6_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~4_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~7_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~9_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~7_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~3 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~6_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~7 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~8_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~11 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~14_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~15 ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~16_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~12_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~10_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~3_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~4_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~8_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~2_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~4_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~6_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~0_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~12_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~10_combout ;
wire \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~14_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~1_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~10_combout ;
wire \myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~8_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[26].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~9 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~11_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[27].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~14_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout ;
wire \myprocessor|select_multdiv_mux|out[28]~264_combout ;
wire \myprocessor|select_multdiv_mux|out[28]~267_combout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10_combout ;
wire \myprocessor|select_multdiv_mux|out[28]~265_combout ;
wire \myprocessor|select_multdiv_mux|out[28]~266_combout ;
wire \myprocessor|select_multdiv_mux|out[28]~268_combout ;
wire \myprocessor|select_multdiv_mux|out[28]~269_combout ;
wire \myprocessor|select_multdiv_mux|out[28]~270_combout ;
wire \myprocessor|select_multdiv_mux|out[28]~271_combout ;
wire \myprocessor|XM_op_result|loop[28].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[28].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[28].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[28].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[28]~56_combout ;
wire \myprocessor|choose_readB_data|out[28]~44_combout ;
wire \myprocessor|DX_readB|loop[28].a_dffe~q ;
wire \myprocessor|lw_1|out[28]~56_combout ;
wire \myprocessor|lw_1|out[28]~57_combout ;
wire \myprocessor|select_data_opB|out[28]~29_combout ;
wire \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout ;
wire \myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~feeder_combout ;
wire \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~q ;
wire \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34_combout ;
wire \myprocessor|select_multdiv_mux|out[30]~281_combout ;
wire \myprocessor|select_multdiv_mux|out[30]~282_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[30]~29_combout ;
wire \myprocessor|my_alu|left_shifter|select2|out[30]~30_combout ;
wire \myprocessor|select_multdiv_mux|out[30]~283_combout ;
wire \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14_combout ;
wire \myprocessor|select_multdiv_mux|out[30]~284_combout ;
wire \myprocessor|select_multdiv_mux|out[30]~285_combout ;
wire \myprocessor|select_multdiv_mux|out[30]~286_combout ;
wire \myprocessor|select_multdiv_mux|out[30]~287_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[30].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout ;
wire \myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~20_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22_combout ;
wire \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2~combout ;
wire \myprocessor|select_multdiv_mux|out[30]~288_combout ;
wire \myprocessor|XM_op_result|loop[30].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[30].a_dffe~q ;
wire \myprocessor|XM_readB|loop[31].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[30].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[30].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[30]~58_combout ;
wire \myprocessor|choose_readB_data|out[30]~46_combout ;
wire \myprocessor|DX_readB|loop[30].a_dffe~q ;
wire \myprocessor|lw_1|out[30]~60_combout ;
wire \myprocessor|lw_1|out[30]~61_combout ;
wire \myprocessor|XM_readB|loop[30].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[31].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[31].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[31].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[31]~59_combout ;
wire \myprocessor|choose_readB_data|out[31]~47_combout ;
wire \myprocessor|DX_readB|loop[31].a_dffe~q ;
wire \myprocessor|lw_1|out[31]~62_combout ;
wire \myprocessor|lw_1|out[31]~63_combout ;
wire \myprocessor|select_data_opB|out[31]~1_combout ;
wire \myprocessor|XM_op_result|loop[6].a_dffe~2_combout ;
wire \myprocessor|my_alu|left_shifter|select1|out[31]~0_combout ;
wire \myprocessor|my_alu|left_shifter|select1|out[31]~1_combout ;
wire \myprocessor|my_alu|left_shifter|select1|out[31]~2_combout ;
wire \myprocessor|my_alu|left_shifter|select1|out[31]~3_combout ;
wire \myprocessor|my_alu|left_shifter|select1|out[31]~4_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~293_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~294_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~291_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~292_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~295_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~296_combout ;
wire \myprocessor|my_multdiv|divide|myReg_quotient|loop[31].a_dffe~q ;
wire \myprocessor|my_multdiv|divide|select_quotient|out[31]~93_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~21 ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~23_combout ;
wire \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~289_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~290_combout ;
wire \myprocessor|select_multdiv_mux|out[31]~297_combout ;
wire \myprocessor|XM_op_result|loop[31].a_dffe~q ;
wire \myprocessor|choose_readA_data|out[31]~4_combout ;
wire \myprocessor|DX_readA|loop[31].a_dffe~q ;
wire \myprocessor|lw_0|out[31]~2_combout ;
wire \myprocessor|lw_0|out[31]~3_combout ;
wire \myprocessor|XM_op_result|loop[6].a_dffe~1_combout ;
wire \myprocessor|select_multdiv_mux|out[10]~128_combout ;
wire \myprocessor|select_multdiv_mux|out[10]~126_combout ;
wire \myprocessor|select_multdiv_mux|out[10]~127_combout ;
wire \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6_combout ;
wire \myprocessor|select_multdiv_mux|out[10]~124_combout ;
wire \myprocessor|select_multdiv_mux|out[10]~125_combout ;
wire \myprocessor|select_multdiv_mux|out[10]~129_combout ;
wire \myprocessor|select_multdiv_mux|out[10]~130_combout ;
wire \myprocessor|select_multdiv_mux|out[10]~131_combout ;
wire \myprocessor|XM_op_result|loop[10].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[10].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[10].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[10].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[10]~38_combout ;
wire \myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[10].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[10]~70_combout ;
wire \myprocessor|choose_readB_data|out[10]~23_combout ;
wire \myprocessor|choose_readB_data|out[10]~24_combout ;
wire \myprocessor|DX_readB|loop[10].a_dffe~q ;
wire \myprocessor|lw_1|out[10]~20_combout ;
wire \myprocessor|lw_1|out[10]~21_combout ;
wire \myprocessor|XM_readB|loop[10].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[11].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[11].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[11]~39_combout ;
wire \myprocessor|PC_adder_1|add1|full_adder3|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[11].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[11]~71_combout ;
wire \myprocessor|choose_readB_data|out[11]~25_combout ;
wire \myprocessor|choose_readB_data|out[11]~26_combout ;
wire \myprocessor|DX_readB|loop[11].a_dffe~q ;
wire \myprocessor|lw_1|out[11]~22_combout ;
wire \myprocessor|lw_1|out[11]~23_combout ;
wire \myprocessor|XM_readB|loop[11].a_dffe~q ;
wire \myprocessor|PC_adder_0|p_carry0|and7~0_combout ;
wire \myprocessor|PC_adder_0|p_carry0|and7~1_combout ;
wire \myprocessor|PC_adder_0|add1|full_adder1|and_2~combout ;
wire \myprocessor|PC_adder_0|add1|full_adder3|my_xor~combout ;
wire \myprocessor|PC|loop[11].a_dffe~q ;
wire \myprocessor|my_alu|or_equal~3_combout ;
wire \myprocessor|my_alu|or_equal~1_combout ;
wire \myprocessor|my_alu|or_equal~2_combout ;
wire \myprocessor|my_alu|or_equal~0_combout ;
wire \myprocessor|my_alu|or_equal~4_combout ;
wire \myprocessor|my_alu|or_equal~7_combout ;
wire \myprocessor|my_alu|or_equal~5_combout ;
wire \myprocessor|my_alu|or_equal~8_combout ;
wire \myprocessor|my_alu|or_equal~6_combout ;
wire \myprocessor|my_alu|or_equal~9_combout ;
wire \myprocessor|bne_and_notequal~combout ;
wire \myprocessor|choose_branch_or~0_combout ;
wire \myprocessor|choose_branch_or~1_combout ;
wire \myprocessor|XM_take_branch~q ;
wire \myprocessor|decide_branch|out[10]~1_combout ;
wire \myprocessor|PC_adder_2|p_carry0|orG~0_combout ;
wire \myprocessor|PC_adder_2|p_carry0|orG~1_combout ;
wire \myprocessor|PC_adder_2|p_carry0|orG~2_combout ;
wire \myprocessor|PC_adder_2|p_carry0|orG~3_combout ;
wire \myprocessor|PC_adder_2|p_carry0|orG~4_combout ;
wire \myprocessor|PC_adder_2|p_carry0|orG~5_combout ;
wire \myprocessor|PC_adder_2|p_carry0|orG~6_combout ;
wire \myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout ;
wire \myprocessor|PC_adder_2|add1|full_adder0|my_xor~3 ;
wire \myprocessor|PC_adder_2|add1|full_adder0|my_xor~5 ;
wire \myprocessor|PC_adder_2|add1|full_adder0|my_xor~7 ;
wire \myprocessor|PC_adder_2|add1|full_adder0|my_xor~8_combout ;
wire \myprocessor|PC_adder_0|add0|full_adder5|my_xor~combout ;
wire \myprocessor|PC|loop[5].a_dffe~q ;
wire \myprocessor|PC_adder_0|add0|full_adder4|my_xor~combout ;
wire \myprocessor|PC|loop[4].a_dffe~q ;
wire \myprocessor|PC_adder_0|add0|full_adder7|my_xor~combout ;
wire \myprocessor|PC|loop[7].a_dffe~q ;
wire \myprocessor|PC_adder_0|add0|full_adder6|my_xor~combout ;
wire \myprocessor|PC|loop[6].a_dffe~q ;
wire \myprocessor|decide_branch|out[10]~3_combout ;
wire \myprocessor|PC_adder_0|add1|full_adder1|my_xor~combout ;
wire \myprocessor|PC|loop[9].a_dffe~q ;
wire \myprocessor|PC_adder_0|add1|full_adder2|my_xor~combout ;
wire \myprocessor|PC|loop[10].a_dffe~q ;
wire \myprocessor|PC_adder_0|add1|full_adder0|my_xor~combout ;
wire \myprocessor|PC|loop[8].a_dffe~q ;
wire \myprocessor|decide_branch|out[10]~0_combout ;
wire \myprocessor|PC_adder_0|add0|full_adder3|my_xor~combout ;
wire \myprocessor|PC|loop[3].a_dffe~q ;
wire \myprocessor|PC_adder_0|add0|full_adder2|my_xor~combout ;
wire \myprocessor|PC|loop[2].a_dffe~q ;
wire \myprocessor|PC_adder_0|add0|full_adder1|my_xor~combout ;
wire \myprocessor|PC|loop[1].a_dffe~q ;
wire \myprocessor|PC|loop[0].a_dffe~0_combout ;
wire \myprocessor|PC|loop[0].a_dffe~q ;
wire \myprocessor|decide_branch|out[10]~2_combout ;
wire \myprocessor|decide_branch|out[10]~4_combout ;
wire \myprocessor|decide_branch|out[10]~5_combout ;
wire \myprocessor|decide_branch|out[11]~17_combout ;
wire \myprocessor|FD_ir|loop[10].a_dffe ;
wire \myprocessor|noop_0|out[10]~26_combout ;
wire \myprocessor|DX_ir|loop[10].a_dffe~q ;
wire \myprocessor|noop_1|out[10]~28_combout ;
wire \myprocessor|XM_ir|loop[10].a_dffe~q ;
wire \myprocessor|PC_adder_2|add1|full_adder0|my_xor~6_combout ;
wire \myprocessor|decide_branch|out[10]~16_combout ;
wire \myprocessor|FD_ir|loop[9].a_dffe ;
wire \myprocessor|noop_0|out[9]~22_combout ;
wire \myprocessor|DX_ir|loop[9].a_dffe~q ;
wire \myprocessor|noop_1|out[9]~27_combout ;
wire \myprocessor|XM_ir|loop[9].a_dffe~q ;
wire \myprocessor|PC_adder_2|add1|full_adder0|my_xor~4_combout ;
wire \myprocessor|decide_branch|out[9]~15_combout ;
wire \myprocessor|FD_ir|loop[8].a_dffe ;
wire \myprocessor|noop_0|out[8]~24_combout ;
wire \myprocessor|DX_ir|loop[8].a_dffe~q ;
wire \myprocessor|noop_1|out[8]~26_combout ;
wire \myprocessor|XM_ir|loop[8].a_dffe~q ;
wire \myprocessor|PC_adder_2|add1|full_adder0|my_xor~2_combout ;
wire \myprocessor|decide_branch|out[8]~14_combout ;
wire \myprocessor|FD_ir|loop[31].a_dffe ;
wire \myprocessor|noop_0|out[31]~3_combout ;
wire \myprocessor|DX_ir|loop[31].a_dffe~q ;
wire \myprocessor|noop_1|out[31]~3_combout ;
wire \myprocessor|XM_ir|loop[31].a_dffe~q ;
wire \myprocessor|M_control|and_9~0_combout ;
wire \myprocessor|M_control|and_9~combout ;
wire \myprocessor|MW_data_out|loop[7].a_dffe~feeder_combout ;
wire \myprocessor|MW_data_out|loop[7].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[7].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[7]~35_combout ;
wire \myprocessor|PC_adder_1|add0|full_adder7|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[7].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[7]~67_combout ;
wire \myprocessor|choose_readB_data|out[7]~17_combout ;
wire \myprocessor|choose_readB_data|out[7]~18_combout ;
wire \myprocessor|DX_readB|loop[7].a_dffe~q ;
wire \myprocessor|lw_1|out[7]~14_combout ;
wire \myprocessor|lw_1|out[7]~15_combout ;
wire \myprocessor|XM_readB|loop[7].a_dffe~q ;
wire \myprocessor|PC_adder_1|add0|full_adder4|my_xor~combout ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~1 ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~3 ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~5 ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~7 ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~9 ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~11 ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~13 ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~14_combout ;
wire \myprocessor|decide_branch|out[7]~13_combout ;
wire \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4 ;
wire \myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout ;
wire \myprocessor|MW_pc_plus_one|loop[6].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[6].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[6].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[6]~34_combout ;
wire \myprocessor|select_write_data_1|out[6]~66_combout ;
wire \myprocessor|choose_readB_data|out[6]~15_combout ;
wire \myprocessor|choose_readB_data|out[6]~16_combout ;
wire \myprocessor|DX_readB|loop[6].a_dffe~q ;
wire \myprocessor|lw_1|out[6]~12_combout ;
wire \myprocessor|lw_1|out[6]~13_combout ;
wire \myprocessor|XM_readB|loop[6].a_dffe~q ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~12_combout ;
wire \myprocessor|decide_branch|out[6]~12_combout ;
wire \myprocessor|FD_ir|loop[16].a_dffe ;
wire \myprocessor|noop_0|out[16]~13_combout ;
wire \myprocessor|DX_ir|loop[16].a_dffe~q ;
wire \myprocessor|and_3~2_combout ;
wire \myprocessor|and_3~3_combout ;
wire \myprocessor|and_3~0_combout ;
wire \myprocessor|and_3~1_combout ;
wire \myprocessor|and_3~4_combout ;
wire \myprocessor|and_3~10_combout ;
wire \myprocessor|choose_readB_data|out[5]~13_combout ;
wire \myprocessor|choose_readB_data|out[5]~14_combout ;
wire \myprocessor|DX_readB|loop[5].a_dffe~q ;
wire \myprocessor|lw_1|out[5]~10_combout ;
wire \myprocessor|lw_1|out[5]~11_combout ;
wire \myprocessor|XM_readB|loop[5].a_dffe~q ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~10_combout ;
wire \myprocessor|decide_branch|out[5]~11_combout ;
wire \myprocessor|FD_ir|loop[28].a_dffe ;
wire \myprocessor|noop_0|out[28]~4_combout ;
wire \myprocessor|DX_ir|loop[28].a_dffe~q ;
wire \myprocessor|noop_1|out[28]~30_combout ;
wire \myprocessor|XM_ir|loop[28].a_dffe~q ;
wire \myprocessor|MW_ir|loop[28].a_dffe~q ;
wire \myprocessor|W_control|and_13~0_combout ;
wire \myprocessor|MW_pc_plus_one|loop[4].a_dffe~q ;
wire \myprocessor|MW_data_out|loop[4].a_dffe~q ;
wire \myprocessor|MW_op_result|loop[4].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[4]~33_combout ;
wire \myprocessor|select_write_data_1|out[4]~63_combout ;
wire \myprocessor|choose_readB_data|out[4]~11_combout ;
wire \myprocessor|choose_readB_data|out[4]~12_combout ;
wire \myprocessor|DX_readB|loop[4].a_dffe~q ;
wire \myprocessor|lw_1|out[4]~8_combout ;
wire \myprocessor|lw_1|out[4]~9_combout ;
wire \myprocessor|XM_readB|loop[4].a_dffe~q ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~8_combout ;
wire \myprocessor|decide_branch|out[4]~10_combout ;
wire \myprocessor|FD_ir|loop[3].a_dffe ;
wire \myprocessor|noop_0|out[3]~19_combout ;
wire \myprocessor|DX_ir|loop[3].a_dffe~q ;
wire \myprocessor|noop_1|out[3]~23_combout ;
wire \myprocessor|XM_ir|loop[3].a_dffe~q ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~6_combout ;
wire \myprocessor|decide_branch|out[3]~9_combout ;
wire \myprocessor|FD_ir|loop[2].a_dffe ;
wire \myprocessor|noop_0|out[2]~15_combout ;
wire \myprocessor|DX_ir|loop[2].a_dffe~q ;
wire \myprocessor|noop_1|out[2]~22_combout ;
wire \myprocessor|XM_ir|loop[2].a_dffe~q ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~4_combout ;
wire \myprocessor|decide_branch|out[2]~8_combout ;
wire \myprocessor|FD_ir|loop[30].a_dffe ;
wire \myprocessor|noop_0|out[30]~2_combout ;
wire \myprocessor|DX_ir|loop[30].a_dffe~q ;
wire \myprocessor|noop_1|out[30]~0_combout ;
wire \myprocessor|XM_ir|loop[30].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[16].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[16].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[16].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[1].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[1].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[1].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[1].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[2].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[2].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[2].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[2].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[3].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[3].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[3].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[0].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[0].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[0].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[0].a_dffe~q ;
wire \myprocessor|calc_jump~1_combout ;
wire \myprocessor|DX_rstatus|loop[8].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[8].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[10].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[10].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[11].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[11].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[11].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[9].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[9].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[9].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[9].a_dffe~q ;
wire \myprocessor|calc_jump~3_combout ;
wire \myprocessor|DX_rstatus|loop[12].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[12].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[14].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[14].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[14].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[14].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[15].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[15].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[15].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[13].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[13].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[13].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[13].a_dffe~q ;
wire \myprocessor|calc_jump~4_combout ;
wire \myprocessor|DX_rstatus|loop[6].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[6].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[6].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[6].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[5].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[5].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[5].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[7].a_dffe~feeder_combout ;
wire \myprocessor|DX_rstatus|loop[7].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[7].a_dffe~q ;
wire \myprocessor|DX_rstatus|loop[4].a_dffe~q ;
wire \myprocessor|XM_rstatus|loop[4].a_dffe~feeder_combout ;
wire \myprocessor|XM_rstatus|loop[4].a_dffe~q ;
wire \myprocessor|calc_jump~2_combout ;
wire \myprocessor|calc_jump~5_combout ;
wire \myprocessor|calc_jump~6_combout ;
wire \myprocessor|calc_jump~0_combout ;
wire \myprocessor|calc_jump~7_combout ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~2_combout ;
wire \myprocessor|decide_branch|out[1]~7_combout ;
wire \myprocessor|FD_ir|loop[0].a_dffe ;
wire \myprocessor|noop_0|out[0]~20_combout ;
wire \myprocessor|DX_ir|loop[0].a_dffe~q ;
wire \myprocessor|noop_1|out[0]~4_combout ;
wire \myprocessor|XM_ir|loop[0].a_dffe~q ;
wire \myprocessor|PC_adder_2|add0|full_adder1|my_xor~0_combout ;
wire \myprocessor|decide_branch|out[0]~6_combout ;
wire \myprocessor|FD_ir|loop[29].a_dffe ;
wire \myprocessor|noop_0|out[29]~1_combout ;
wire \myprocessor|DX_ir|loop[29].a_dffe~q ;
wire \myprocessor|mul_or_div_started~0_combout ;
wire \myprocessor|mul_or_div_started~combout ;
wire \myprocessor|a_dffe~0_combout ;
wire \myprocessor|a_dffe~q ;
wire \myprocessor|mul_or_div_started~1_combout ;
wire \myprocessor|my_multdiv|myCounter|dff4~q ;
wire \myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ;
wire \myprocessor|my_multdiv|myCounter|WideOr4~5_combout ;
wire \myprocessor|my_multdiv|myCounter|dff0~q ;
wire \myprocessor|my_multdiv|myCounter|WideOr3~0_combout ;
wire \myprocessor|my_multdiv|myCounter|WideOr3~1_combout ;
wire \myprocessor|my_multdiv|myCounter|dff1~q ;
wire \myprocessor|my_multdiv|myCounter|WideOr4~4_combout ;
wire \myprocessor|my_multdiv|myCounter|WideOr1~0_combout ;
wire \myprocessor|my_multdiv|myCounter|dff3~q ;
wire \myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout ;
wire \myprocessor|my_multdiv|multiply|store_optype~0_combout ;
wire \myprocessor|mul_start_and~combout ;
wire \myprocessor|my_multdiv|multiply|store_optype~q ;
wire \myprocessor|my_multdiv|divide|store_optype~0_combout ;
wire \myprocessor|div_start_and~combout ;
wire \myprocessor|my_multdiv|divide|store_optype~q ;
wire \myprocessor|my_multdiv|data_resultRDY~0_combout ;
wire \myprocessor|latch_values~0_combout ;
wire \myprocessor|FD_ir|loop[27].a_dffe ;
wire \myprocessor|noop_0|out[27]~0_combout ;
wire \myprocessor|DX_ir|loop[27].a_dffe~q ;
wire \myprocessor|noop_1|out[27]~29_combout ;
wire \myprocessor|XM_ir|loop[27].a_dffe~q ;
wire \myprocessor|is_branch~0_combout ;
wire \myprocessor|stall_or~combout ;
wire \myprocessor|noop_1|out[29]~31_combout ;
wire \myprocessor|XM_ir|loop[29].a_dffe~q ;
wire \myprocessor|MW_ir|loop[29].a_dffe~q ;
wire \myprocessor|select_write_data_1|out[0]~28_combout ;
wire \myprocessor|choose_readB_data|out[0]~2_combout ;
wire \myprocessor|choose_readB_data|out[0]~4_combout ;
wire \myprocessor|DX_readB|loop[0].a_dffe~q ;
wire \myprocessor|lw_1|out[0]~0_combout ;
wire \myprocessor|lw_1|out[0]~1_combout ;
wire \myprocessor|XM_readB|loop[0].a_dffe~q ;
wire [31:0] \myprocessor|mydmem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [31:0] \myprocessor|decide_branch|out ;
wire [1:0] \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a ;
wire [0:0] \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit ;

wire [35:0] \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;

assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [0];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [1];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a2  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [2];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a3  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [3];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [4];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a5  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [5];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a6  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [6];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [7];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a8  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [8];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a9  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [9];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a10  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [10];
assign \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a11  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [11];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [0] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [1] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [2] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [3] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [4] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [5] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [6] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [7] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [8] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [9] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [10] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [11] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [12] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [13] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [14] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [15] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [16] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [17] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [18] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [19] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [20] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [21] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [22] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [23] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [24] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [25] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [26] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [27] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [28] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [29] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [30] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [31] = \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[12].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[22].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[27].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[29].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[28].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[30].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[23].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[31].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[13].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[24].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[14].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[15].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[16].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[25].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[2].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[26].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[4].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[5].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[3].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[6].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[0].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[1].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[7].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[9].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[8].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[11].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[10].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[17].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[18].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[19].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \myprocessor|FD_ir|loop[20].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \myprocessor|FD_ir|loop[21].a_dffe  = \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ps2_clock~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ps2_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \ps2_clock~output .bus_hold = "false";
defparam \ps2_clock~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \ps2_data~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ps2_data~output_o ),
	.obar());
// synopsys translate_off
defparam \ps2_data~output .bus_hold = "false";
defparam \ps2_data~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \debug_data_in[0]~output (
	.i(\myprocessor|XM_readB|loop[0].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[0]~output .bus_hold = "false";
defparam \debug_data_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \debug_data_in[1]~output (
	.i(\myprocessor|XM_readB|loop[1].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[1]~output .bus_hold = "false";
defparam \debug_data_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \debug_data_in[2]~output (
	.i(\myprocessor|XM_readB|loop[2].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[2]~output .bus_hold = "false";
defparam \debug_data_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \debug_data_in[3]~output (
	.i(\myprocessor|XM_readB|loop[3].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[3]~output .bus_hold = "false";
defparam \debug_data_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \debug_data_in[4]~output (
	.i(\myprocessor|XM_readB|loop[4].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[4]~output .bus_hold = "false";
defparam \debug_data_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \debug_data_in[5]~output (
	.i(\myprocessor|XM_readB|loop[5].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[5]~output .bus_hold = "false";
defparam \debug_data_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \debug_data_in[6]~output (
	.i(\myprocessor|XM_readB|loop[6].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[6]~output .bus_hold = "false";
defparam \debug_data_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \debug_data_in[7]~output (
	.i(\myprocessor|XM_readB|loop[7].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[7]~output .bus_hold = "false";
defparam \debug_data_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \debug_data_in[8]~output (
	.i(\myprocessor|XM_readB|loop[8].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[8]~output .bus_hold = "false";
defparam \debug_data_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \debug_data_in[9]~output (
	.i(\myprocessor|XM_readB|loop[9].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[9]~output .bus_hold = "false";
defparam \debug_data_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \debug_data_in[10]~output (
	.i(\myprocessor|XM_readB|loop[10].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[10]~output .bus_hold = "false";
defparam \debug_data_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \debug_data_in[11]~output (
	.i(\myprocessor|XM_readB|loop[11].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[11]~output .bus_hold = "false";
defparam \debug_data_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \debug_data_in[12]~output (
	.i(\myprocessor|XM_readB|loop[12].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[12]~output .bus_hold = "false";
defparam \debug_data_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \debug_data_in[13]~output (
	.i(\myprocessor|XM_readB|loop[13].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[13]~output .bus_hold = "false";
defparam \debug_data_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \debug_data_in[14]~output (
	.i(\myprocessor|XM_readB|loop[14].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[14]~output .bus_hold = "false";
defparam \debug_data_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \debug_data_in[15]~output (
	.i(\myprocessor|XM_readB|loop[15].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[15]~output .bus_hold = "false";
defparam \debug_data_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \debug_data_in[16]~output (
	.i(\myprocessor|XM_readB|loop[16].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[16]~output .bus_hold = "false";
defparam \debug_data_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \debug_data_in[17]~output (
	.i(\myprocessor|XM_readB|loop[17].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[17]~output .bus_hold = "false";
defparam \debug_data_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \debug_data_in[18]~output (
	.i(\myprocessor|XM_readB|loop[18].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[18]~output .bus_hold = "false";
defparam \debug_data_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \debug_data_in[19]~output (
	.i(\myprocessor|XM_readB|loop[19].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[19]~output .bus_hold = "false";
defparam \debug_data_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \debug_data_in[20]~output (
	.i(\myprocessor|XM_readB|loop[20].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[20]~output .bus_hold = "false";
defparam \debug_data_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \debug_data_in[21]~output (
	.i(\myprocessor|XM_readB|loop[21].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[21]~output .bus_hold = "false";
defparam \debug_data_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \debug_data_in[22]~output (
	.i(\myprocessor|XM_readB|loop[22].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[22]~output .bus_hold = "false";
defparam \debug_data_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \debug_data_in[23]~output (
	.i(\myprocessor|XM_readB|loop[23].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[23]~output .bus_hold = "false";
defparam \debug_data_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \debug_data_in[24]~output (
	.i(\myprocessor|XM_readB|loop[24].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[24]~output .bus_hold = "false";
defparam \debug_data_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \debug_data_in[25]~output (
	.i(\myprocessor|XM_readB|loop[25].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[25]~output .bus_hold = "false";
defparam \debug_data_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \debug_data_in[26]~output (
	.i(\myprocessor|XM_readB|loop[26].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[26]~output .bus_hold = "false";
defparam \debug_data_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \debug_data_in[27]~output (
	.i(\myprocessor|XM_readB|loop[27].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[27]~output .bus_hold = "false";
defparam \debug_data_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \debug_data_in[28]~output (
	.i(\myprocessor|XM_readB|loop[28].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[28]~output .bus_hold = "false";
defparam \debug_data_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \debug_data_in[29]~output (
	.i(\myprocessor|XM_readB|loop[29].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[29]~output .bus_hold = "false";
defparam \debug_data_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \debug_data_in[30]~output (
	.i(\myprocessor|XM_readB|loop[30].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[30]~output .bus_hold = "false";
defparam \debug_data_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \debug_data_in[31]~output (
	.i(\myprocessor|XM_readB|loop[31].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_data_in[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_data_in[31]~output .bus_hold = "false";
defparam \debug_data_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \debug_addr[0]~output (
	.i(\myprocessor|XM_op_result|loop[0].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[0]~output .bus_hold = "false";
defparam \debug_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \debug_addr[1]~output (
	.i(\myprocessor|XM_op_result|loop[1].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[1]~output .bus_hold = "false";
defparam \debug_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \debug_addr[2]~output (
	.i(\myprocessor|XM_op_result|loop[2].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[2]~output .bus_hold = "false";
defparam \debug_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \debug_addr[3]~output (
	.i(\myprocessor|XM_op_result|loop[3].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[3]~output .bus_hold = "false";
defparam \debug_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \debug_addr[4]~output (
	.i(\myprocessor|XM_op_result|loop[4].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[4]~output .bus_hold = "false";
defparam \debug_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \debug_addr[5]~output (
	.i(\myprocessor|XM_op_result|loop[5].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[5]~output .bus_hold = "false";
defparam \debug_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \debug_addr[6]~output (
	.i(\myprocessor|XM_op_result|loop[6].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[6]~output .bus_hold = "false";
defparam \debug_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \debug_addr[7]~output (
	.i(\myprocessor|XM_op_result|loop[7].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[7]~output .bus_hold = "false";
defparam \debug_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \debug_addr[8]~output (
	.i(\myprocessor|XM_op_result|loop[8].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[8]~output .bus_hold = "false";
defparam \debug_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \debug_addr[9]~output (
	.i(\myprocessor|XM_op_result|loop[9].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[9]~output .bus_hold = "false";
defparam \debug_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \debug_addr[10]~output (
	.i(\myprocessor|XM_op_result|loop[10].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[10]~output .bus_hold = "false";
defparam \debug_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \debug_addr[11]~output (
	.i(\myprocessor|XM_op_result|loop[11].a_dffe~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_addr[11]~output .bus_hold = "false";
defparam \debug_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \leds[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \leds[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \leds[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \leds[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_data[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_data[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_data[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_data[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_rw~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_en~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_en~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_en~output .bus_hold = "false";
defparam \lcd_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_rs~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_rs~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_on~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_on~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_on~output .bus_hold = "false";
defparam \lcd_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \lcd_blon~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_blon~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_blon~output .bus_hold = "false";
defparam \lcd_blon~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \seg1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \seg1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \seg1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \seg1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \seg1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \seg1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \seg1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \seg2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \seg2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \seg2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \seg2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \seg2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \seg2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \seg2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \seg3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \seg3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \seg3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \seg3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \seg3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \seg3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \seg3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \seg4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \seg4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \seg4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \seg4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \seg4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \seg4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \seg4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \seg5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \seg5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \seg5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \seg5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \seg5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \seg5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \seg5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \seg6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg6[0]~output .bus_hold = "false";
defparam \seg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \seg6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg6[1]~output .bus_hold = "false";
defparam \seg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \seg6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg6[2]~output .bus_hold = "false";
defparam \seg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \seg6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg6[3]~output .bus_hold = "false";
defparam \seg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \seg6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg6[4]~output .bus_hold = "false";
defparam \seg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \seg6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg6[5]~output .bus_hold = "false";
defparam \seg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \seg6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg6[6]~output .bus_hold = "false";
defparam \seg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \seg7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7[0]~output .bus_hold = "false";
defparam \seg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \seg7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7[1]~output .bus_hold = "false";
defparam \seg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \seg7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7[2]~output .bus_hold = "false";
defparam \seg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \seg7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7[3]~output .bus_hold = "false";
defparam \seg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \seg7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7[4]~output .bus_hold = "false";
defparam \seg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \seg7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7[5]~output .bus_hold = "false";
defparam \seg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \seg7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7[6]~output .bus_hold = "false";
defparam \seg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \seg8[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg8[0]~output .bus_hold = "false";
defparam \seg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \seg8[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg8[1]~output .bus_hold = "false";
defparam \seg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \seg8[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg8[2]~output .bus_hold = "false";
defparam \seg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \seg8[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg8[3]~output .bus_hold = "false";
defparam \seg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \seg8[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg8[4]~output .bus_hold = "false";
defparam \seg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \seg8[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg8[5]~output .bus_hold = "false";
defparam \seg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \seg8[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg8[6]~output .bus_hold = "false";
defparam \seg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|myCounter|dff4~0 (
// Equation(s):
// \myprocessor|my_multdiv|myCounter|dff4~0_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & (\myprocessor|my_multdiv|myCounter|dff3~q  & \myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|myCounter|dff4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|dff4~0 .lut_mask = 16'hF8F0;
defparam \myprocessor|my_multdiv|myCounter|dff4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \myprocessor|MW_ir|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[30].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit [0] $ (VCC)
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT  = CARRY(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.cout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0]~0 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0]~0_combout  = (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout  & ((\myprocessor|mul_or_div_started~combout  & 
// (\myprocessor|my_multdiv|data_resultRDY~0_combout )) # (!\myprocessor|mul_or_div_started~combout  & ((!\myprocessor|a_dffe~q )))))

	.dataa(\myprocessor|my_multdiv|data_resultRDY~0_combout ),
	.datab(\myprocessor|a_dffe~q ),
	.datac(\myprocessor|mul_or_div_started~combout ),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0]~0 .lut_mask = 16'h00A3;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe6 .is_wysiwyg = "true";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1  = CARRY(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ),
	.cout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 .lut_mask = 16'h55AA;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout  = (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 )) # (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ) # (GND)))
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3  = CARRY((!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ) # 
// (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ),
	.cout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 .lut_mask = 16'h5A5F;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  = !\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  & 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout  & ((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # 
// (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h2300;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout  & 
// (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  & ((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # 
// (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h00C4;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0]~feeder_combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h00FF;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h3333;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004040F13C0500;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \myprocessor|noop_0|out[11]~25 (
// Equation(s):
// \myprocessor|noop_0|out[11]~25_combout  = (\myprocessor|FD_ir|loop[11].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_ir|loop[11].a_dffe ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[11]~25 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_0|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \myprocessor|DX_ir|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[11]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \myprocessor|noop_1|out[11]~5 (
// Equation(s):
// \myprocessor|noop_1|out[11]~5_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[11]~5 .lut_mask = 16'h00AA;
defparam \myprocessor|noop_1|out[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \myprocessor|XM_ir|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[11]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \myprocessor|W_control|and_13~1 (
// Equation(s):
// \myprocessor|W_control|and_13~1_combout  = (!\myprocessor|MW_ir|loop[29].a_dffe~q  & \myprocessor|W_control|and_13~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|W_control|and_13~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|W_control|and_13~1 .lut_mask = 16'h3300;
defparam \myprocessor|W_control|and_13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \myprocessor|MW_ir|loop[27].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[27].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[27].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[27].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[27].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[27].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \myprocessor|MW_ir|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[27].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \myprocessor|W_control|and_10~0 (
// Equation(s):
// \myprocessor|W_control|and_10~0_combout  = (\myprocessor|MW_ir|loop[30].a_dffe~q  & (!\myprocessor|MW_ir|loop[29].a_dffe~q  & (!\myprocessor|MW_ir|loop[28].a_dffe~q  & !\myprocessor|MW_ir|loop[27].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[30].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[28].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|W_control|and_10~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|W_control|and_10~0 .lut_mask = 16'h0002;
defparam \myprocessor|W_control|and_10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \myprocessor|MW_ir|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[31].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C5C007280050;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \myprocessor|noop_0|out[6]~18 (
// Equation(s):
// \myprocessor|noop_0|out[6]~18_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[6].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[6].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[6]~18 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \myprocessor|DX_ir|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[6]~18_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0D1033D1501;
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \myprocessor|noop_0|out[5]~17 (
// Equation(s):
// \myprocessor|noop_0|out[5]~17_combout  = (\myprocessor|FD_ir|loop[5].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_ir|loop[5].a_dffe ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[5]~17 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_0|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \myprocessor|DX_ir|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[5]~17_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \myprocessor|X_control|and_7~0 (
// Equation(s):
// \myprocessor|X_control|and_7~0_combout  = (!\myprocessor|DX_ir|loop[6].a_dffe~q  & (!\myprocessor|DX_ir|loop[5].a_dffe~q  & (!\myprocessor|DX_ir|loop[31].a_dffe~q  & !\myprocessor|DX_ir|loop[30].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[6].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[5].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|X_control|and_7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|X_control|and_7~0 .lut_mask = 16'h0001;
defparam \myprocessor|X_control|and_7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \myprocessor|noop_0|out[4]~16 (
// Equation(s):
// \myprocessor|noop_0|out[4]~16_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[4].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[4].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[4]~16 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \myprocessor|DX_ir|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[4]~16_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \myprocessor|X_control|and_7~1 (
// Equation(s):
// \myprocessor|X_control|and_7~1_combout  = (!\myprocessor|DX_ir|loop[28].a_dffe~q  & (\myprocessor|DX_ir|loop[3].a_dffe~q  & !\myprocessor|DX_ir|loop[27].a_dffe~q ))

	.dataa(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|X_control|and_7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|X_control|and_7~1 .lut_mask = 16'h0044;
defparam \myprocessor|X_control|and_7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \myprocessor|X_control|and_7~2 (
// Equation(s):
// \myprocessor|X_control|and_7~2_combout  = (!\myprocessor|DX_ir|loop[29].a_dffe~q  & (\myprocessor|X_control|and_7~0_combout  & (\myprocessor|DX_ir|loop[4].a_dffe~q  & \myprocessor|X_control|and_7~1_combout )))

	.dataa(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|X_control|and_7~0_combout ),
	.datac(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.datad(\myprocessor|X_control|and_7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|X_control|and_7~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|X_control|and_7~2 .lut_mask = 16'h4000;
defparam \myprocessor|X_control|and_7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|updated_optype~0 (
// Equation(s):
// \myprocessor|my_multdiv|updated_optype~0_combout  = (\myprocessor|a_dffe~q  & (((\myprocessor|my_multdiv|store_optype~q )))) # (!\myprocessor|a_dffe~q  & ((\myprocessor|X_control|and_7~2_combout  & (\myprocessor|DX_ir|loop[2].a_dffe~q )) # 
// (!\myprocessor|X_control|and_7~2_combout  & ((\myprocessor|my_multdiv|store_optype~q )))))

	.dataa(\myprocessor|a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|store_optype~q ),
	.datad(\myprocessor|X_control|and_7~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|updated_optype~0 .lut_mask = 16'hE4F0;
defparam \myprocessor|my_multdiv|updated_optype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \myprocessor|my_multdiv|store_optype (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|store_optype~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|store_optype .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|store_optype .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \myprocessor|XM_op_result|loop[6].a_dffe~0 (
// Equation(s):
// \myprocessor|XM_op_result|loop[6].a_dffe~0_combout  = (\myprocessor|X_control|and_7~2_combout  & ((\myprocessor|a_dffe~q  & (\myprocessor|my_multdiv|store_optype~q )) # (!\myprocessor|a_dffe~q  & ((\myprocessor|DX_ir|loop[2].a_dffe~q )))))

	.dataa(\myprocessor|X_control|and_7~2_combout ),
	.datab(\myprocessor|my_multdiv|store_optype~q ),
	.datac(\myprocessor|a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[6].a_dffe~0 .lut_mask = 16'h8A80;
defparam \myprocessor|XM_op_result|loop[6].a_dffe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A080FA1402EC;
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \myprocessor|noop_0|out[13]~11 (
// Equation(s):
// \myprocessor|noop_0|out[13]~11_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[13].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[13].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[13]~11 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N15
dffeas \myprocessor|DX_ir|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[13]~11_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \myprocessor|noop_1|out[13]~7 (
// Equation(s):
// \myprocessor|noop_1|out[13]~7_combout  = (\myprocessor|DX_ir|loop[13].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[13].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[13]~7 .lut_mask = 16'h00CC;
defparam \myprocessor|noop_1|out[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N9
dffeas \myprocessor|XM_ir|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[13]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \myprocessor|MW_ir|loop[13].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[13].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[13].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[13].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[13].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[13].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[13].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \myprocessor|MW_ir|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[13].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \myprocessor|MW_ir|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[11].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F03C0000;
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \myprocessor|noop_0|out[14]~14 (
// Equation(s):
// \myprocessor|noop_0|out[14]~14_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[14].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[14].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[14]~14 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \myprocessor|DX_ir|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[14]~14_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \myprocessor|noop_1|out[14]~8 (
// Equation(s):
// \myprocessor|noop_1|out[14]~8_combout  = (\myprocessor|DX_ir|loop[14].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(\myprocessor|DX_ir|loop[14].a_dffe~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[14]~8 .lut_mask = 16'h00AA;
defparam \myprocessor|noop_1|out[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \myprocessor|XM_ir|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[14]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \myprocessor|MW_ir|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[14].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002800D2348232;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \myprocessor|noop_0|out[12]~10 (
// Equation(s):
// \myprocessor|noop_0|out[12]~10_combout  = (\myprocessor|FD_ir|loop[12].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(\myprocessor|FD_ir|loop[12].a_dffe ),
	.datab(gnd),
	.datac(\myprocessor|stall_or~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[12]~10 .lut_mask = 16'h0A0A;
defparam \myprocessor|noop_0|out[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \myprocessor|DX_ir|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[12]~10_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \myprocessor|noop_1|out[12]~6 (
// Equation(s):
// \myprocessor|noop_1|out[12]~6_combout  = (\myprocessor|DX_ir|loop[12].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[12].a_dffe~q ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[12]~6 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_1|out[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \myprocessor|XM_ir|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[12]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \myprocessor|MW_ir|loop[12].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[12].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[12].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[12].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[12].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[12].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[12].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \myprocessor|MW_ir|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[12].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~4 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~4_combout  = (\myprocessor|MW_ir|loop[13].a_dffe~q ) # ((\myprocessor|MW_ir|loop[11].a_dffe~q ) # ((\myprocessor|MW_ir|loop[14].a_dffe~q ) # (\myprocessor|MW_ir|loop[12].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[13].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[14].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[12].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~4 .lut_mask = 16'hFFFE;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \myprocessor|noop_0|out[21]~31 (
// Equation(s):
// \myprocessor|noop_0|out[21]~31_combout  = (\myprocessor|FD_ir|loop[21].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|FD_ir|loop[21].a_dffe ),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[21]~31 .lut_mask = 16'h00CC;
defparam \myprocessor|noop_0|out[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \myprocessor|DX_ir|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[21]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \myprocessor|noop_1|out[21]~15 (
// Equation(s):
// \myprocessor|noop_1|out[21]~15_combout  = (\myprocessor|DX_ir|loop[21].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[21].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[21]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[21]~15 .lut_mask = 16'h00CC;
defparam \myprocessor|noop_1|out[21]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N31
dffeas \myprocessor|XM_ir|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[21]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \myprocessor|MW_ir|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[21].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \myprocessor|noop_0|out[20]~30 (
// Equation(s):
// \myprocessor|noop_0|out[20]~30_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[20].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(\myprocessor|FD_ir|loop[20].a_dffe ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[20]~30 .lut_mask = 16'h3030;
defparam \myprocessor|noop_0|out[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \myprocessor|DX_ir|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[20]~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \myprocessor|noop_1|out[20]~14 (
// Equation(s):
// \myprocessor|noop_1|out[20]~14_combout  = (\myprocessor|DX_ir|loop[20].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[20].a_dffe~q ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[20]~14 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_1|out[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \myprocessor|XM_ir|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[20]~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \myprocessor|MW_ir|loop[20].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[20].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[20].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[20].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[20].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[20].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[20].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \myprocessor|MW_ir|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[20].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \myprocessor|noop_0|out[22]~5 (
// Equation(s):
// \myprocessor|noop_0|out[22]~5_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[22].a_dffe )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|stall_or~combout ),
	.datad(\myprocessor|FD_ir|loop[22].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[22]~5 .lut_mask = 16'h0F00;
defparam \myprocessor|noop_0|out[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \myprocessor|DX_ir|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[22]~5_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \myprocessor|noop_1|out[22]~16 (
// Equation(s):
// \myprocessor|noop_1|out[22]~16_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[22].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(\myprocessor|DX_ir|loop[22].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[22]~16 .lut_mask = 16'h3030;
defparam \myprocessor|noop_1|out[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \myprocessor|XM_ir|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[22]~16_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \myprocessor|MW_ir|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[22].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400AA4;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \myprocessor|noop_0|out[19]~29 (
// Equation(s):
// \myprocessor|noop_0|out[19]~29_combout  = (\myprocessor|FD_ir|loop[19].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_ir|loop[19].a_dffe ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[19]~29 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_0|out[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \myprocessor|DX_ir|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[19]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \myprocessor|noop_1|out[19]~13 (
// Equation(s):
// \myprocessor|noop_1|out[19]~13_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[19].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(\myprocessor|DX_ir|loop[19].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[19]~13 .lut_mask = 16'h3030;
defparam \myprocessor|noop_1|out[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \myprocessor|XM_ir|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[19]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \myprocessor|MW_ir|loop[19].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[19].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[19].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[19].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[19].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[19].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[19].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \myprocessor|MW_ir|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[19].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~6 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~6_combout  = (\myprocessor|MW_ir|loop[21].a_dffe~q ) # ((\myprocessor|MW_ir|loop[20].a_dffe~q ) # ((\myprocessor|MW_ir|loop[22].a_dffe~q ) # (\myprocessor|MW_ir|loop[19].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[21].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[20].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[22].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[19].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~6 .lut_mask = 16'hFFFE;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A00F8BC8800;
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \myprocessor|noop_0|out[25]~7 (
// Equation(s):
// \myprocessor|noop_0|out[25]~7_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[25].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[25].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[25]~7 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \myprocessor|DX_ir|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[25]~7_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \myprocessor|noop_1|out[25]~19 (
// Equation(s):
// \myprocessor|noop_1|out[25]~19_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[25].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(\myprocessor|DX_ir|loop[25].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[25]~19 .lut_mask = 16'h3030;
defparam \myprocessor|noop_1|out[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \myprocessor|XM_ir|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[25]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \myprocessor|MW_ir|loop[25].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[25].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[25].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[25].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[25].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[25].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[25].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \myprocessor|MW_ir|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[25].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000156A00540141;
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \myprocessor|noop_0|out[23]~6 (
// Equation(s):
// \myprocessor|noop_0|out[23]~6_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[23].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[23].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[23]~6 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \myprocessor|DX_ir|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[23]~6_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \myprocessor|noop_1|out[23]~17 (
// Equation(s):
// \myprocessor|noop_1|out[23]~17_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[23].a_dffe~q )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[23].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[23]~17 .lut_mask = 16'h5500;
defparam \myprocessor|noop_1|out[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \myprocessor|XM_ir|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[23]~17_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \myprocessor|MW_ir|loop[23].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[23].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[23].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[23].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[23].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[23].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[23].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \myprocessor|MW_ir|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[23].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0D107151445;
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \myprocessor|noop_0|out[26]~8 (
// Equation(s):
// \myprocessor|noop_0|out[26]~8_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[26].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[26].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[26]~8 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \myprocessor|DX_ir|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[26]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \myprocessor|noop_1|out[26]~20 (
// Equation(s):
// \myprocessor|noop_1|out[26]~20_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[26].a_dffe~q )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[26].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[26]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[26]~20 .lut_mask = 16'h5500;
defparam \myprocessor|noop_1|out[26]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \myprocessor|XM_ir|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[26]~20_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \myprocessor|MW_ir|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[26].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \myprocessor|noop_0|out[24]~9 (
// Equation(s):
// \myprocessor|noop_0|out[24]~9_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[24].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(\myprocessor|FD_ir|loop[24].a_dffe ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[24]~9 .lut_mask = 16'h3030;
defparam \myprocessor|noop_0|out[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \myprocessor|DX_ir|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[24]~9_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \myprocessor|noop_1|out[24]~18 (
// Equation(s):
// \myprocessor|noop_1|out[24]~18_combout  = (\myprocessor|DX_ir|loop[24].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(\myprocessor|DX_ir|loop[24].a_dffe~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[24]~18 .lut_mask = 16'h00AA;
defparam \myprocessor|noop_1|out[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N21
dffeas \myprocessor|XM_ir|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[24]~18_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \myprocessor|MW_ir|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[24].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~7 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~7_combout  = (\myprocessor|MW_ir|loop[25].a_dffe~q ) # ((\myprocessor|MW_ir|loop[23].a_dffe~q ) # ((\myprocessor|MW_ir|loop[26].a_dffe~q ) # (\myprocessor|MW_ir|loop[24].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[25].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[23].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[26].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[24].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~7 .lut_mask = 16'hFFFE;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \myprocessor|noop_1|out[16]~10 (
// Equation(s):
// \myprocessor|noop_1|out[16]~10_combout  = (\myprocessor|DX_ir|loop[16].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[16]~10 .lut_mask = 16'h00AA;
defparam \myprocessor|noop_1|out[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \myprocessor|XM_ir|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[16]~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \myprocessor|MW_ir|loop[16].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[16].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[16].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[16].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[16].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[16].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[16].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \myprocessor|MW_ir|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[16].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040405194008A;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \myprocessor|noop_0|out[17]~27 (
// Equation(s):
// \myprocessor|noop_0|out[17]~27_combout  = (\myprocessor|FD_ir|loop[17].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_ir|loop[17].a_dffe ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[17]~27 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_0|out[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \myprocessor|DX_ir|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[17]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \myprocessor|noop_1|out[17]~11 (
// Equation(s):
// \myprocessor|noop_1|out[17]~11_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[17].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[17].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[17]~11 .lut_mask = 16'h3300;
defparam \myprocessor|noop_1|out[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \myprocessor|XM_ir|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[17]~11_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \myprocessor|MW_ir|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[17].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \myprocessor|noop_0|out[18]~28 (
// Equation(s):
// \myprocessor|noop_0|out[18]~28_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[18].a_dffe )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|stall_or~combout ),
	.datad(\myprocessor|FD_ir|loop[18].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[18]~28 .lut_mask = 16'h0F00;
defparam \myprocessor|noop_0|out[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \myprocessor|DX_ir|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[18]~28_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \myprocessor|noop_1|out[18]~12 (
// Equation(s):
// \myprocessor|noop_1|out[18]~12_combout  = (\myprocessor|DX_ir|loop[18].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[18].a_dffe~q ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[18]~12 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_1|out[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \myprocessor|XM_ir|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[18]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \myprocessor|MW_ir|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[18].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \myprocessor|noop_0|out[15]~12 (
// Equation(s):
// \myprocessor|noop_0|out[15]~12_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[15].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[15].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[15]~12 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \myprocessor|DX_ir|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[15]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \myprocessor|noop_1|out[15]~9 (
// Equation(s):
// \myprocessor|noop_1|out[15]~9_combout  = (\myprocessor|DX_ir|loop[15].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[15].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[15]~9 .lut_mask = 16'h00CC;
defparam \myprocessor|noop_1|out[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \myprocessor|XM_ir|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[15]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \myprocessor|MW_ir|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[15].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~5 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~5_combout  = (\myprocessor|MW_ir|loop[16].a_dffe~q ) # ((\myprocessor|MW_ir|loop[17].a_dffe~q ) # ((\myprocessor|MW_ir|loop[18].a_dffe~q ) # (\myprocessor|MW_ir|loop[15].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[17].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[18].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[15].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~5 .lut_mask = 16'hFFFE;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~8 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~8_combout  = (\myprocessor|identify_writeReg_0|check_noop|or_equal~4_combout ) # ((\myprocessor|identify_writeReg_0|check_noop|or_equal~6_combout ) # 
// ((\myprocessor|identify_writeReg_0|check_noop|or_equal~7_combout ) # (\myprocessor|identify_writeReg_0|check_noop|or_equal~5_combout )))

	.dataa(\myprocessor|identify_writeReg_0|check_noop|or_equal~4_combout ),
	.datab(\myprocessor|identify_writeReg_0|check_noop|or_equal~6_combout ),
	.datac(\myprocessor|identify_writeReg_0|check_noop|or_equal~7_combout ),
	.datad(\myprocessor|identify_writeReg_0|check_noop|or_equal~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~8 .lut_mask = 16'hFFFE;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \myprocessor|MW_ir|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[0].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~0 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~0_combout  = (\myprocessor|MW_ir|loop[31].a_dffe~q ) # ((\myprocessor|MW_ir|loop[28].a_dffe~q ) # ((\myprocessor|MW_ir|loop[0].a_dffe~q ) # (\myprocessor|MW_ir|loop[30].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[0].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~0 .lut_mask = 16'hFFFE;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \myprocessor|noop_1|out[5]~1 (
// Equation(s):
// \myprocessor|noop_1|out[5]~1_combout  = (\myprocessor|DX_ir|loop[5].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[5].a_dffe~q ),
	.datac(\myprocessor|stall_or~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[5]~1 .lut_mask = 16'h0C0C;
defparam \myprocessor|noop_1|out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \myprocessor|XM_ir|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[5]~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \myprocessor|MW_ir|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[5].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \myprocessor|noop_1|out[6]~2 (
// Equation(s):
// \myprocessor|noop_1|out[6]~2_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[6].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[6].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[6]~2 .lut_mask = 16'h3300;
defparam \myprocessor|noop_1|out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \myprocessor|XM_ir|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[6]~2_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \myprocessor|MW_ir|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[6].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|reg_we_and~3 (
// Equation(s):
// \myprocessor|identify_writeReg_0|reg_we_and~3_combout  = (!\myprocessor|MW_ir|loop[5].a_dffe~q  & (!\myprocessor|MW_ir|loop[29].a_dffe~q  & (!\myprocessor|MW_ir|loop[6].a_dffe~q  & !\myprocessor|MW_ir|loop[27].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[5].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[6].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|reg_we_and~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|reg_we_and~3 .lut_mask = 16'h0001;
defparam \myprocessor|identify_writeReg_0|reg_we_and~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \myprocessor|MW_ir|loop[8].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[8].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[8].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[8].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[8].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[8].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N31
dffeas \myprocessor|MW_ir|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[8].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \myprocessor|MW_ir|loop[9].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[9].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[9].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[9].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[9].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[9].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \myprocessor|MW_ir|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[9].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \myprocessor|MW_ir|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[10].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0C0533C0000;
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \myprocessor|noop_0|out[7]~23 (
// Equation(s):
// \myprocessor|noop_0|out[7]~23_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[7].a_dffe )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|stall_or~combout ),
	.datad(\myprocessor|FD_ir|loop[7].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[7]~23 .lut_mask = 16'h0F00;
defparam \myprocessor|noop_0|out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \myprocessor|DX_ir|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[7]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \myprocessor|noop_1|out[7]~25 (
// Equation(s):
// \myprocessor|noop_1|out[7]~25_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[7].a_dffe~q )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[7]~25 .lut_mask = 16'h5500;
defparam \myprocessor|noop_1|out[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \myprocessor|XM_ir|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[7]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \myprocessor|MW_ir|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[7].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~2 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~2_combout  = (\myprocessor|MW_ir|loop[8].a_dffe~q ) # ((\myprocessor|MW_ir|loop[9].a_dffe~q ) # ((\myprocessor|MW_ir|loop[10].a_dffe~q ) # (\myprocessor|MW_ir|loop[7].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[9].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~2 .lut_mask = 16'hFFFE;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CEF803580000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \myprocessor|noop_0|out[1]~21 (
// Equation(s):
// \myprocessor|noop_0|out[1]~21_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[1].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[1].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[1]~21 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \myprocessor|DX_ir|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[1]~21_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \myprocessor|noop_1|out[1]~21 (
// Equation(s):
// \myprocessor|noop_1|out[1]~21_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[1].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[1]~21 .lut_mask = 16'h3300;
defparam \myprocessor|noop_1|out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \myprocessor|XM_ir|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[1]~21_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \myprocessor|MW_ir|loop[1].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[1].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[1].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[1].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[1].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[1].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \myprocessor|MW_ir|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[1].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \myprocessor|MW_ir|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[2].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \myprocessor|noop_1|out[4]~24 (
// Equation(s):
// \myprocessor|noop_1|out[4]~24_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[4].a_dffe~q )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[4]~24 .lut_mask = 16'h5500;
defparam \myprocessor|noop_1|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \myprocessor|XM_ir|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[4]~24_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \myprocessor|MW_ir|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[4].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \myprocessor|MW_ir|loop[3].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_ir|loop[3].a_dffe~feeder_combout  = \myprocessor|XM_ir|loop[3].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[3].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|MW_ir|loop[3].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[3].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_ir|loop[3].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \myprocessor|MW_ir|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_ir|loop[3].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~1 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~1_combout  = (\myprocessor|MW_ir|loop[1].a_dffe~q ) # ((\myprocessor|MW_ir|loop[2].a_dffe~q ) # ((\myprocessor|MW_ir|loop[4].a_dffe~q ) # (\myprocessor|MW_ir|loop[3].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[1].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[2].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[4].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[3].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~1 .lut_mask = 16'hFFFE;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|check_noop|or_equal~3 (
// Equation(s):
// \myprocessor|identify_writeReg_0|check_noop|or_equal~3_combout  = (\myprocessor|identify_writeReg_0|check_noop|or_equal~0_combout ) # (((\myprocessor|identify_writeReg_0|check_noop|or_equal~2_combout ) # 
// (\myprocessor|identify_writeReg_0|check_noop|or_equal~1_combout )) # (!\myprocessor|identify_writeReg_0|reg_we_and~3_combout ))

	.dataa(\myprocessor|identify_writeReg_0|check_noop|or_equal~0_combout ),
	.datab(\myprocessor|identify_writeReg_0|reg_we_and~3_combout ),
	.datac(\myprocessor|identify_writeReg_0|check_noop|or_equal~2_combout ),
	.datad(\myprocessor|identify_writeReg_0|check_noop|or_equal~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|check_noop|or_equal~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~3 .lut_mask = 16'hFFFB;
defparam \myprocessor|identify_writeReg_0|check_noop|or_equal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \myprocessor|and_2~0 (
// Equation(s):
// \myprocessor|and_2~0_combout  = (\myprocessor|DX_ir|loop[17].a_dffe~q  & (\myprocessor|DX_ir|loop[20].a_dffe~q  & (\myprocessor|DX_ir|loop[18].a_dffe~q  & \myprocessor|DX_ir|loop[19].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[17].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[20].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[18].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[19].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_2~0 .lut_mask = 16'h8000;
defparam \myprocessor|and_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \myprocessor|and_2~1 (
// Equation(s):
// \myprocessor|and_2~1_combout  = (!\myprocessor|DX_ir|loop[17].a_dffe~q  & (!\myprocessor|DX_ir|loop[20].a_dffe~q  & (!\myprocessor|DX_ir|loop[18].a_dffe~q  & !\myprocessor|DX_ir|loop[19].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[17].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[20].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[18].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[19].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_2~1 .lut_mask = 16'h0001;
defparam \myprocessor|and_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \myprocessor|and_2~2 (
// Equation(s):
// \myprocessor|and_2~2_combout  = (\myprocessor|DX_ir|loop[21].a_dffe~q  & (\myprocessor|and_2~0_combout  & ((\myprocessor|W_control|and_13~1_combout )))) # (!\myprocessor|DX_ir|loop[21].a_dffe~q  & (((\myprocessor|and_2~1_combout  & 
// !\myprocessor|W_control|and_13~1_combout ))))

	.dataa(\myprocessor|and_2~0_combout ),
	.datab(\myprocessor|DX_ir|loop[21].a_dffe~q ),
	.datac(\myprocessor|and_2~1_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_2~2 .lut_mask = 16'h8830;
defparam \myprocessor|and_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|reg_we_and~0 (
// Equation(s):
// \myprocessor|identify_writeReg_0|reg_we_and~0_combout  = (!\myprocessor|MW_ir|loop[31].a_dffe~q  & (!\myprocessor|MW_ir|loop[28].a_dffe~q  & !\myprocessor|MW_ir|loop[30].a_dffe~q ))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[28].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|MW_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|reg_we_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|reg_we_and~0 .lut_mask = 16'h0011;
defparam \myprocessor|identify_writeReg_0|reg_we_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|reg_we_and~1 (
// Equation(s):
// \myprocessor|identify_writeReg_0|reg_we_and~1_combout  = (\myprocessor|MW_ir|loop[29].a_dffe~q  & (((\myprocessor|MW_ir|loop[27].a_dffe~q )))) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & (!\myprocessor|MW_ir|loop[6].a_dffe~q  & 
// (!\myprocessor|MW_ir|loop[5].a_dffe~q  & !\myprocessor|MW_ir|loop[27].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[6].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[5].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|reg_we_and~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|reg_we_and~1 .lut_mask = 16'hCC01;
defparam \myprocessor|identify_writeReg_0|reg_we_and~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \myprocessor|W_control|and_10 (
// Equation(s):
// \myprocessor|W_control|and_10~combout  = (!\myprocessor|MW_ir|loop[31].a_dffe~q  & \myprocessor|W_control|and_10~0_combout )

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|W_control|and_10~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|W_control|and_10~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|W_control|and_10 .lut_mask = 16'h5500;
defparam \myprocessor|W_control|and_10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|reg_we_and~5 (
// Equation(s):
// \myprocessor|identify_writeReg_0|reg_we_and~5_combout  = (\myprocessor|W_control|and_13~1_combout ) # ((\myprocessor|W_control|and_10~combout ) # ((\myprocessor|identify_writeReg_0|reg_we_and~0_combout  & 
// \myprocessor|identify_writeReg_0|reg_we_and~1_combout )))

	.dataa(\myprocessor|identify_writeReg_0|reg_we_and~0_combout ),
	.datab(\myprocessor|identify_writeReg_0|reg_we_and~1_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|W_control|and_10~combout ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|reg_we_and~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|reg_we_and~5 .lut_mask = 16'hFFF8;
defparam \myprocessor|identify_writeReg_0|reg_we_and~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \myprocessor|and_2~3 (
// Equation(s):
// \myprocessor|and_2~3_combout  = (\myprocessor|and_2~2_combout  & (\myprocessor|identify_writeReg_0|reg_we_and~5_combout  & ((\myprocessor|identify_writeReg_0|check_noop|or_equal~8_combout ) # (\myprocessor|identify_writeReg_0|check_noop|or_equal~3_combout 
// ))))

	.dataa(\myprocessor|identify_writeReg_0|check_noop|or_equal~8_combout ),
	.datab(\myprocessor|identify_writeReg_0|check_noop|or_equal~3_combout ),
	.datac(\myprocessor|and_2~2_combout ),
	.datad(\myprocessor|identify_writeReg_0|reg_we_and~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_2~3 .lut_mask = 16'hE000;
defparam \myprocessor|and_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \myprocessor|select_imm_or~0 (
// Equation(s):
// \myprocessor|select_imm_or~0_combout  = (\myprocessor|DX_ir|loop[29].a_dffe~q  & (((!\myprocessor|DX_ir|loop[30].a_dffe~q  & \myprocessor|DX_ir|loop[27].a_dffe~q )))) # (!\myprocessor|DX_ir|loop[29].a_dffe~q  & (!\myprocessor|DX_ir|loop[28].a_dffe~q  & 
// (\myprocessor|DX_ir|loop[30].a_dffe~q  & !\myprocessor|DX_ir|loop[27].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[30].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_imm_or~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_imm_or~0 .lut_mask = 16'h0C10;
defparam \myprocessor|select_imm_or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|myCounter|WideOr2~2 (
// Equation(s):
// \myprocessor|my_multdiv|myCounter|WideOr2~2_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|myCounter|dff1~q  & ((!\myprocessor|my_multdiv|myCounter|dff4~q ) # (!\myprocessor|my_multdiv|myCounter|dff3~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|myCounter|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|WideOr2~2 .lut_mask = 16'h20A0;
defparam \myprocessor|my_multdiv|myCounter|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|myCounter|WideOr2~3 (
// Equation(s):
// \myprocessor|my_multdiv|myCounter|WideOr2~3_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((!\myprocessor|my_multdiv|myCounter|WideOr2~2_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|myCounter|dff1~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|myCounter|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|WideOr2~3 .lut_mask = 16'h08F8;
defparam \myprocessor|my_multdiv|myCounter|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \myprocessor|my_multdiv|myCounter|dff2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|myCounter|WideOr2~3_combout ),
	.asdata(vcc),
	.clrn(!\myprocessor|mul_or_div_started~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|dff2 .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|myCounter|dff2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout  = (!\myprocessor|my_multdiv|myCounter|dff4~q  & !\myprocessor|my_multdiv|myCounter|dff3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60 .lut_mask = 16'h000F;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|WideOr0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|WideOr0~combout  = (\myprocessor|my_multdiv|myCounter|dff0~q ) # ((\myprocessor|my_multdiv|myCounter|dff2~q ) # ((\myprocessor|my_multdiv|myCounter|dff1~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|WideOr0 .lut_mask = 16'hFEFF;
defparam \myprocessor|my_multdiv|multiply|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \myprocessor|select_data_opB|out[30]~31 (
// Equation(s):
// \myprocessor|select_data_opB|out[30]~31_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|lw_1|out[30]~61_combout )) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|DX_ir|loop[16].a_dffe~q ))))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[30]~61_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|lw_1|out[30]~61_combout ),
	.datad(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[30]~31 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_data_opB|out[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \myprocessor|identify_D_readRegB|select_regs_or~0 (
// Equation(s):
// \myprocessor|identify_D_readRegB|select_regs_or~0_combout  = (!\myprocessor|FD_ir|loop[30].a_dffe  & (!\myprocessor|FD_ir|loop[28].a_dffe  & (\myprocessor|FD_ir|loop[27].a_dffe  $ (!\myprocessor|FD_ir|loop[29].a_dffe ))))

	.dataa(\myprocessor|FD_ir|loop[30].a_dffe ),
	.datab(\myprocessor|FD_ir|loop[28].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[27].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[29].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|identify_D_readRegB|select_regs_or~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_D_readRegB|select_regs_or~0 .lut_mask = 16'h1001;
defparam \myprocessor|identify_D_readRegB|select_regs_or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \myprocessor|identify_D_readRegB|select_regs_or~1 (
// Equation(s):
// \myprocessor|identify_D_readRegB|select_regs_or~1_combout  = (!\myprocessor|FD_ir|loop[31].a_dffe  & \myprocessor|identify_D_readRegB|select_regs_or~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|FD_ir|loop[31].a_dffe ),
	.datac(\myprocessor|identify_D_readRegB|select_regs_or~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|identify_D_readRegB|select_regs_or~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_D_readRegB|select_regs_or~1 .lut_mask = 16'h3030;
defparam \myprocessor|identify_D_readRegB|select_regs_or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~5 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~5_combout  = (\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & ((\myprocessor|FD_ir|loop[12].a_dffe ) # ((\myprocessor|FD_ir|loop[13].a_dffe ) # (\myprocessor|FD_ir|loop[14].a_dffe ))))

	.dataa(\myprocessor|FD_ir|loop[12].a_dffe ),
	.datab(\myprocessor|FD_ir|loop[13].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[14].a_dffe ),
	.datad(\myprocessor|identify_D_readRegB|select_regs_or~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~5 .lut_mask = 16'hFE00;
defparam \myprocessor|DX_readB|loop[11].a_dffe~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3 (
// Equation(s):
// \myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3_combout  = (\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & ((\myprocessor|FD_ir|loop[31].a_dffe  & (\myprocessor|FD_ir|loop[26].a_dffe )) # (!\myprocessor|FD_ir|loop[31].a_dffe  & 
// ((\myprocessor|FD_ir|loop[16].a_dffe ))))) # (!\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & (\myprocessor|FD_ir|loop[26].a_dffe ))

	.dataa(\myprocessor|FD_ir|loop[26].a_dffe ),
	.datab(\myprocessor|identify_D_readRegB|select_regs_or~0_combout ),
	.datac(\myprocessor|FD_ir|loop[31].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[16].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3 .lut_mask = 16'hAEA2;
defparam \myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~3 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~3_combout  = (\myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3_combout  & ((\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & ((\myprocessor|FD_ir|loop[15].a_dffe ))) # 
// (!\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & (\myprocessor|FD_ir|loop[25].a_dffe ))))

	.dataa(\myprocessor|FD_ir|loop[25].a_dffe ),
	.datab(\myprocessor|FD_ir|loop[15].a_dffe ),
	.datac(\myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3_combout ),
	.datad(\myprocessor|identify_D_readRegB|select_regs_or~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~3 .lut_mask = 16'hC0A0;
defparam \myprocessor|DX_readB|loop[11].a_dffe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1 (
// Equation(s):
// \myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout  = (\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & ((\myprocessor|FD_ir|loop[31].a_dffe  & (\myprocessor|FD_ir|loop[23].a_dffe )) # (!\myprocessor|FD_ir|loop[31].a_dffe  & 
// ((\myprocessor|FD_ir|loop[13].a_dffe ))))) # (!\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & (\myprocessor|FD_ir|loop[23].a_dffe ))

	.dataa(\myprocessor|identify_D_readRegB|select_regs_or~0_combout ),
	.datab(\myprocessor|FD_ir|loop[23].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[13].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[31].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1 .lut_mask = 16'hCCE4;
defparam \myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2 (
// Equation(s):
// \myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2_combout  = (\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & ((\myprocessor|FD_ir|loop[31].a_dffe  & (\myprocessor|FD_ir|loop[24].a_dffe )) # (!\myprocessor|FD_ir|loop[31].a_dffe  & 
// ((\myprocessor|FD_ir|loop[14].a_dffe ))))) # (!\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & (\myprocessor|FD_ir|loop[24].a_dffe ))

	.dataa(\myprocessor|identify_D_readRegB|select_regs_or~0_combout ),
	.datab(\myprocessor|FD_ir|loop[24].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[14].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[31].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2 .lut_mask = 16'hCCE4;
defparam \myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0 (
// Equation(s):
// \myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout  = (\myprocessor|FD_ir|loop[31].a_dffe  & (((\myprocessor|FD_ir|loop[22].a_dffe )))) # (!\myprocessor|FD_ir|loop[31].a_dffe  & ((\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & 
// (\myprocessor|FD_ir|loop[12].a_dffe )) # (!\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & ((\myprocessor|FD_ir|loop[22].a_dffe )))))

	.dataa(\myprocessor|FD_ir|loop[12].a_dffe ),
	.datab(\myprocessor|FD_ir|loop[31].a_dffe ),
	.datac(\myprocessor|identify_D_readRegB|select_regs_or~0_combout ),
	.datad(\myprocessor|FD_ir|loop[22].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0 .lut_mask = 16'hEF20;
defparam \myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \myprocessor|writereadB_and~1 (
// Equation(s):
// \myprocessor|writereadB_and~1_combout  = (!\myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout  & (!\myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2_combout  & !\myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout ),
	.datac(\myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2_combout ),
	.datad(\myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_and~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_and~1 .lut_mask = 16'h0003;
defparam \myprocessor|writereadB_and~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \myprocessor|writereadB_and~2 (
// Equation(s):
// \myprocessor|writereadB_and~2_combout  = (\myprocessor|writereadB_and~1_combout  & ((\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & ((!\myprocessor|FD_ir|loop[15].a_dffe ))) # (!\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & 
// (!\myprocessor|FD_ir|loop[25].a_dffe ))))

	.dataa(\myprocessor|FD_ir|loop[25].a_dffe ),
	.datab(\myprocessor|writereadB_and~1_combout ),
	.datac(\myprocessor|FD_ir|loop[15].a_dffe ),
	.datad(\myprocessor|identify_D_readRegB|select_regs_or~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_and~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_and~2 .lut_mask = 16'h0C44;
defparam \myprocessor|writereadB_and~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor (
// Equation(s):
// \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  = \myprocessor|writereadB_and~2_combout  $ (((\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & ((!\myprocessor|FD_ir|loop[16].a_dffe ))) # 
// (!\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & (!\myprocessor|FD_ir|loop[26].a_dffe ))))

	.dataa(\myprocessor|FD_ir|loop[26].a_dffe ),
	.datab(\myprocessor|writereadB_and~2_combout ),
	.datac(\myprocessor|FD_ir|loop[16].a_dffe ),
	.datad(\myprocessor|identify_D_readRegB|select_regs_or~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor .lut_mask = 16'hC399;
defparam \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout  = \myprocessor|writereadB_and~1_combout  $ (((\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & ((!\myprocessor|FD_ir|loop[15].a_dffe ))) # 
// (!\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & (!\myprocessor|FD_ir|loop[25].a_dffe ))))

	.dataa(\myprocessor|FD_ir|loop[25].a_dffe ),
	.datab(\myprocessor|writereadB_and~1_combout ),
	.datac(\myprocessor|FD_ir|loop[15].a_dffe ),
	.datad(\myprocessor|identify_D_readRegB|select_regs_or~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor .lut_mask = 16'hC399;
defparam \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor (
// Equation(s):
// \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  = \myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2_combout  $ (((\myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout ) # 
// (\myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout ),
	.datac(\myprocessor|identify_D_readRegB|regReadB_mux|out[2]~2_combout ),
	.datad(\myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor .lut_mask = 16'h0F3C;
defparam \myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \myprocessor|writereadB_and~0 (
// Equation(s):
// \myprocessor|writereadB_and~0_combout  = (!\myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout  & ((\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & ((!\myprocessor|FD_ir|loop[13].a_dffe ))) # 
// (!\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & (!\myprocessor|FD_ir|loop[23].a_dffe ))))

	.dataa(\myprocessor|identify_D_readRegB|select_regs_or~1_combout ),
	.datab(\myprocessor|FD_ir|loop[23].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[13].a_dffe ),
	.datad(\myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_and~0 .lut_mask = 16'h001B;
defparam \myprocessor|writereadB_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1 (
// Equation(s):
// \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout  = CARRY((!\myprocessor|writereadB_and~0_combout  & \myprocessor|W_control|and_13~1_combout ))

	.dataa(\myprocessor|writereadB_and~0_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1 .lut_mask = 16'h0044;
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~2 (
// Equation(s):
// \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~2_combout  = (\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & ((\myprocessor|W_control|and_13~1_combout  & 
// (\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout  & VCC)) # (!\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout )))) # 
// (!\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & ((\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout )) # (!\myprocessor|W_control|and_13~1_combout  & 
// ((\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout ) # (GND)))))
// \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~3  = CARRY((\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & (!\myprocessor|W_control|and_13~1_combout  & 
// !\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout )) # (!\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & ((!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout ) # 
// (!\myprocessor|W_control|and_13~1_combout ))))

	.dataa(\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~1_cout ),
	.combout(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~2_combout ),
	.cout(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~4 (
// Equation(s):
// \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~4_combout  = ((\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout  $ (\myprocessor|W_control|and_13~1_combout  $ 
// (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~3 )))) # (GND)
// \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5  = CARRY((\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & ((\myprocessor|W_control|and_13~1_combout ) # 
// (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~3 ))) # (!\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & (\myprocessor|W_control|and_13~1_combout  & 
// !\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~3 )))

	.dataa(\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~3 ),
	.combout(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~4_combout ),
	.cout(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~6 (
// Equation(s):
// \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~6_combout  = (\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & ((\myprocessor|W_control|and_13~1_combout  & 
// (\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5  & VCC)) # (!\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5 )))) # 
// (!\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & ((\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5 )) # (!\myprocessor|W_control|and_13~1_combout  & 
// ((\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5 ) # (GND)))))
// \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~7  = CARRY((\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & (!\myprocessor|W_control|and_13~1_combout  & 
// !\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5 )) # (!\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & ((!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5 ) # 
// (!\myprocessor|W_control|and_13~1_combout ))))

	.dataa(\myprocessor|writereadB_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~5 ),
	.combout(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~6_combout ),
	.cout(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8 (
// Equation(s):
// \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8_combout  = !\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~7 ),
	.combout(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8 .lut_mask = 16'h0F0F;
defparam \myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \myprocessor|writereadB_and~5 (
// Equation(s):
// \myprocessor|writereadB_and~5_combout  = (!\myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3_combout  & (!\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8_combout  & 
// \myprocessor|writereadB_and~2_combout )))

	.dataa(\myprocessor|identify_D_readRegB|regReadB_mux|out[4]~3_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8_combout ),
	.datad(\myprocessor|writereadB_and~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_and~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_and~5 .lut_mask = 16'h0100;
defparam \myprocessor|writereadB_and~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \myprocessor|writereadB_and~4 (
// Equation(s):
// \myprocessor|writereadB_and~4_combout  = (\myprocessor|W_control|and_13~1_combout  & (\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8_combout  & (\myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout  & 
// \myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~8_combout ),
	.datac(\myprocessor|identify_D_readRegB|regReadB_mux|out[1]~1_combout ),
	.datad(\myprocessor|identify_D_readRegB|regReadB_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_and~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_and~4 .lut_mask = 16'h8000;
defparam \myprocessor|writereadB_and~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|reg_we_and~2 (
// Equation(s):
// \myprocessor|identify_writeReg_0|reg_we_and~2_combout  = (\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|identify_writeReg_0|reg_we_and~0_combout  & \myprocessor|identify_writeReg_0|reg_we_and~1_combout )) # 
// (!\myprocessor|MW_ir|loop[31].a_dffe~q ))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|identify_writeReg_0|reg_we_and~0_combout  & \myprocessor|identify_writeReg_0|reg_we_and~1_combout ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|identify_writeReg_0|reg_we_and~0_combout ),
	.datad(\myprocessor|identify_writeReg_0|reg_we_and~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|reg_we_and~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|reg_we_and~2 .lut_mask = 16'hF222;
defparam \myprocessor|identify_writeReg_0|reg_we_and~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \myprocessor|identify_writeReg_0|reg_we_and~4 (
// Equation(s):
// \myprocessor|identify_writeReg_0|reg_we_and~4_combout  = (\myprocessor|identify_writeReg_0|reg_we_and~2_combout  & (((\myprocessor|identify_writeReg_0|check_noop|or_equal~3_combout ) # (\myprocessor|identify_writeReg_0|check_noop|or_equal~8_combout )))) # 
// (!\myprocessor|identify_writeReg_0|reg_we_and~2_combout  & (\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|identify_writeReg_0|check_noop|or_equal~3_combout ) # (\myprocessor|identify_writeReg_0|check_noop|or_equal~8_combout ))))

	.dataa(\myprocessor|identify_writeReg_0|reg_we_and~2_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|identify_writeReg_0|check_noop|or_equal~3_combout ),
	.datad(\myprocessor|identify_writeReg_0|check_noop|or_equal~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|identify_writeReg_0|reg_we_and~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|identify_writeReg_0|reg_we_and~4 .lut_mask = 16'hEEE0;
defparam \myprocessor|identify_writeReg_0|reg_we_and~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \myprocessor|writereadB_and~3 (
// Equation(s):
// \myprocessor|writereadB_and~3_combout  = (\myprocessor|identify_writeReg_0|reg_we_and~4_combout  & (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~2_combout  & (!\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~4_combout  & 
// !\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~6_combout )))

	.dataa(\myprocessor|identify_writeReg_0|reg_we_and~4_combout ),
	.datab(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~2_combout ),
	.datac(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~4_combout ),
	.datad(\myprocessor|writereadB_comp|sub|add|add0|full_adder2|my_xor~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_and~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_and~3 .lut_mask = 16'h0002;
defparam \myprocessor|writereadB_and~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \myprocessor|writereadB_and~6 (
// Equation(s):
// \myprocessor|writereadB_and~6_combout  = (\myprocessor|writereadB_and~3_combout  & ((\myprocessor|writereadB_and~5_combout ) # (\myprocessor|writereadB_and~4_combout )))

	.dataa(\myprocessor|writereadB_and~5_combout ),
	.datab(gnd),
	.datac(\myprocessor|writereadB_and~4_combout ),
	.datad(\myprocessor|writereadB_and~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadB_and~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadB_and~6 .lut_mask = 16'hFA00;
defparam \myprocessor|writereadB_and~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~4 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~4_combout  = (!\myprocessor|identify_D_readRegB|select_regs_or~1_combout  & ((\myprocessor|FD_ir|loop[24].a_dffe ) # ((\myprocessor|FD_ir|loop[23].a_dffe ) # (\myprocessor|FD_ir|loop[22].a_dffe ))))

	.dataa(\myprocessor|identify_D_readRegB|select_regs_or~1_combout ),
	.datab(\myprocessor|FD_ir|loop[24].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[23].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[22].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~4 .lut_mask = 16'h5554;
defparam \myprocessor|DX_readB|loop[11].a_dffe~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~6 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~6_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~3_combout  & (!\myprocessor|writereadB_and~6_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~5_combout ) # (\myprocessor|DX_readB|loop[11].a_dffe~4_combout ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~5_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~3_combout ),
	.datac(\myprocessor|writereadB_and~6_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~6 .lut_mask = 16'h0C08;
defparam \myprocessor|DX_readB|loop[11].a_dffe~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[17]~48 (
// Equation(s):
// \myprocessor|choose_readB_data|out[17]~48_combout  = (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|writereadB_and~6_combout  & ((\myprocessor|MW_ir|loop[29].a_dffe~q ) # (!\myprocessor|W_control|and_13~0_combout ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|writereadB_and~6_combout ),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[17]~48 .lut_mask = 16'h4050;
defparam \myprocessor|choose_readB_data|out[17]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75 .lut_mask = 16'h0800;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & (!\myprocessor|my_multdiv|myCounter|dff1~q  & !\myprocessor|my_multdiv|myCounter|dff2~q ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7 .lut_mask = 16'h0005;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[28]~90 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[28].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[28].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[28]~90 .lut_mask = 16'hCCC4;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & !\myprocessor|my_multdiv|myCounter|dff1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25 .lut_mask = 16'h00F0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90_combout  = ((\myprocessor|my_multdiv|myCounter|dff0~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q ))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout )

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90 .lut_mask = 16'hFFFD;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & \myprocessor|my_multdiv|myCounter|dff0~q )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62 .lut_mask = 16'h3300;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89 .lut_mask = 16'h1000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[30]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout  = \myprocessor|select_data_opB|out[30]~31_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & 
// !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout )))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[30]~31_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[30]~27 .lut_mask = 16'hF05A;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[30].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33 .lut_mask = 16'hEE44;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N7
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[29]~91 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[29].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[29].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[29]~91 .lut_mask = 16'hFB00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[29]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// !\myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76 .lut_mask = 16'h0008;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~14_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12 )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12 )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~15  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12 )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12 ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[28]~75_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~14 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~17_combout  = ((\myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76_combout  $ (\myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~15 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~15 ))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~15 )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[29]~76_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~17_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~17 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~17_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[29]~91_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \myprocessor|X_control|and_12~0 (
// Equation(s):
// \myprocessor|X_control|and_12~0_combout  = (!\myprocessor|DX_ir|loop[27].a_dffe~q  & (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[28].a_dffe~q  & !\myprocessor|DX_ir|loop[30].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|X_control|and_12~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|X_control|and_12~0 .lut_mask = 16'h0010;
defparam \myprocessor|X_control|and_12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \myprocessor|choose_alu_op_mux_1|out[0]~3 (
// Equation(s):
// \myprocessor|choose_alu_op_mux_1|out[0]~3_combout  = (\myprocessor|X_control|and_12~0_combout ) # ((\myprocessor|DX_ir|loop[2].a_dffe~q  & ((\myprocessor|DX_ir|loop[31].a_dffe~q ) # (!\myprocessor|select_imm_or~0_combout ))))

	.dataa(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datab(\myprocessor|X_control|and_12~0_combout ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_alu_op_mux_1|out[0]~3 .lut_mask = 16'hEECE;
defparam \myprocessor|choose_alu_op_mux_1|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \myprocessor|choose_alu_op_mux_1|out[4]~2 (
// Equation(s):
// \myprocessor|choose_alu_op_mux_1|out[4]~2_combout  = (!\myprocessor|X_control|and_12~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q ) # (!\myprocessor|select_imm_or~0_combout )))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|X_control|and_12~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_alu_op_mux_1|out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_alu_op_mux_1|out[4]~2 .lut_mask = 16'h00DD;
defparam \myprocessor|choose_alu_op_mux_1|out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \myprocessor|my_alu|decoder|decoder0|and1~0 (
// Equation(s):
// \myprocessor|my_alu|decoder|decoder0|and1~0_combout  = ((!\myprocessor|DX_ir|loop[3].a_dffe~q  & (!\myprocessor|DX_ir|loop[6].a_dffe~q  & !\myprocessor|DX_ir|loop[5].a_dffe~q ))) # (!\myprocessor|choose_alu_op_mux_1|out[4]~2_combout )

	.dataa(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[6].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[5].a_dffe~q ),
	.datad(\myprocessor|choose_alu_op_mux_1|out[4]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|decoder|decoder0|and1~0 .lut_mask = 16'h01FF;
defparam \myprocessor|my_alu|decoder|decoder0|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \myprocessor|choose_alu_op_mux_1|out[2]~4 (
// Equation(s):
// \myprocessor|choose_alu_op_mux_1|out[2]~4_combout  = (!\myprocessor|X_control|and_12~0_combout  & (\myprocessor|DX_ir|loop[4].a_dffe~q  & ((\myprocessor|DX_ir|loop[31].a_dffe~q ) # (!\myprocessor|select_imm_or~0_combout ))))

	.dataa(\myprocessor|X_control|and_12~0_combout ),
	.datab(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_alu_op_mux_1|out[2]~4 .lut_mask = 16'h4404;
defparam \myprocessor|choose_alu_op_mux_1|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~52 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~52_combout  = (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & !\myprocessor|DX_ir|loop[7].a_dffe~q 
// )))

	.dataa(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datad(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~52 .lut_mask = 16'h0040;
defparam \myprocessor|select_multdiv_mux|out[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \myprocessor|find_writeReg_0|reg_we_and~3 (
// Equation(s):
// \myprocessor|find_writeReg_0|reg_we_and~3_combout  = (\myprocessor|XM_ir|loop[27].a_dffe~q  & (\myprocessor|M_control|and_9~0_combout  & (\myprocessor|XM_ir|loop[29].a_dffe~q  $ (\myprocessor|XM_ir|loop[28].a_dffe~q )))) # 
// (!\myprocessor|XM_ir|loop[27].a_dffe~q  & ((\myprocessor|XM_ir|loop[29].a_dffe~q ) # ((\myprocessor|XM_ir|loop[28].a_dffe~q ))))

	.dataa(\myprocessor|XM_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|M_control|and_9~0_combout ),
	.datad(\myprocessor|XM_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|reg_we_and~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|reg_we_and~3 .lut_mask = 16'h60EE;
defparam \myprocessor|find_writeReg_0|reg_we_and~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \myprocessor|find_writeReg_0|reg_we_and~0 (
// Equation(s):
// \myprocessor|find_writeReg_0|reg_we_and~0_combout  = (!\myprocessor|XM_ir|loop[31].a_dffe~q  & ((\myprocessor|XM_ir|loop[30].a_dffe~q ) # ((!\myprocessor|XM_ir|loop[6].a_dffe~q  & !\myprocessor|XM_ir|loop[5].a_dffe~q ))))

	.dataa(\myprocessor|XM_ir|loop[6].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[5].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|reg_we_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|reg_we_and~0 .lut_mask = 16'h3301;
defparam \myprocessor|find_writeReg_0|reg_we_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \myprocessor|find_writeReg_0|check_noop|or_equal~3 (
// Equation(s):
// \myprocessor|find_writeReg_0|check_noop|or_equal~3_combout  = (\myprocessor|XM_ir|loop[25].a_dffe~q ) # ((\myprocessor|XM_ir|loop[26].a_dffe~q ) # ((\myprocessor|XM_ir|loop[23].a_dffe~q ) # (\myprocessor|XM_ir|loop[24].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[25].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[26].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[23].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[24].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|check_noop|or_equal~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~3 .lut_mask = 16'hFFFE;
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \myprocessor|find_writeReg_0|check_noop|or_equal~2 (
// Equation(s):
// \myprocessor|find_writeReg_0|check_noop|or_equal~2_combout  = (\myprocessor|XM_ir|loop[21].a_dffe~q ) # ((\myprocessor|XM_ir|loop[19].a_dffe~q ) # ((\myprocessor|XM_ir|loop[22].a_dffe~q ) # (\myprocessor|XM_ir|loop[20].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[21].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[19].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[22].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[20].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|check_noop|or_equal~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~2 .lut_mask = 16'hFFFE;
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \myprocessor|find_writeReg_0|check_noop|or_equal~0 (
// Equation(s):
// \myprocessor|find_writeReg_0|check_noop|or_equal~0_combout  = (\myprocessor|XM_ir|loop[12].a_dffe~q ) # ((\myprocessor|XM_ir|loop[13].a_dffe~q ) # ((\myprocessor|XM_ir|loop[14].a_dffe~q ) # (\myprocessor|XM_ir|loop[11].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[12].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[13].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[14].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|check_noop|or_equal~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~0 .lut_mask = 16'hFFFE;
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \myprocessor|find_writeReg_0|check_noop|or_equal~1 (
// Equation(s):
// \myprocessor|find_writeReg_0|check_noop|or_equal~1_combout  = (\myprocessor|XM_ir|loop[16].a_dffe~q ) # ((\myprocessor|XM_ir|loop[15].a_dffe~q ) # ((\myprocessor|XM_ir|loop[18].a_dffe~q ) # (\myprocessor|XM_ir|loop[17].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[15].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[18].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[17].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|check_noop|or_equal~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~1 .lut_mask = 16'hFFFE;
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \myprocessor|find_writeReg_0|check_noop|or_equal~4 (
// Equation(s):
// \myprocessor|find_writeReg_0|check_noop|or_equal~4_combout  = (\myprocessor|find_writeReg_0|check_noop|or_equal~3_combout ) # ((\myprocessor|find_writeReg_0|check_noop|or_equal~2_combout ) # ((\myprocessor|find_writeReg_0|check_noop|or_equal~0_combout ) # 
// (\myprocessor|find_writeReg_0|check_noop|or_equal~1_combout )))

	.dataa(\myprocessor|find_writeReg_0|check_noop|or_equal~3_combout ),
	.datab(\myprocessor|find_writeReg_0|check_noop|or_equal~2_combout ),
	.datac(\myprocessor|find_writeReg_0|check_noop|or_equal~0_combout ),
	.datad(\myprocessor|find_writeReg_0|check_noop|or_equal~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|check_noop|or_equal~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~4 .lut_mask = 16'hFFFE;
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \myprocessor|find_writeReg_0|check_noop|or_equal~6 (
// Equation(s):
// \myprocessor|find_writeReg_0|check_noop|or_equal~6_combout  = (\myprocessor|XM_ir|loop[1].a_dffe~q ) # ((\myprocessor|XM_ir|loop[2].a_dffe~q ) # ((\myprocessor|XM_ir|loop[4].a_dffe~q ) # (\myprocessor|XM_ir|loop[3].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[1].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[2].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[4].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[3].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|check_noop|or_equal~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~6 .lut_mask = 16'hFFFE;
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \myprocessor|find_writeReg_0|check_noop|or_equal~7 (
// Equation(s):
// \myprocessor|find_writeReg_0|check_noop|or_equal~7_combout  = (\myprocessor|XM_ir|loop[7].a_dffe~q ) # ((\myprocessor|XM_ir|loop[10].a_dffe~q ) # ((\myprocessor|XM_ir|loop[9].a_dffe~q ) # (\myprocessor|XM_ir|loop[8].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[7].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|check_noop|or_equal~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~7 .lut_mask = 16'hFFFE;
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \myprocessor|find_writeReg_0|check_noop|or_equal~5 (
// Equation(s):
// \myprocessor|find_writeReg_0|check_noop|or_equal~5_combout  = (\myprocessor|XM_ir|loop[6].a_dffe~q ) # ((\myprocessor|XM_ir|loop[31].a_dffe~q ) # ((\myprocessor|XM_ir|loop[5].a_dffe~q ) # (\myprocessor|XM_ir|loop[30].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[6].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[5].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|check_noop|or_equal~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~5 .lut_mask = 16'hFFFE;
defparam \myprocessor|find_writeReg_0|check_noop|or_equal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \myprocessor|find_writeReg_0|reg_we_and~1 (
// Equation(s):
// \myprocessor|find_writeReg_0|reg_we_and~1_combout  = (\myprocessor|find_writeReg_0|check_noop|or_equal~6_combout ) # ((\myprocessor|find_writeReg_0|check_noop|or_equal~7_combout ) # (\myprocessor|find_writeReg_0|check_noop|or_equal~5_combout ))

	.dataa(\myprocessor|find_writeReg_0|check_noop|or_equal~6_combout ),
	.datab(\myprocessor|find_writeReg_0|check_noop|or_equal~7_combout ),
	.datac(gnd),
	.datad(\myprocessor|find_writeReg_0|check_noop|or_equal~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|reg_we_and~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|reg_we_and~1 .lut_mask = 16'hFFEE;
defparam \myprocessor|find_writeReg_0|reg_we_and~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \myprocessor|find_writeReg_0|reg_we_and~2 (
// Equation(s):
// \myprocessor|find_writeReg_0|reg_we_and~2_combout  = (\myprocessor|find_writeReg_0|check_noop|or_equal~4_combout ) # ((\myprocessor|XM_ir|loop[0].a_dffe~q ) # (\myprocessor|find_writeReg_0|reg_we_and~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|find_writeReg_0|check_noop|or_equal~4_combout ),
	.datac(\myprocessor|XM_ir|loop[0].a_dffe~q ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|reg_we_and~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|reg_we_and~2 .lut_mask = 16'hFFFC;
defparam \myprocessor|find_writeReg_0|reg_we_and~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \myprocessor|find_writeReg_0|reg_we_and~4 (
// Equation(s):
// \myprocessor|find_writeReg_0|reg_we_and~4_combout  = (\myprocessor|find_writeReg_0|reg_we_and~3_combout  & (((\myprocessor|XM_ir|loop[27].a_dffe~q )))) # (!\myprocessor|find_writeReg_0|reg_we_and~3_combout  & 
// (\myprocessor|find_writeReg_0|reg_we_and~0_combout  & (!\myprocessor|XM_ir|loop[27].a_dffe~q  & \myprocessor|find_writeReg_0|reg_we_and~2_combout )))

	.dataa(\myprocessor|find_writeReg_0|reg_we_and~3_combout ),
	.datab(\myprocessor|find_writeReg_0|reg_we_and~0_combout ),
	.datac(\myprocessor|XM_ir|loop[27].a_dffe~q ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_writeReg_0|reg_we_and~4 .lut_mask = 16'hA4A0;
defparam \myprocessor|find_writeReg_0|reg_we_and~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \myprocessor|XM_readB|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[12]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & !\myprocessor|my_multdiv|myCounter|dff2~q )

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6 .lut_mask = 16'h0055;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N13
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[0]~62 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff0~q ) # (!\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout )) 
// # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[0]~62 .lut_mask = 16'hF070;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  & (\myprocessor|my_multdiv|myCounter|dff0~q  & 
// \myprocessor|my_multdiv|myCounter|dff1~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~0_combout  = (\myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout  $ (VCC))) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout  & VCC))
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~0_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~0 .lut_mask = 16'h6688;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_quotient|out[0]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\myprocessor|latch_values~0_combout ),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe6~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],
\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portaaddr({\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .clk0_core_clock_enable = "ena0";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .clk0_input_clock_enable = "ena0";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .logical_ram_name = "CP4_processor_netid:myprocessor|register_32:FD_pc|altshift_taps:loop[0].a_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_p861:altsyncram4|ALTSYNCRAM";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .operation_mode = "dual_port";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_clear = "none";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_width = 2;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clear = "none";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clock = "none";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_width = 36;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_address = 0;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_bit_number = 0;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_last_address = 3;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_depth = 3;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_width = 12;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clear = "none";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clock = "clock0";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_width = 2;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clear = "clear0";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_width = 36;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_address = 0;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_bit_number = 0;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_last_address = 3;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_depth = 3;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_width = 12;
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_enable_clock = "clock0";
defparam \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \myprocessor|PC_adder_1|add0|full_adder1|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  $ (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add0|full_adder1|my_xor .lut_mask = 16'h0FF0;
defparam \myprocessor|PC_adder_1|add0|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N9
dffeas \myprocessor|MW_pc_plus_one|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \myprocessor|PC_adder_1|add0|full_adder2|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a2  $ (((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1  & 
// \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(gnd),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add0|full_adder2|my_xor .lut_mask = 16'h3FC0;
defparam \myprocessor|PC_adder_1|add0|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N31
dffeas \myprocessor|MW_pc_plus_one|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \myprocessor|select_data_opB|out[2]~6 (
// Equation(s):
// \myprocessor|select_data_opB|out[2]~6_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[2]~5_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[2].a_dffe~q 
// )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[2]~5_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[2]~6 .lut_mask = 16'hFD08;
defparam \myprocessor|select_data_opB|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \myprocessor|select_data_opB|out[0]~4 (
// Equation(s):
// \myprocessor|select_data_opB|out[0]~4_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[0]~1_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[0].a_dffe~q 
// )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[0]~1_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[0].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[0]~4 .lut_mask = 16'hFD08;
defparam \myprocessor|select_data_opB|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout  = (!\myprocessor|select_data_opB|out[2]~6_combout  & (!\myprocessor|select_data_opB|out[0]~4_combout  & (!\myprocessor|select_data_opB|out[3]~5_combout  & 
// !\myprocessor|select_data_opB|out[1]~7_combout )))

	.dataa(\myprocessor|select_data_opB|out[2]~6_combout ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(\myprocessor|select_data_opB|out[3]~5_combout ),
	.datad(\myprocessor|select_data_opB|out[1]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \myprocessor|select_data_opB|out[4]~10 (
// Equation(s):
// \myprocessor|select_data_opB|out[4]~10_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[4]~9_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[4].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[4]~9_combout )))))

	.dataa(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[4]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[4]~10 .lut_mask = 16'hEF20;
defparam \myprocessor|select_data_opB|out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[4]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout  = \myprocessor|select_data_opB|out[4]~10_combout  $ (((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout  & \myprocessor|select_data_opB|out[31]~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.datab(\myprocessor|select_data_opB|out[4]~10_combout ),
	.datac(gnd),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[4]~21 .lut_mask = 16'h99CC;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \myprocessor|select_data_opB|out[5]~9 (
// Equation(s):
// \myprocessor|select_data_opB|out[5]~9_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[5]~11_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[5].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[5]~11_combout )))))

	.dataa(\myprocessor|DX_ir|loop[5].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[5]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[5]~9 .lut_mask = 16'hEF20;
defparam \myprocessor|select_data_opB|out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[5]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout  = \myprocessor|select_data_opB|out[5]~9_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[4]~10_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout )))))

	.dataa(\myprocessor|select_data_opB|out[4]~10_combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|select_data_opB|out[5]~9_combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[5]~18 .lut_mask = 16'h4BF0;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \myprocessor|select_data_opB|out[7]~12 (
// Equation(s):
// \myprocessor|select_data_opB|out[7]~12_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[7]~15_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[7].a_dffe~q 
// )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[7]~15_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[7]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[7]~12 .lut_mask = 16'hFD20;
defparam \myprocessor|select_data_opB|out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \myprocessor|select_data_opB|out[6]~8 (
// Equation(s):
// \myprocessor|select_data_opB|out[6]~8_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[6]~13_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[6].a_dffe~q 
// )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[6]~13_combout ))))

	.dataa(\myprocessor|DX_ir|loop[6].a_dffe~q ),
	.datab(\myprocessor|select_imm_or~0_combout ),
	.datac(\myprocessor|lw_1|out[6]~13_combout ),
	.datad(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[6]~8 .lut_mask = 16'hF0B8;
defparam \myprocessor|select_data_opB|out[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout  = (!\myprocessor|select_data_opB|out[4]~10_combout  & (!\myprocessor|select_data_opB|out[6]~8_combout  & (!\myprocessor|select_data_opB|out[5]~9_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout )))

	.dataa(\myprocessor|select_data_opB|out[4]~10_combout ),
	.datab(\myprocessor|select_data_opB|out[6]~8_combout ),
	.datac(\myprocessor|select_data_opB|out[5]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[7]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout  = \myprocessor|select_data_opB|out[7]~12_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout )))

	.dataa(\myprocessor|select_data_opB|out[7]~12_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[7]~16 .lut_mask = 16'hAA66;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \myprocessor|select_data_opB|out[10]~16 (
// Equation(s):
// \myprocessor|select_data_opB|out[10]~16_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[10]~21_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[10].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[10]~21_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[10]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[10]~16 .lut_mask = 16'hEF40;
defparam \myprocessor|select_data_opB|out[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \myprocessor|PC_adder_1|p_carry0|and7~0 (
// Equation(s):
// \myprocessor|PC_adder_1|p_carry0|and7~0_combout  = (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a2  & (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1  & 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a3 )))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|p_carry0|and7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|p_carry0|and7~0 .lut_mask = 16'h8000;
defparam \myprocessor|PC_adder_1|p_carry0|and7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \myprocessor|PC_adder_1|p_carry0|and7~1 (
// Equation(s):
// \myprocessor|PC_adder_1|p_carry0|and7~1_combout  = (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a6  & 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a5  & \myprocessor|PC_adder_1|p_carry0|and7~0_combout )))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datad(\myprocessor|PC_adder_1|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|p_carry0|and7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|p_carry0|and7~1 .lut_mask = 16'h8000;
defparam \myprocessor|PC_adder_1|p_carry0|and7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \myprocessor|PC_adder_1|add1|full_adder1|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add1|full_adder1|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a9  $ (((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7  & \myprocessor|PC_adder_1|p_carry0|and7~1_combout ))))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\myprocessor|PC_adder_1|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add1|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add1|full_adder1|my_xor .lut_mask = 16'h78F0;
defparam \myprocessor|PC_adder_1|add1|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \myprocessor|MW_pc_plus_one|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add1|full_adder1|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & 
// !\myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66 .lut_mask = 16'h0040;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[9]~71 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[9]~71 .lut_mask = 16'hAAA2;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[9]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & 
// \myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65 .lut_mask = 16'h4000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[7]~69 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[7]~69_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[7]~69 .lut_mask = 16'hCCC4;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[7]~80 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[7]~80_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout  & (\myprocessor|my_multdiv|myCounter|dff4~q  & 
// !\myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[7]~80 .lut_mask = 16'h0080;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout  & (\myprocessor|my_multdiv|myCounter|dff4~q  & 
// \myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  & (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// \myprocessor|my_multdiv|myCounter|dff1~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64 .lut_mask = 16'h0400;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  & (\myprocessor|my_multdiv|myCounter|dff0~q  & 
// \myprocessor|my_multdiv|myCounter|dff1~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63 .lut_mask = 16'h4000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & !\myprocessor|my_multdiv|myCounter|dff0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4 .lut_mask = 16'h000F;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout  & (\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|myCounter|dff4~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff3~q  & 
// \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|myCounter|dff2~q  & \myprocessor|my_multdiv|myCounter|dff4~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61 .lut_mask = 16'h3300;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1 )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1 )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~4  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1 )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1 ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[1]~61_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~1 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~4 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N19
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[1]~63 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[1]~63 .lut_mask = 16'hFB00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~6_combout  = ((\myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout  $ (\myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~4 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~4 ))) # (!\myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout  & (\myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~4 )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[2]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~4 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~6_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~6 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~6_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~6_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N31
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[2]~64 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[2]~64 .lut_mask = 16'hAA8A;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~9_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7 )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7 )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~10  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7 )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7 ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[3]~78_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~7 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~9_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~10 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~9 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~9_combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~9_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N1
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[3]~65 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[3]~65 .lut_mask = 16'hCC8C;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~12_combout  = ((\myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63_combout  $ (\myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~10 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~10 ))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~10 )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[4]~63_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~10 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~12_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~12 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~12_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~12_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[4]~66 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[4]~66 .lut_mask = 16'hEF00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~15_combout  = (\myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13  & VCC)) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13 )))) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13 )) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~16  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout  & (!\myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13 )) # (!\myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13 ) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[5]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~13 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~15_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~16 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~15 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~15_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~15_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17 .lut_mask = 16'hACAC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N25
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[5]~67 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[5]~67 .lut_mask = 16'hCCC4;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~18_combout  = ((\myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79_combout  $ (\myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~16 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~19  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~16 ))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~16 )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[6]~79_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~16 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~18_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~19 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~18 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~18_combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~18_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[6]~68 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[6]~68 .lut_mask = 16'hAA8A;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~21_combout  = \myprocessor|my_multdiv|divide|select_quotient|out[7]~69_combout  $ (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~19  $ 
// (\myprocessor|my_multdiv|divide|shift_one|select1|out[7]~80_combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[7]~69_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[7]~80_combout ),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~19 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~21 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[7]~69_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~21_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[7]~69_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N23
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~4_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe~q  & (\myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe~q  & 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe~q ) # (!\myprocessor|my_multdiv|myCounter|dff0~q ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[0].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[1].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~4 .lut_mask = 16'h80C0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~5_combout  = (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~4_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe~q ) # (!\myprocessor|my_multdiv|myCounter|dff0~q ))))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~4_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[2].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~5 .lut_mask = 16'hBABB;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~3_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe~q ) # (!\myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~3 .lut_mask = 16'h0F05;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~6_combout  = (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~3_combout ) # ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe~q  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~5_combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe~q )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[4].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~5_combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[3].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~6 .lut_mask = 16'hFF80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~2_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe~q ) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~2 .lut_mask = 16'h0203;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~7_combout  = (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~2_combout ) # ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe~q  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe~q  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~6_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[6].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[5].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~6_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~7 .lut_mask = 16'hFF80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe~q  & (\myprocessor|my_multdiv|myCounter|dff3~q  & 
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~7_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[7].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8_combout )

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1 .lut_mask = 16'h00AA;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout  & VCC)) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout )))) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout  & (!\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout )) # (!\myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout ) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~2_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[8]~70 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[8]~70 .lut_mask = 16'hCC8C;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~5_combout  = ((\myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout  $ (\myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~3 ))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~5_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~5 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~5_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~5_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_quotient|out[9]~71_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~61 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~61_combout  = (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & \myprocessor|DX_ir|loop[7].a_dffe~q 
// )))

	.dataa(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datad(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~61 .lut_mask = 16'h8000;
defparam \myprocessor|select_multdiv_mux|out[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & !\myprocessor|my_multdiv|myCounter|dff4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7 .lut_mask = 16'h00F0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// !\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85 .lut_mask = 16'h0008;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[22]~84 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[22]~84 .lut_mask = 16'hFD00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[22]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & 
// !\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74 .lut_mask = 16'h0040;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & 
// !\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73 .lut_mask = 16'h0080;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout  & (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|myCounter|dff3~q  & 
// !\myprocessor|my_multdiv|myCounter|dff4~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84 .lut_mask = 16'h0020;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83 .lut_mask = 16'h2000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82 .lut_mask = 16'h4000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[15]~77 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[15]~77_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[15]~77 .lut_mask = 16'hE0F0;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72 .lut_mask = 16'h0400;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff0~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71 .lut_mask = 16'h4000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & !\myprocessor|my_multdiv|myCounter|dff2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15 .lut_mask = 16'h00F0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout  & 
// !\myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70 .lut_mask = 16'h0040;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout  & 
// \myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69 .lut_mask = 16'h4000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout  & (!\myprocessor|my_multdiv|myCounter|dff0~q  & (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// \myprocessor|my_multdiv|myCounter|dff4~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68 .lut_mask = 16'h0200;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// \myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67 .lut_mask = 16'h0800;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~8_combout  = (\myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6  & VCC)) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6 )))) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6 )) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~9  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout  & (!\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6 )) # (!\myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6 ) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~6 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~8 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~8_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[10]~72 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[10]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[10]~72 .lut_mask = 16'hCC8C;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[10]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~11_combout  = ((\myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout  $ (\myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~9 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~9 ))) # (!\myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout  & (\myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~9 )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~11_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~11 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~11_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[11]~73 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[11]~73 .lut_mask = 16'hCC8C;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~14_combout  = (\myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12  & VCC)) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12 )))) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12 )) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~15  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout  & (!\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12 )) # (!\myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12 ) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~12 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~14 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~14_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~14_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16 .lut_mask = 16'hAACC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[12]~74 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[12]~74 .lut_mask = 16'hE0F0;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~17_combout  = ((\myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout  $ (\myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~15 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~15 ))) # (!\myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout  & (\myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~15 )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~17_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~17 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~17_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~17_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19 .lut_mask = 16'hAACC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[13]~75 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[13]~75 .lut_mask = 16'hCC8C;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~20_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18 )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18 )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~21  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18 )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18 ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~18 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~20_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~21 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~20 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~20_combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~20_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[14]~76 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[14]~76 .lut_mask = 16'hFD00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~23_combout  = \myprocessor|my_multdiv|divide|select_quotient|out[15]~77_combout  $ (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~21  $ 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[15]~77_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72_combout ),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~21 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~23 .lut_mask = 16'h3CC3;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[15]~77_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~23_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[15]~77_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~23_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25 .lut_mask = 16'hAACC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe~q )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8_combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe~q )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[8]~65_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry0|orG~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0 .lut_mask = 16'hE8C0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe~q )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[9]~66_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~0_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1 .lut_mask = 16'hE888;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe~q )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe~q  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[10]~67_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[10].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe~q )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe~q  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[11]~68_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[11].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4_combout  = (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe~q )))) # (!\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3_combout  & 
// (\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe~q )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~3_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[12]~69_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[12].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4 .lut_mask = 16'hE888;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[13]~70_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[13].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6_combout  = (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~5_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[14].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[14]~71_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[15].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[15]~72_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7 .lut_mask = 16'hEC80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7_combout )

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1 .lut_mask = 16'h00AA;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~2_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~2_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[16]~78 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[16]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[16]~78 .lut_mask = 16'hE0F0;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[16]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~5_combout  = ((\myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout  $ (\myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~3 ))) # (!\myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout  & (\myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~5_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~5 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~5_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[17]~79 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[17]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[17]~79 .lut_mask = 16'hFD00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[17]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~8_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6 )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6 )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~9  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6 )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6 ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~6 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~8 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10 .lut_mask = 16'hCACA;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N1
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[18]~80 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[18]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[18]~80 .lut_mask = 16'hFD00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[18]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~11_combout  = ((\myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout  $ (\myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~9 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~9 ))) # (!\myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout  & (\myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~9 )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~11_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~11 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~11_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N23
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[19]~81 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[19]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[19]~81 .lut_mask = 16'hAA8A;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[19]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~14_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12 )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12 )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~15  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12 )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12 ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~12 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~14 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~14_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[20]~82 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[20]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[20]~82 .lut_mask = 16'hA8AA;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[20]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~17_combout  = ((\myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout  $ (\myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~15 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~15 ))) # (!\myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout  & (\myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~15 )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~17_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~17 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~17_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~17_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[21]~83 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[21]~83 .lut_mask = 16'hA8AA;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~20_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18 )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18 )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~21  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18 )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18 ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~18 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~20_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~21 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~20 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~20_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~20_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_quotient|out[22]~84_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[25]~87 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[25].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[25].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[25]~87 .lut_mask = 16'hFB00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[25]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|myCounter|dff2~q  & 
// !\myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88 .lut_mask = 16'h0080;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[23]~85 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[23]~85_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[23]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[23]~85 .lut_mask = 16'hEF00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[23]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// !\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~23_combout  = \myprocessor|my_multdiv|divide|select_quotient|out[23]~85_combout  $ (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~21  $ 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[23]~85_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86_combout ),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~21 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~23 .lut_mask = 16'h3CC3;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[23]~85_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~23_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[23]~85_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~23_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0_combout  = (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe~q )))) # (!\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe~q  & \myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry1|or1~7_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[16].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[16]~81_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[17].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[17]~82_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1 .lut_mask = 16'hEC80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2_combout  = (\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[18].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select1|out[18]~83_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[19]~84_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[19].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[20].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[20]~73_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4 .lut_mask = 16'hEC80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[21].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[21]~74_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5 .lut_mask = 16'hEC80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[22]~85_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[22].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~7_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6_combout ) # 
// ((\myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe~q  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_quotient|loop[23].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[23]~86_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~7 .lut_mask = 16'hEC80;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~7_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|p_carry2|or1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1 .lut_mask = 16'h00CC;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[24]~87_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~2_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[24]~86 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[24].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[24].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[24]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[24]~86 .lut_mask = 16'hF0B0;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[24]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~5_combout  = ((\myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout  $ (\myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88_combout  $ 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88_combout ) # 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~3 ))) # (!\myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout  & (\myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[25]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~5_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~5 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~5_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[25]~87_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \myprocessor|X_control|and_17~0 (
// Equation(s):
// \myprocessor|X_control|and_17~0_combout  = (\myprocessor|DX_ir|loop[29].a_dffe~q  & (!\myprocessor|DX_ir|loop[28].a_dffe~q  & (\myprocessor|DX_ir|loop[27].a_dffe~q  & !\myprocessor|DX_ir|loop[30].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|X_control|and_17~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|X_control|and_17~0 .lut_mask = 16'h0020;
defparam \myprocessor|X_control|and_17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[10]~14 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[10]~14_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|X_control|and_17~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[10]~14 .lut_mask = 16'hC000;
defparam \myprocessor|my_regfile|choose_r30|out[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \myprocessor|and_addi_o~0 (
// Equation(s):
// \myprocessor|and_addi_o~0_combout  = (!\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|X_control|and_17~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_addi_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_addi_o~0 .lut_mask = 16'h3300;
defparam \myprocessor|and_addi_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|decoder|decoder0|and1 (
// Equation(s):
// \myprocessor|my_alu|decoder|decoder0|and1~combout  = (\myprocessor|my_alu|decoder|decoder0|and1~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & ((!\myprocessor|choose_alu_op_mux_1|out[4]~2_combout ) # 
// (!\myprocessor|DX_ir|loop[4].a_dffe~q ))))

	.dataa(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.datab(\myprocessor|choose_alu_op_mux_1|out[4]~2_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.datad(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|decoder|decoder0|and1 .lut_mask = 16'h7000;
defparam \myprocessor|my_alu|decoder|decoder0|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[31]~33 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[31]~33_combout  = \myprocessor|select_data_opB|out[31]~1_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[30]~31_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[30]~31_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[31]~33 .lut_mask = 16'h6A66;
defparam \myprocessor|my_alu|choose_operandB|out[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|overflow_calc~1 (
// Equation(s):
// \myprocessor|my_alu|overflow_calc~1_combout  = ((\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & ((\myprocessor|select_data_opB|out[31]~1_combout ))) # (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & 
// (!\myprocessor|my_alu|choose_operandB|out[31]~33_combout ))) # (!\myprocessor|lw_0|out[31]~3_combout )

	.dataa(\myprocessor|my_alu|choose_operandB|out[31]~33_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|overflow_calc~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|overflow_calc~1 .lut_mask = 16'hF737;
defparam \myprocessor|my_alu|overflow_calc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \myprocessor|my_alu|overflow_calc~0 (
// Equation(s):
// \myprocessor|my_alu|overflow_calc~0_combout  = (\myprocessor|lw_0|out[31]~3_combout ) # (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  $ (\myprocessor|select_data_opB|out[31]~1_combout ))

	.dataa(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|overflow_calc~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|overflow_calc~0 .lut_mask = 16'hF5FA;
defparam \myprocessor|my_alu|overflow_calc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \myprocessor|writereadA_and~3 (
// Equation(s):
// \myprocessor|writereadA_and~3_combout  = (!\myprocessor|FD_ir|loop[20].a_dffe  & (!\myprocessor|FD_ir|loop[18].a_dffe  & (!\myprocessor|FD_ir|loop[19].a_dffe  & !\myprocessor|FD_ir|loop[17].a_dffe )))

	.dataa(\myprocessor|FD_ir|loop[20].a_dffe ),
	.datab(\myprocessor|FD_ir|loop[18].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[19].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[17].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_and~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_and~3 .lut_mask = 16'h0001;
defparam \myprocessor|writereadA_and~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \myprocessor|writereadA_and~0 (
// Equation(s):
// \myprocessor|writereadA_and~0_combout  = (!\myprocessor|FD_ir|loop[18].a_dffe  & !\myprocessor|FD_ir|loop[17].a_dffe )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_ir|loop[18].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[17].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_and~0 .lut_mask = 16'h000F;
defparam \myprocessor|writereadA_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor (
// Equation(s):
// \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  = \myprocessor|FD_ir|loop[21].a_dffe  $ (((\myprocessor|FD_ir|loop[20].a_dffe ) # ((\myprocessor|FD_ir|loop[19].a_dffe ) # (!\myprocessor|writereadA_and~0_combout ))))

	.dataa(\myprocessor|FD_ir|loop[20].a_dffe ),
	.datab(\myprocessor|FD_ir|loop[21].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[19].a_dffe ),
	.datad(\myprocessor|writereadA_and~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor .lut_mask = 16'h3633;
defparam \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout  = \myprocessor|FD_ir|loop[20].a_dffe  $ (((\myprocessor|FD_ir|loop[18].a_dffe ) # ((\myprocessor|FD_ir|loop[19].a_dffe ) # (\myprocessor|FD_ir|loop[17].a_dffe ))))

	.dataa(\myprocessor|FD_ir|loop[20].a_dffe ),
	.datab(\myprocessor|FD_ir|loop[18].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[19].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[17].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor .lut_mask = 16'h5556;
defparam \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor (
// Equation(s):
// \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  = \myprocessor|FD_ir|loop[19].a_dffe  $ (((\myprocessor|FD_ir|loop[18].a_dffe ) # (\myprocessor|FD_ir|loop[17].a_dffe )))

	.dataa(\myprocessor|FD_ir|loop[19].a_dffe ),
	.datab(\myprocessor|FD_ir|loop[18].a_dffe ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[17].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor .lut_mask = 16'h5566;
defparam \myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1 (
// Equation(s):
// \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout  = CARRY((\myprocessor|W_control|and_13~1_combout  & !\myprocessor|writereadA_and~0_combout ))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|writereadA_and~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1 .lut_mask = 16'h0022;
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~2 (
// Equation(s):
// \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~2_combout  = (\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & 
// (\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout  & VCC)) # (!\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout )))) # 
// (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout )) # 
// (!\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & ((\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout ) # (GND)))))
// \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~3  = CARRY((\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & 
// !\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout )) # (!\myprocessor|W_control|and_13~1_combout  & ((!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout ) # 
// (!\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout ))))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~1_cout ),
	.combout(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~2_combout ),
	.cout(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~4 (
// Equation(s):
// \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~4_combout  = ((\myprocessor|W_control|and_13~1_combout  $ (\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout  $ 
// (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~3 )))) # (GND)
// \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5  = CARRY((\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout ) # 
// (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~3 ))) # (!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & 
// !\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~3 )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~3 ),
	.combout(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~4_combout ),
	.cout(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~6 (
// Equation(s):
// \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~6_combout  = (\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & 
// (\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5  & VCC)) # (!\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5 )))) # 
// (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5 )) # 
// (!\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & ((\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5 ) # (GND)))))
// \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~7  = CARRY((\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & 
// !\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5 )) # (!\myprocessor|W_control|and_13~1_combout  & ((!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5 ) # 
// (!\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout ))))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|writereadA_comp|sub|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~5 ),
	.combout(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~6_combout ),
	.cout(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8 (
// Equation(s):
// \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8_combout  = !\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~7 ),
	.combout(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8 .lut_mask = 16'h0F0F;
defparam \myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \myprocessor|writereadA_and~4 (
// Equation(s):
// \myprocessor|writereadA_and~4_combout  = (\myprocessor|writereadA_and~3_combout  & (!\myprocessor|FD_ir|loop[21].a_dffe  & (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|writereadA_and~3_combout ),
	.datab(\myprocessor|FD_ir|loop[21].a_dffe ),
	.datac(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_and~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_and~4 .lut_mask = 16'h0002;
defparam \myprocessor|writereadA_and~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \myprocessor|writereadA_and~2 (
// Equation(s):
// \myprocessor|writereadA_and~2_combout  = (\myprocessor|W_control|and_13~1_combout  & (\myprocessor|FD_ir|loop[18].a_dffe  & (\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8_combout  & \myprocessor|FD_ir|loop[17].a_dffe )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|FD_ir|loop[18].a_dffe ),
	.datac(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~8_combout ),
	.datad(\myprocessor|FD_ir|loop[17].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_and~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_and~2 .lut_mask = 16'h8000;
defparam \myprocessor|writereadA_and~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \myprocessor|writereadA_and~1 (
// Equation(s):
// \myprocessor|writereadA_and~1_combout  = (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~6_combout  & (!\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~2_combout  & 
// !\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~6_combout ),
	.datac(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~2_combout ),
	.datad(\myprocessor|writereadA_comp|sub|add|add0|full_adder2|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_and~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_and~1 .lut_mask = 16'h0003;
defparam \myprocessor|writereadA_and~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \myprocessor|writereadA_and~5 (
// Equation(s):
// \myprocessor|writereadA_and~5_combout  = (\myprocessor|identify_writeReg_0|reg_we_and~4_combout  & (\myprocessor|writereadA_and~1_combout  & ((\myprocessor|writereadA_and~4_combout ) # (\myprocessor|writereadA_and~2_combout ))))

	.dataa(\myprocessor|writereadA_and~4_combout ),
	.datab(\myprocessor|writereadA_and~2_combout ),
	.datac(\myprocessor|identify_writeReg_0|reg_we_and~4_combout ),
	.datad(\myprocessor|writereadA_and~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|writereadA_and~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|writereadA_and~5 .lut_mask = 16'hE000;
defparam \myprocessor|writereadA_and~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \myprocessor|DX_readA|loop[9].a_dffe~2 (
// Equation(s):
// \myprocessor|DX_readA|loop[9].a_dffe~2_combout  = (\myprocessor|writereadA_and~5_combout ) # (\myprocessor|FD_ir|loop[17].a_dffe )

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[17].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[9].a_dffe~2 .lut_mask = 16'hFFAA;
defparam \myprocessor|DX_readA|loop[9].a_dffe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \myprocessor|DX_readA|loop[9].a_dffe~1 (
// Equation(s):
// \myprocessor|DX_readA|loop[9].a_dffe~1_combout  = (\myprocessor|FD_ir|loop[20].a_dffe  & \myprocessor|FD_ir|loop[21].a_dffe )

	.dataa(\myprocessor|FD_ir|loop[20].a_dffe ),
	.datab(gnd),
	.datac(\myprocessor|FD_ir|loop[21].a_dffe ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|DX_readA|loop[9].a_dffe~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[9].a_dffe~1 .lut_mask = 16'hA0A0;
defparam \myprocessor|DX_readA|loop[9].a_dffe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \myprocessor|DX_readA|loop[9].a_dffe~4 (
// Equation(s):
// \myprocessor|DX_readA|loop[9].a_dffe~4_combout  = ((\myprocessor|FD_ir|loop[18].a_dffe  & ((!\myprocessor|FD_ir|loop[19].a_dffe ) # (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout ))) # (!\myprocessor|FD_ir|loop[18].a_dffe  & 
// (\myprocessor|DX_readA|loop[9].a_dffe~2_combout ))) # (!\myprocessor|DX_readA|loop[9].a_dffe~1_combout )

	.dataa(\myprocessor|FD_ir|loop[18].a_dffe ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~1_combout ),
	.datad(\myprocessor|FD_ir|loop[19].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readA|loop[9].a_dffe~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[9].a_dffe~4 .lut_mask = 16'h6FEF;
defparam \myprocessor|DX_readA|loop[9].a_dffe~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \myprocessor|DX_readA|loop[9].a_dffe~0 (
// Equation(s):
// \myprocessor|DX_readA|loop[9].a_dffe~0_combout  = (\myprocessor|writereadA_and~5_combout ) # ((\myprocessor|FD_ir|loop[19].a_dffe  & !\myprocessor|FD_ir|loop[17].a_dffe ))

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(\myprocessor|FD_ir|loop[19].a_dffe ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[17].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[9].a_dffe~0 .lut_mask = 16'hAAEE;
defparam \myprocessor|DX_readA|loop[9].a_dffe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \myprocessor|DX_readA|loop[9].a_dffe~3 (
// Equation(s):
// \myprocessor|DX_readA|loop[9].a_dffe~3_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (((\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & !\myprocessor|FD_ir|loop[18].a_dffe )) # (!\myprocessor|DX_readA|loop[9].a_dffe~1_combout )))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~1_combout ),
	.datad(\myprocessor|FD_ir|loop[18].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readA|loop[9].a_dffe~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[9].a_dffe~3 .lut_mask = 16'h0323;
defparam \myprocessor|DX_readA|loop[9].a_dffe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \myprocessor|DX_readA|loop[9].a_dffe~5 (
// Equation(s):
// \myprocessor|DX_readA|loop[9].a_dffe~5_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~3_combout ) # ((\myprocessor|DX_readA|loop[9].a_dffe~4_combout  & !\myprocessor|DX_readA|loop[9].a_dffe~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~4_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[9].a_dffe~5 .lut_mask = 16'hFF0C;
defparam \myprocessor|DX_readA|loop[9].a_dffe~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[30]~47 (
// Equation(s):
// \myprocessor|choose_readA_data|out[30]~47_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & (!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|select_write_data_1|out[30]~58_combout  & \myprocessor|writereadA_and~5_combout )))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|select_write_data_1|out[30]~58_combout ),
	.datad(\myprocessor|writereadA_and~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[30]~47 .lut_mask = 16'h1000;
defparam \myprocessor|choose_readA_data|out[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \myprocessor|DX_readA|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[30]~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \myprocessor|M_control|and_13 (
// Equation(s):
// \myprocessor|M_control|and_13~combout  = (!\myprocessor|XM_ir|loop[29].a_dffe~q  & (\myprocessor|M_control|and_9~0_combout  & (\myprocessor|XM_ir|loop[28].a_dffe~q  & \myprocessor|XM_ir|loop[27].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|M_control|and_9~0_combout ),
	.datac(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|M_control|and_13~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|M_control|and_13 .lut_mask = 16'h4000;
defparam \myprocessor|M_control|and_13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \myprocessor|and_0~0 (
// Equation(s):
// \myprocessor|and_0~0_combout  = (\myprocessor|DX_ir|loop[21].a_dffe~q  & (\myprocessor|and_2~0_combout  & ((\myprocessor|M_control|and_13~combout )))) # (!\myprocessor|DX_ir|loop[21].a_dffe~q  & (((\myprocessor|and_2~1_combout  & 
// !\myprocessor|M_control|and_13~combout ))))

	.dataa(\myprocessor|and_2~0_combout ),
	.datab(\myprocessor|DX_ir|loop[21].a_dffe~q ),
	.datac(\myprocessor|and_2~1_combout ),
	.datad(\myprocessor|M_control|and_13~combout ),
	.cin(gnd),
	.combout(\myprocessor|and_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_0~0 .lut_mask = 16'h8830;
defparam \myprocessor|and_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \myprocessor|lw_0|out[30]~59 (
// Equation(s):
// \myprocessor|lw_0|out[30]~59_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|XM_op_result|loop[30].a_dffe~q ))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// (\myprocessor|DX_readA|loop[30].a_dffe~q )))) # (!\myprocessor|and_0~0_combout  & (\myprocessor|DX_readA|loop[30].a_dffe~q ))

	.dataa(\myprocessor|DX_readA|loop[30].a_dffe~q ),
	.datab(\myprocessor|and_0~0_combout ),
	.datac(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datad(\myprocessor|XM_op_result|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[30]~59 .lut_mask = 16'hEA2A;
defparam \myprocessor|lw_0|out[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \myprocessor|lw_0|out[30]~60 (
// Equation(s):
// \myprocessor|lw_0|out[30]~60_combout  = (\myprocessor|and_2~3_combout  & (\myprocessor|select_write_data_1|out[30]~58_combout  & (!\myprocessor|W_control|and_13~1_combout ))) # (!\myprocessor|and_2~3_combout  & (((\myprocessor|lw_0|out[30]~59_combout ))))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|select_write_data_1|out[30]~58_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|lw_0|out[30]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[30]~60 .lut_mask = 16'h5D08;
defparam \myprocessor|lw_0|out[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[30]~32 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[30]~32_combout  = \myprocessor|select_data_opB|out[30]~31_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[30]~31_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[30]~32 .lut_mask = 16'hF03C;
defparam \myprocessor|my_alu|choose_operandB|out[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \myprocessor|find_X_readReg_B|select_regs_or~0 (
// Equation(s):
// \myprocessor|find_X_readReg_B|select_regs_or~0_combout  = (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (!\myprocessor|DX_ir|loop[30].a_dffe~q  & (\myprocessor|DX_ir|loop[29].a_dffe~q  $ (!\myprocessor|DX_ir|loop[27].a_dffe~q ))))

	.dataa(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|find_X_readReg_B|select_regs_or~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|find_X_readReg_B|select_regs_or~0 .lut_mask = 16'h0009;
defparam \myprocessor|find_X_readReg_B|select_regs_or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \myprocessor|and_3~7 (
// Equation(s):
// \myprocessor|and_3~7_combout  = (!\myprocessor|DX_ir|loop[16].a_dffe~q  & (!\myprocessor|DX_ir|loop[14].a_dffe~q  & (!\myprocessor|DX_ir|loop[13].a_dffe~q  & !\myprocessor|DX_ir|loop[15].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[14].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[13].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[15].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_3~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~7 .lut_mask = 16'h0001;
defparam \myprocessor|and_3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \myprocessor|and_3~8 (
// Equation(s):
// \myprocessor|and_3~8_combout  = (!\myprocessor|DX_ir|loop[12].a_dffe~q  & \myprocessor|and_3~7_combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[12].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|and_3~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_3~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~8 .lut_mask = 16'h3300;
defparam \myprocessor|and_3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \myprocessor|and_3~5 (
// Equation(s):
// \myprocessor|and_3~5_combout  = (!\myprocessor|DX_ir|loop[26].a_dffe~q  & (!\myprocessor|DX_ir|loop[23].a_dffe~q  & (!\myprocessor|DX_ir|loop[24].a_dffe~q  & !\myprocessor|DX_ir|loop[25].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[26].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[23].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[24].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[25].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_3~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~5 .lut_mask = 16'h0001;
defparam \myprocessor|and_3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \myprocessor|and_3~6 (
// Equation(s):
// \myprocessor|and_3~6_combout  = (\myprocessor|and_3~5_combout  & !\myprocessor|DX_ir|loop[22].a_dffe~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|and_3~5_combout ),
	.datad(\myprocessor|DX_ir|loop[22].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~6 .lut_mask = 16'h00F0;
defparam \myprocessor|and_3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \myprocessor|and_3~9 (
// Equation(s):
// \myprocessor|and_3~9_combout  = (\myprocessor|find_X_readReg_B|select_regs_or~0_combout  & ((\myprocessor|DX_ir|loop[28].a_dffe~q  & ((\myprocessor|and_3~6_combout ))) # (!\myprocessor|DX_ir|loop[28].a_dffe~q  & (\myprocessor|and_3~8_combout )))) # 
// (!\myprocessor|find_X_readReg_B|select_regs_or~0_combout  & (((\myprocessor|and_3~6_combout ))))

	.dataa(\myprocessor|find_X_readReg_B|select_regs_or~0_combout ),
	.datab(\myprocessor|and_3~8_combout ),
	.datac(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datad(\myprocessor|and_3~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_3~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~9 .lut_mask = 16'hFD08;
defparam \myprocessor|and_3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \myprocessor|and_1~0 (
// Equation(s):
// \myprocessor|and_1~0_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|M_control|and_13~combout  & ((\myprocessor|and_3~4_combout ))) # (!\myprocessor|M_control|and_13~combout  & (\myprocessor|and_3~9_combout ))))

	.dataa(\myprocessor|M_control|and_13~combout ),
	.datab(\myprocessor|and_3~9_combout ),
	.datac(\myprocessor|and_3~4_combout ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_1~0 .lut_mask = 16'hE400;
defparam \myprocessor|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N13
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[29].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[29].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N31
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[28]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout  = \myprocessor|select_data_opB|out[28]~29_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & 
// !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[28]~29_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[28]~25 .lut_mask = 16'hCC3C;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[28].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[28].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[27]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[27]~28_combout ))

	.dataa(\myprocessor|select_data_opB|out[27]~28_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[27]~24 .lut_mask = 16'h0AFA;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[27].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[29]~49 (
// Equation(s):
// \myprocessor|choose_readA_data|out[29]~49_combout  = (!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & \myprocessor|select_write_data_1|out[29]~57_combout )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|writereadA_and~5_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datad(\myprocessor|select_write_data_1|out[29]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[29]~49 .lut_mask = 16'h0400;
defparam \myprocessor|choose_readA_data|out[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \myprocessor|DX_readA|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[29]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \myprocessor|and_0~1 (
// Equation(s):
// \myprocessor|and_0~1_combout  = (\myprocessor|and_0~0_combout  & \myprocessor|find_writeReg_0|reg_we_and~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|and_0~0_combout ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_0~1 .lut_mask = 16'hF000;
defparam \myprocessor|and_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \myprocessor|lw_0|out[29]~63 (
// Equation(s):
// \myprocessor|lw_0|out[29]~63_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & (\myprocessor|XM_op_result|loop[29].a_dffe~q )) # (!\myprocessor|and_0~1_combout  & ((\myprocessor|DX_readA|loop[29].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[29].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[29].a_dffe~q ),
	.datac(\myprocessor|and_2~3_combout ),
	.datad(\myprocessor|and_0~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[29]~63 .lut_mask = 16'h0A0C;
defparam \myprocessor|lw_0|out[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \myprocessor|lw_0|out[29]~64 (
// Equation(s):
// \myprocessor|lw_0|out[29]~64_combout  = (\myprocessor|lw_0|out[29]~63_combout ) # ((\myprocessor|and_2~3_combout  & (\myprocessor|select_write_data_1|out[29]~57_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|select_write_data_1|out[29]~57_combout ),
	.datac(\myprocessor|lw_0|out[29]~63_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[29]~64 .lut_mask = 16'hF0F8;
defparam \myprocessor|lw_0|out[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \myprocessor|XM_readB|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[26]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout  & !\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout 
// )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \myprocessor|my_alu|decoder|and0~0 (
// Equation(s):
// \myprocessor|my_alu|decoder|and0~0_combout  = (!\myprocessor|DX_ir|loop[5].a_dffe~q  & !\myprocessor|DX_ir|loop[6].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[5].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[6].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|decoder|and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|decoder|and0~0 .lut_mask = 16'h0303;
defparam \myprocessor|my_alu|decoder|and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \myprocessor|my_alu|decoder|decoder0|and1~1 (
// Equation(s):
// \myprocessor|my_alu|decoder|decoder0|and1~1_combout  = ((!\myprocessor|DX_ir|loop[3].a_dffe~q  & (\myprocessor|my_alu|decoder|and0~0_combout  & !\myprocessor|DX_ir|loop[4].a_dffe~q ))) # (!\myprocessor|choose_alu_op_mux_1|out[4]~2_combout )

	.dataa(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.datab(\myprocessor|my_alu|decoder|and0~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[4]~2_combout ),
	.datad(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|decoder|decoder0|and1~1 .lut_mask = 16'h0F4F;
defparam \myprocessor|my_alu|decoder|decoder0|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[4]~5 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[4]~5_combout  = \myprocessor|select_data_opB|out[4]~10_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout )))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[4]~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[4]~5 .lut_mask = 16'hF05A;
defparam \myprocessor|my_alu|choose_operandB|out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[0]~6 (
// Equation(s):
// \myprocessor|choose_readA_data|out[0]~6_combout  = (!\myprocessor|writereadA_and~5_combout  & \myprocessor|FD_ir|loop[17].a_dffe )

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[17].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[0]~6 .lut_mask = 16'h5500;
defparam \myprocessor|choose_readA_data|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \myprocessor|my_regfile|register31|loop[4].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[4]~63_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[4]~8 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[4]~8_combout  = (\myprocessor|DX_ir|loop[4].a_dffe~q  & (\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|X_control|and_17~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[4]~8 .lut_mask = 16'hC000;
defparam \myprocessor|my_regfile|choose_r30|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \myprocessor|my_regfile|register30|loop[4].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|choose_r30|out[4]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[4]~16 (
// Equation(s):
// \myprocessor|choose_readA_data|out[4]~16_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[4]~63_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[4].a_dffe~q ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[4].a_dffe~q ),
	.datac(\myprocessor|select_write_data_1|out[4]~63_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[4]~16 .lut_mask = 16'hA088;
defparam \myprocessor|choose_readA_data|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[4]~17 (
// Equation(s):
// \myprocessor|choose_readA_data|out[4]~17_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[4]~16_combout ) # ((\myprocessor|choose_readA_data|out[0]~6_combout  & 
// \myprocessor|my_regfile|register31|loop[4].a_dffe~q ))))

	.dataa(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[4].a_dffe~q ),
	.datad(\myprocessor|choose_readA_data|out[4]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[4]~17 .lut_mask = 16'h3320;
defparam \myprocessor|choose_readA_data|out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N11
dffeas \myprocessor|DX_readA|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readA_data|out[4]~17_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \myprocessor|lw_0|out[4]~14 (
// Equation(s):
// \myprocessor|lw_0|out[4]~14_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[4].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[4].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[4].a_dffe~q ))))

	.dataa(\myprocessor|and_0~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[4].a_dffe~q ),
	.datac(\myprocessor|DX_readA|loop[4].a_dffe~q ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[4]~14 .lut_mask = 16'hD8F0;
defparam \myprocessor|lw_0|out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \myprocessor|lw_0|out[4]~15 (
// Equation(s):
// \myprocessor|lw_0|out[4]~15_combout  = (\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[4]~63_combout ))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[4]~14_combout ))

	.dataa(\myprocessor|lw_0|out[4]~14_combout ),
	.datab(\myprocessor|and_2~3_combout ),
	.datac(gnd),
	.datad(\myprocessor|select_write_data_1|out[4]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[4]~15 .lut_mask = 16'hEE22;
defparam \myprocessor|lw_0|out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor~combout  = \myprocessor|select_data_opB|out[3]~5_combout  $ (((\myprocessor|select_data_opB|out[2]~6_combout ) # ((\myprocessor|select_data_opB|out[0]~4_combout ) # 
// (\myprocessor|select_data_opB|out[1]~7_combout ))))

	.dataa(\myprocessor|select_data_opB|out[2]~6_combout ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(\myprocessor|select_data_opB|out[3]~5_combout ),
	.datad(\myprocessor|select_data_opB|out[1]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor .lut_mask = 16'h0F1E;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[3]~4 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[3]~4_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|my_alu|decoder|decoder0|and1~combout  & (\myprocessor|select_data_opB|out[3]~5_combout ))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[3]~5_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[3]~4 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|choose_operandB|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \myprocessor|my_regfile|register31|loop[3].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[3]~62_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \myprocessor|X_control|and_17 (
// Equation(s):
// \myprocessor|X_control|and_17~combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|X_control|and_17~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|X_control|and_17~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|X_control|and_17 .lut_mask = 16'hCC00;
defparam \myprocessor|X_control|and_17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[7]~11 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[7]~11_combout  = (\myprocessor|X_control|and_17~0_combout  & (\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|DX_ir|loop[7].a_dffe~q ))

	.dataa(\myprocessor|X_control|and_17~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[7]~11 .lut_mask = 16'hA000;
defparam \myprocessor|my_regfile|choose_r30|out[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \myprocessor|my_regfile|register30|loop[7].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[7]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[7]~22 (
// Equation(s):
// \myprocessor|choose_readA_data|out[7]~22_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[7]~67_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[7].a_dffe~q ))))

	.dataa(\myprocessor|my_regfile|register30|loop[7].a_dffe~q ),
	.datab(\myprocessor|select_write_data_1|out[7]~67_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[7]~22 .lut_mask = 16'hC0A0;
defparam \myprocessor|choose_readA_data|out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \myprocessor|my_regfile|register31|loop[7].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[7]~67_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[7]~23 (
// Equation(s):
// \myprocessor|choose_readA_data|out[7]~23_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[7]~22_combout ) # ((\myprocessor|choose_readA_data|out[0]~6_combout  & 
// \myprocessor|my_regfile|register31|loop[7].a_dffe~q ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.datac(\myprocessor|choose_readA_data|out[7]~22_combout ),
	.datad(\myprocessor|my_regfile|register31|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[7]~23 .lut_mask = 16'h5450;
defparam \myprocessor|choose_readA_data|out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \myprocessor|DX_readA|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[7]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[4]~4 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[4]~4_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((!\myprocessor|DX_ir|loop[9].a_dffe~q ) # (!\myprocessor|DX_ir|loop[8].a_dffe~q ))))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[4]~4 .lut_mask = 16'h0105;
defparam \myprocessor|my_alu|left_shifter|select2|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \myprocessor|X_control|and_7~3 (
// Equation(s):
// \myprocessor|X_control|and_7~3_combout  = (\myprocessor|X_control|and_7~0_combout  & (!\myprocessor|DX_ir|loop[28].a_dffe~q  & (!\myprocessor|DX_ir|loop[29].a_dffe~q  & !\myprocessor|DX_ir|loop[27].a_dffe~q )))

	.dataa(\myprocessor|X_control|and_7~0_combout ),
	.datab(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|X_control|and_7~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|X_control|and_7~3 .lut_mask = 16'h0002;
defparam \myprocessor|X_control|and_7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \myprocessor|and_add_o~0 (
// Equation(s):
// \myprocessor|and_add_o~0_combout  = (\myprocessor|X_control|and_7~3_combout  & (!\myprocessor|DX_ir|loop[4].a_dffe~q  & !\myprocessor|DX_ir|loop[3].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|X_control|and_7~3_combout ),
	.datac(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_add_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_add_o~0 .lut_mask = 16'h000C;
defparam \myprocessor|and_add_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \myprocessor|and_add_o~1 (
// Equation(s):
// \myprocessor|and_add_o~1_combout  = (\myprocessor|and_add_o~0_combout  & ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout  & ((!\myprocessor|my_alu|overflow_calc~0_combout ))) # 
// (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout  & (!\myprocessor|my_alu|overflow_calc~1_combout ))))

	.dataa(\myprocessor|and_add_o~0_combout ),
	.datab(\myprocessor|my_alu|overflow_calc~1_combout ),
	.datac(\myprocessor|my_alu|overflow_calc~0_combout ),
	.datad(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_add_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_add_o~1 .lut_mask = 16'h0A22;
defparam \myprocessor|and_add_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \myprocessor|and_mul_o~0 (
// Equation(s):
// \myprocessor|and_mul_o~0_combout  = (\myprocessor|my_multdiv|data_resultRDY~0_combout  & ((\myprocessor|my_multdiv|data_exception~10_combout ) # (!\myprocessor|my_multdiv|updated_optype~0_combout )))

	.dataa(\myprocessor|my_multdiv|data_resultRDY~0_combout ),
	.datab(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|data_exception~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_mul_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_mul_o~0 .lut_mask = 16'hAA22;
defparam \myprocessor|and_mul_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[28]~48 (
// Equation(s):
// \myprocessor|choose_readA_data|out[28]~48_combout  = (!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & \myprocessor|select_write_data_1|out[28]~56_combout )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|writereadA_and~5_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datad(\myprocessor|select_write_data_1|out[28]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[28]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[28]~48 .lut_mask = 16'h0400;
defparam \myprocessor|choose_readA_data|out[28]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \myprocessor|DX_readA|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[28]~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \myprocessor|lw_0|out[28]~61 (
// Equation(s):
// \myprocessor|lw_0|out[28]~61_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|and_0~0_combout  & (\myprocessor|XM_op_result|loop[28].a_dffe~q )) # (!\myprocessor|and_0~0_combout  & ((\myprocessor|DX_readA|loop[28].a_dffe~q 
// ))))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (((\myprocessor|DX_readA|loop[28].a_dffe~q ))))

	.dataa(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datab(\myprocessor|and_0~0_combout ),
	.datac(\myprocessor|XM_op_result|loop[28].a_dffe~q ),
	.datad(\myprocessor|DX_readA|loop[28].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[28]~61 .lut_mask = 16'hF780;
defparam \myprocessor|lw_0|out[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \myprocessor|lw_0|out[28]~62 (
// Equation(s):
// \myprocessor|lw_0|out[28]~62_combout  = (\myprocessor|and_2~3_combout  & (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|select_write_data_1|out[28]~56_combout )))) # (!\myprocessor|and_2~3_combout  & (((\myprocessor|lw_0|out[28]~61_combout 
// ))))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|lw_0|out[28]~61_combout ),
	.datad(\myprocessor|select_write_data_1|out[28]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[28]~62 .lut_mask = 16'h7250;
defparam \myprocessor|lw_0|out[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \myprocessor|MW_op_result|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[25].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~58 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~58_combout  = (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & \myprocessor|DX_ir|loop[7].a_dffe~q 
// )))

	.dataa(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datad(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~58 .lut_mask = 16'h4000;
defparam \myprocessor|select_multdiv_mux|out[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~55 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~55_combout  = (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & !\myprocessor|DX_ir|loop[7].a_dffe~q 
// )))

	.dataa(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datad(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~55 .lut_mask = 16'h0080;
defparam \myprocessor|select_multdiv_mux|out[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \myprocessor|select_data_opB|out[14]~18 (
// Equation(s):
// \myprocessor|select_data_opB|out[14]~18_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[14]~29_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[14].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[14]~29_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|select_imm_or~0_combout ),
	.datac(\myprocessor|DX_ir|loop[14].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[14]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[14]~18 .lut_mask = 16'hFB40;
defparam \myprocessor|select_data_opB|out[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \myprocessor|select_data_opB|out[11]~15 (
// Equation(s):
// \myprocessor|select_data_opB|out[11]~15_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[11]~23_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & 
// (\myprocessor|DX_ir|loop[11].a_dffe~q )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[11]~23_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[11]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[11]~15 .lut_mask = 16'hFD20;
defparam \myprocessor|select_data_opB|out[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout  = (!\myprocessor|select_data_opB|out[10]~16_combout  & (!\myprocessor|select_data_opB|out[11]~15_combout  & (!\myprocessor|select_data_opB|out[12]~14_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout )))

	.dataa(\myprocessor|select_data_opB|out[10]~16_combout ),
	.datab(\myprocessor|select_data_opB|out[11]~15_combout ),
	.datac(\myprocessor|select_data_opB|out[12]~14_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[13]~17 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[13]~17_combout  = (\myprocessor|DX_ir|loop[13].a_dffe~q  & (\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|X_control|and_17~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[13].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[13]~17 .lut_mask = 16'hC000;
defparam \myprocessor|my_regfile|choose_r30|out[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \myprocessor|my_regfile|register30|loop[13].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|choose_r30|out[13]~17_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~0 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~0_combout  = (\myprocessor|identify_D_readRegB|select_regs_or~0_combout  & (\myprocessor|FD_ir|loop[13].a_dffe  & (\myprocessor|FD_ir|loop[14].a_dffe  & !\myprocessor|FD_ir|loop[31].a_dffe )))

	.dataa(\myprocessor|identify_D_readRegB|select_regs_or~0_combout ),
	.datab(\myprocessor|FD_ir|loop[13].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[14].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[31].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~0 .lut_mask = 16'h0080;
defparam \myprocessor|DX_readB|loop[11].a_dffe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~1 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~1_combout  = (\myprocessor|FD_ir|loop[24].a_dffe  & (\myprocessor|FD_ir|loop[23].a_dffe  & ((\myprocessor|FD_ir|loop[31].a_dffe ) # (!\myprocessor|identify_D_readRegB|select_regs_or~0_combout ))))

	.dataa(\myprocessor|identify_D_readRegB|select_regs_or~0_combout ),
	.datab(\myprocessor|FD_ir|loop[24].a_dffe ),
	.datac(\myprocessor|FD_ir|loop[23].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[31].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~1 .lut_mask = 16'hC040;
defparam \myprocessor|DX_readB|loop[11].a_dffe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~2 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~2_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~0_combout  & (((\myprocessor|DX_readB|loop[11].a_dffe~1_combout  & !\myprocessor|FD_ir|loop[22].a_dffe )) # (!\myprocessor|FD_ir|loop[12].a_dffe ))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~0_combout  & (\myprocessor|DX_readB|loop[11].a_dffe~1_combout  & ((!\myprocessor|FD_ir|loop[22].a_dffe ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~0_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~1_combout ),
	.datac(\myprocessor|FD_ir|loop[12].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[22].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~2 .lut_mask = 16'h0ACE;
defparam \myprocessor|DX_readB|loop[11].a_dffe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~7 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~7_combout  = (\myprocessor|writereadB_and~6_combout ) # ((\myprocessor|DX_readB|loop[11].a_dffe~2_combout  & \myprocessor|DX_readB|loop[11].a_dffe~6_combout ))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~2_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datac(\myprocessor|writereadB_and~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~7 .lut_mask = 16'hF8F8;
defparam \myprocessor|DX_readB|loop[11].a_dffe~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[13]~29 (
// Equation(s):
// \myprocessor|choose_readB_data|out[13]~29_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[13].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[13]~41_combout )))))

	.dataa(\myprocessor|my_regfile|register30|loop[13].a_dffe~q ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|select_write_data_1|out[13]~41_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[13]~29 .lut_mask = 16'h8C80;
defparam \myprocessor|choose_readB_data|out[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \myprocessor|DX_readB|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[13]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \myprocessor|lw_1|out[13]~26 (
// Equation(s):
// \myprocessor|lw_1|out[13]~26_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[13].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[13].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[13].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|and_1~0_combout ),
	.datad(\myprocessor|XM_op_result|loop[13].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[13]~26 .lut_mask = 16'h3202;
defparam \myprocessor|lw_1|out[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \myprocessor|lw_1|out[13]~27 (
// Equation(s):
// \myprocessor|lw_1|out[13]~27_combout  = (\myprocessor|lw_1|out[13]~26_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[13]~41_combout ))

	.dataa(\myprocessor|lw_1|out[13]~26_combout ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(gnd),
	.datad(\myprocessor|select_write_data_1|out[13]~41_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[13]~27 .lut_mask = 16'hEEAA;
defparam \myprocessor|lw_1|out[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \myprocessor|select_data_opB|out[13]~19 (
// Equation(s):
// \myprocessor|select_data_opB|out[13]~19_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[13]~27_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[13].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[13]~27_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|select_imm_or~0_combout ),
	.datac(\myprocessor|DX_ir|loop[13].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[13]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[13]~19 .lut_mask = 16'hFB40;
defparam \myprocessor|select_data_opB|out[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[14]~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout  = \myprocessor|select_data_opB|out[14]~18_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[13]~19_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|select_data_opB|out[14]~18_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout ),
	.datad(\myprocessor|select_data_opB|out[13]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[14]~9 .lut_mask = 16'h66C6;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[15]~19 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[15]~19_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[15].a_dffe~q  & \myprocessor|X_control|and_17~0_combout ))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[15].a_dffe~q ),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[15]~19 .lut_mask = 16'hA000;
defparam \myprocessor|my_regfile|choose_r30|out[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \myprocessor|my_regfile|register30|loop[15].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[15]~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[15]~31 (
// Equation(s):
// \myprocessor|choose_readB_data|out[15]~31_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[15].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[15]~43_combout )))))

	.dataa(\myprocessor|my_regfile|register30|loop[15].a_dffe~q ),
	.datab(\myprocessor|select_write_data_1|out[15]~43_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[15]~31 .lut_mask = 16'hA0C0;
defparam \myprocessor|choose_readB_data|out[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \myprocessor|DX_readB|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[15]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \myprocessor|lw_0|out[31]~65 (
// Equation(s):
// \myprocessor|lw_0|out[31]~65_combout  = (\myprocessor|identify_writeReg_0|reg_we_and~4_combout  & (!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|and_2~2_combout  & \myprocessor|select_write_data_1|out[31]~59_combout )))

	.dataa(\myprocessor|identify_writeReg_0|reg_we_and~4_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|and_2~2_combout ),
	.datad(\myprocessor|select_write_data_1|out[31]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[31]~65 .lut_mask = 16'h2000;
defparam \myprocessor|lw_0|out[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[23]~43 (
// Equation(s):
// \myprocessor|choose_readA_data|out[23]~43_combout  = (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & (\myprocessor|select_write_data_1|out[23]~51_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datac(\myprocessor|select_write_data_1|out[23]~51_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[23]~43 .lut_mask = 16'h0020;
defparam \myprocessor|choose_readA_data|out[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \myprocessor|DX_readA|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[23]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \myprocessor|lw_0|out[23]~51 (
// Equation(s):
// \myprocessor|lw_0|out[23]~51_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & ((\myprocessor|XM_op_result|loop[23].a_dffe~q ))) # (!\myprocessor|and_0~1_combout  & (\myprocessor|DX_readA|loop[23].a_dffe~q ))))

	.dataa(\myprocessor|DX_readA|loop[23].a_dffe~q ),
	.datab(\myprocessor|and_0~1_combout ),
	.datac(\myprocessor|XM_op_result|loop[23].a_dffe~q ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[23]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[23]~51 .lut_mask = 16'h00E2;
defparam \myprocessor|lw_0|out[23]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \myprocessor|lw_0|out[23]~52 (
// Equation(s):
// \myprocessor|lw_0|out[23]~52_combout  = (\myprocessor|lw_0|out[23]~51_combout ) # ((\myprocessor|and_2~3_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[23]~51_combout )))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|select_write_data_1|out[23]~51_combout ),
	.datad(\myprocessor|lw_0|out[23]~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[23]~52 .lut_mask = 16'hFF20;
defparam \myprocessor|lw_0|out[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[15]~12 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[15]~12_combout  = (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[23]~52_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (\myprocessor|lw_0|out[15]~32_combout ))))

	.dataa(\myprocessor|lw_0|out[15]~32_combout ),
	.datab(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[23]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[15]~12 .lut_mask = 16'h3202;
defparam \myprocessor|my_alu|right_shifter|select4|out[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[18]~22 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[18]~22_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[30]~60_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[22]~48_combout ))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[22]~48_combout ),
	.datac(gnd),
	.datad(\myprocessor|lw_0|out[30]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[18]~22 .lut_mask = 16'hEE44;
defparam \myprocessor|my_alu|right_shifter|select4|out[18]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[26]~44 (
// Equation(s):
// \myprocessor|choose_readA_data|out[26]~44_combout  = (\myprocessor|writereadA_and~5_combout  & (\myprocessor|select_write_data_1|out[26]~54_combout  & (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(\myprocessor|select_write_data_1|out[26]~54_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[26]~44 .lut_mask = 16'h0008;
defparam \myprocessor|choose_readA_data|out[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \myprocessor|DX_readA|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[26]~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \myprocessor|lw_0|out[26]~53 (
// Equation(s):
// \myprocessor|lw_0|out[26]~53_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|and_0~0_combout  & ((\myprocessor|XM_op_result|loop[26].a_dffe~q ))) # (!\myprocessor|and_0~0_combout  & (\myprocessor|DX_readA|loop[26].a_dffe~q 
// )))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|DX_readA|loop[26].a_dffe~q ))

	.dataa(\myprocessor|DX_readA|loop[26].a_dffe~q ),
	.datab(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datac(\myprocessor|XM_op_result|loop[26].a_dffe~q ),
	.datad(\myprocessor|and_0~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[26]~53 .lut_mask = 16'hE2AA;
defparam \myprocessor|lw_0|out[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \myprocessor|lw_0|out[26]~54 (
// Equation(s):
// \myprocessor|lw_0|out[26]~54_combout  = (\myprocessor|and_2~3_combout  & (((\myprocessor|select_write_data_1|out[26]~54_combout  & !\myprocessor|W_control|and_13~1_combout )))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[26]~53_combout ))

	.dataa(\myprocessor|lw_0|out[26]~53_combout ),
	.datab(\myprocessor|select_write_data_1|out[26]~54_combout ),
	.datac(\myprocessor|and_2~3_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[26]~54 .lut_mask = 16'h0ACA;
defparam \myprocessor|lw_0|out[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[22]~30 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[22]~30_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~65_combout ) # ((\myprocessor|lw_0|out[31]~2_combout )))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (((\myprocessor|lw_0|out[26]~54_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[31]~65_combout ),
	.datac(\myprocessor|lw_0|out[26]~54_combout ),
	.datad(\myprocessor|lw_0|out[31]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[22]~30 .lut_mask = 16'hFAD8;
defparam \myprocessor|my_alu|right_shifter|select4|out[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[22]~31 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[22]~31_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[22]~30_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|right_shifter|select4|out[18]~22_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[18]~22_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[22]~30_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[22]~31 .lut_mask = 16'hCACA;
defparam \myprocessor|my_alu|right_shifter|select4|out[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[19]~30 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[19]~30_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|DX_ir|loop[11].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[19]~30 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|right_shifter|select2|out[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \myprocessor|MW_op_result|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[24].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout  & ((\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout )) # (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[1]~63_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~3_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0 .lut_mask = 16'h0053;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout  & 
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout  & 
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3_combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \myprocessor|PC_adder_1|add1|full_adder0|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a8  $ (((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7  & 
// \myprocessor|PC_adder_1|p_carry0|and7~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\myprocessor|PC_adder_1|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add1|full_adder0|my_xor .lut_mask = 16'h3CF0;
defparam \myprocessor|PC_adder_1|add1|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N19
dffeas \myprocessor|MW_pc_plus_one|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \myprocessor|my_regfile|register31|loop[8].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[8]~68_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[8]~12 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[8]~12_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[8].a_dffe~q  & \myprocessor|X_control|and_17~0_combout ))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[8]~12 .lut_mask = 16'h8800;
defparam \myprocessor|my_regfile|choose_r30|out[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \myprocessor|my_regfile|register30|loop[8].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|choose_r30|out[8]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[8]~19 (
// Equation(s):
// \myprocessor|choose_readB_data|out[8]~19_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|my_regfile|register30|loop[8].a_dffe~q ))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|select_write_data_1|out[8]~68_combout ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datac(\myprocessor|select_write_data_1|out[8]~68_combout ),
	.datad(\myprocessor|my_regfile|register30|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[8]~19 .lut_mask = 16'hA820;
defparam \myprocessor|choose_readB_data|out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~8 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~8_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~0_combout  & ((\myprocessor|FD_ir|loop[12].a_dffe ) # ((\myprocessor|DX_readB|loop[11].a_dffe~1_combout  & \myprocessor|FD_ir|loop[22].a_dffe )))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~0_combout  & (\myprocessor|DX_readB|loop[11].a_dffe~1_combout  & ((\myprocessor|FD_ir|loop[22].a_dffe ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~0_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~1_combout ),
	.datac(\myprocessor|FD_ir|loop[12].a_dffe ),
	.datad(\myprocessor|FD_ir|loop[22].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~8 .lut_mask = 16'hECA0;
defparam \myprocessor|DX_readB|loop[11].a_dffe~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \myprocessor|DX_readB|loop[11].a_dffe~9 (
// Equation(s):
// \myprocessor|DX_readB|loop[11].a_dffe~9_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout ) # ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|DX_readB|loop[11].a_dffe~8_combout )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~3_combout ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~8_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe~9 .lut_mask = 16'hEFEC;
defparam \myprocessor|DX_readB|loop[11].a_dffe~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[0]~3 (
// Equation(s):
// \myprocessor|choose_readB_data|out[0]~3_combout  = (!\myprocessor|writereadB_and~6_combout  & (\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & !\myprocessor|DX_readB|loop[11].a_dffe~2_combout ))

	.dataa(gnd),
	.datab(\myprocessor|writereadB_and~6_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[0]~3 .lut_mask = 16'h0030;
defparam \myprocessor|choose_readB_data|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[8]~20 (
// Equation(s):
// \myprocessor|choose_readB_data|out[8]~20_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[8]~19_combout ) # ((\myprocessor|my_regfile|register31|loop[8].a_dffe~q  & 
// \myprocessor|choose_readB_data|out[0]~3_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[8].a_dffe~q ),
	.datab(\myprocessor|choose_readB_data|out[8]~19_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datad(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[8]~20 .lut_mask = 16'hE0C0;
defparam \myprocessor|choose_readB_data|out[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \myprocessor|DX_readB|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[8]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \myprocessor|lw_1|out[8]~16 (
// Equation(s):
// \myprocessor|lw_1|out[8]~16_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[8].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[8].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[8].a_dffe~q ),
	.datab(\myprocessor|XM_op_result|loop[8].a_dffe~q ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[8]~16 .lut_mask = 16'h0C0A;
defparam \myprocessor|lw_1|out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \myprocessor|lw_1|out[8]~17 (
// Equation(s):
// \myprocessor|lw_1|out[8]~17_combout  = (\myprocessor|lw_1|out[8]~16_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[8]~68_combout ))

	.dataa(gnd),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|select_write_data_1|out[8]~68_combout ),
	.datad(\myprocessor|lw_1|out[8]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[8]~17 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \myprocessor|XM_readB|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[8]~17_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \myprocessor|XM_readB|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[9]~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[9].a_dffe~q ,\myprocessor|XM_readB|loop[8].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[8].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[8].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[8].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[8].a_dffe~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|MW_data_out|loop[8].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N23
dffeas \myprocessor|MW_data_out|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[8].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N17
dffeas \myprocessor|MW_op_result|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[8].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[8]~36 (
// Equation(s):
// \myprocessor|select_write_data_1|out[8]~36_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|MW_op_result|loop[8].a_dffe~q ))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// (\myprocessor|MW_data_out|loop[8].a_dffe~q )))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[8].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_data_out|loop[8].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[8].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[8]~36 .lut_mask = 16'hF0D8;
defparam \myprocessor|select_write_data_1|out[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[8]~68 (
// Equation(s):
// \myprocessor|select_write_data_1|out[8]~68_combout  = (\myprocessor|MW_ir|loop[29].a_dffe~q  & (((\myprocessor|select_write_data_1|out[8]~36_combout )))) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & ((\myprocessor|W_control|and_13~0_combout  & 
// (\myprocessor|MW_pc_plus_one|loop[8].a_dffe~q )) # (!\myprocessor|W_control|and_13~0_combout  & ((\myprocessor|select_write_data_1|out[8]~36_combout )))))

	.dataa(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|W_control|and_13~0_combout ),
	.datac(\myprocessor|MW_pc_plus_one|loop[8].a_dffe~q ),
	.datad(\myprocessor|select_write_data_1|out[8]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[8]~68 .lut_mask = 16'hFB40;
defparam \myprocessor|select_write_data_1|out[8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[8]~20 (
// Equation(s):
// \myprocessor|choose_readA_data|out[8]~20_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|select_write_data_1|out[8]~68_combout )) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|my_regfile|register30|loop[8].a_dffe~q )))))

	.dataa(\myprocessor|select_write_data_1|out[8]~68_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datad(\myprocessor|my_regfile|register30|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[8]~20 .lut_mask = 16'hB080;
defparam \myprocessor|choose_readA_data|out[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[8]~21 (
// Equation(s):
// \myprocessor|choose_readA_data|out[8]~21_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[8]~20_combout ) # ((\myprocessor|choose_readA_data|out[0]~6_combout  & 
// \myprocessor|my_regfile|register31|loop[8].a_dffe~q ))))

	.dataa(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.datab(\myprocessor|choose_readA_data|out[8]~20_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[8].a_dffe~q ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[8]~21 .lut_mask = 16'h00EC;
defparam \myprocessor|choose_readA_data|out[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \myprocessor|DX_readA|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[8]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \myprocessor|lw_0|out[8]~18 (
// Equation(s):
// \myprocessor|lw_0|out[8]~18_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & ((\myprocessor|XM_op_result|loop[8].a_dffe~q ))) # (!\myprocessor|and_0~1_combout  & (\myprocessor|DX_readA|loop[8].a_dffe~q ))))

	.dataa(\myprocessor|and_0~1_combout ),
	.datab(\myprocessor|DX_readA|loop[8].a_dffe~q ),
	.datac(\myprocessor|XM_op_result|loop[8].a_dffe~q ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[8]~18 .lut_mask = 16'h00E4;
defparam \myprocessor|lw_0|out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \myprocessor|lw_0|out[8]~19 (
// Equation(s):
// \myprocessor|lw_0|out[8]~19_combout  = (\myprocessor|lw_0|out[8]~18_combout ) # ((\myprocessor|and_2~3_combout  & \myprocessor|select_write_data_1|out[8]~68_combout ))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[8]~68_combout ),
	.datad(\myprocessor|lw_0|out[8]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[8]~19 .lut_mask = 16'hFFA0;
defparam \myprocessor|lw_0|out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \myprocessor|select_data_opB|out[8]~13 (
// Equation(s):
// \myprocessor|select_data_opB|out[8]~13_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[8]~17_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[8].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[8]~17_combout )))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|lw_1|out[8]~17_combout ),
	.datad(\myprocessor|select_imm_or~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[8]~13 .lut_mask = 16'hE2F0;
defparam \myprocessor|select_data_opB|out[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[8]~10 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[8]~10_combout  = \myprocessor|select_data_opB|out[8]~13_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[7]~12_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout )))))

	.dataa(\myprocessor|select_data_opB|out[7]~12_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[8]~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[8]~10 .lut_mask = 16'h783C;
defparam \myprocessor|my_alu|choose_operandB|out[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[7]~9 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[7]~9_combout  = \myprocessor|select_data_opB|out[7]~12_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[7]~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[7]~9 .lut_mask = 16'hF03C;
defparam \myprocessor|my_alu|choose_operandB|out[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[6]~10 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[6]~10_combout  = (\myprocessor|X_control|and_17~0_combout  & (\myprocessor|DX_ir|loop[6].a_dffe~q  & \myprocessor|DX_ir|loop[31].a_dffe~q ))

	.dataa(\myprocessor|X_control|and_17~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[6].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[6]~10 .lut_mask = 16'hA000;
defparam \myprocessor|my_regfile|choose_r30|out[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \myprocessor|my_regfile|register30|loop[6].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[6]~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[6]~14 (
// Equation(s):
// \myprocessor|choose_readA_data|out[6]~14_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[6]~66_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[6].a_dffe~q ))))

	.dataa(\myprocessor|my_regfile|register30|loop[6].a_dffe~q ),
	.datab(\myprocessor|select_write_data_1|out[6]~66_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[6]~14 .lut_mask = 16'hC0A0;
defparam \myprocessor|choose_readA_data|out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \myprocessor|my_regfile|register31|loop[6].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[6]~66_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[6]~15 (
// Equation(s):
// \myprocessor|choose_readA_data|out[6]~15_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[6]~14_combout ) # ((\myprocessor|my_regfile|register31|loop[6].a_dffe~q  & 
// \myprocessor|choose_readA_data|out[0]~6_combout ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|choose_readA_data|out[6]~14_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[6].a_dffe~q ),
	.datad(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[6]~15 .lut_mask = 16'h5444;
defparam \myprocessor|choose_readA_data|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \myprocessor|DX_readA|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readA_data|out[6]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \myprocessor|lw_0|out[6]~12 (
// Equation(s):
// \myprocessor|lw_0|out[6]~12_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[6].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[6].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[6].a_dffe~q ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~q ),
	.datab(\myprocessor|and_0~0_combout ),
	.datac(\myprocessor|DX_readA|loop[6].a_dffe~q ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[6]~12 .lut_mask = 16'hB8F0;
defparam \myprocessor|lw_0|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \myprocessor|lw_0|out[6]~13 (
// Equation(s):
// \myprocessor|lw_0|out[6]~13_combout  = (\myprocessor|and_2~3_combout  & (\myprocessor|select_write_data_1|out[6]~66_combout )) # (!\myprocessor|and_2~3_combout  & ((\myprocessor|lw_0|out[6]~12_combout )))

	.dataa(\myprocessor|select_write_data_1|out[6]~66_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[6]~12_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[6]~13 .lut_mask = 16'hAAF0;
defparam \myprocessor|lw_0|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[6]~7 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[6]~7_combout  = (!\myprocessor|select_data_opB|out[4]~10_combout  & !\myprocessor|select_data_opB|out[5]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[4]~10_combout ),
	.datad(\myprocessor|select_data_opB|out[5]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[6]~7 .lut_mask = 16'h000F;
defparam \myprocessor|my_alu|choose_operandB|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[6]~8 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[6]~8_combout  = \myprocessor|select_data_opB|out[6]~8_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((!\myprocessor|my_alu|choose_operandB|out[6]~7_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout )))))

	.dataa(\myprocessor|select_data_opB|out[6]~8_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_alu|choose_operandB|out[6]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[6]~8 .lut_mask = 16'hA666;
defparam \myprocessor|my_alu|choose_operandB|out[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \myprocessor|my_regfile|register31|loop[2].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[2]~61_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[2]~21 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[2]~21_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|X_control|and_17~0_combout  & (\myprocessor|DX_ir|loop[2].a_dffe~q )) # (!\myprocessor|X_control|and_17~0_combout  & 
// ((\myprocessor|X_control|and_7~2_combout ))))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|X_control|and_7~2_combout ))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datac(\myprocessor|X_control|and_7~2_combout ),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[2]~21 .lut_mask = 16'hD8F0;
defparam \myprocessor|my_regfile|choose_r30|out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[2]~4 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[2]~4_combout  = ((\myprocessor|DX_ir|loop[4].a_dffe~q ) # (\myprocessor|DX_ir|loop[3].a_dffe~q )) # (!\myprocessor|X_control|and_7~3_combout )

	.dataa(gnd),
	.datab(\myprocessor|X_control|and_7~3_combout ),
	.datac(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[2]~4 .lut_mask = 16'hFFF3;
defparam \myprocessor|my_regfile|choose_r30|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \myprocessor|my_alu|overflow_calc~2 (
// Equation(s):
// \myprocessor|my_alu|overflow_calc~2_combout  = (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & ((\myprocessor|lw_0|out[31]~3_combout  $ (!\myprocessor|select_data_opB|out[31]~1_combout )))) # (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & 
// ((\myprocessor|lw_0|out[31]~3_combout  & (!\myprocessor|my_alu|choose_operandB|out[31]~33_combout )) # (!\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|select_data_opB|out[31]~1_combout )))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[31]~33_combout ),
	.datab(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|overflow_calc~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|overflow_calc~2 .lut_mask = 16'hD31C;
defparam \myprocessor|my_alu|overflow_calc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \myprocessor|my_alu|overflow_calc~3 (
// Equation(s):
// \myprocessor|my_alu|overflow_calc~3_combout  = (\myprocessor|my_alu|overflow_calc~2_combout ) # (\myprocessor|lw_0|out[31]~3_combout  $ (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ))

	.dataa(\myprocessor|my_alu|overflow_calc~2_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|overflow_calc~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|overflow_calc~3 .lut_mask = 16'hEEBB;
defparam \myprocessor|my_alu|overflow_calc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[2]~5 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[2]~5_combout  = (\myprocessor|my_alu|overflow_calc~3_combout ) # ((\myprocessor|my_regfile|choose_r30|out[2]~4_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q ) # (!\myprocessor|X_control|and_17~0_combout ))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|X_control|and_17~0_combout ),
	.datac(\myprocessor|my_regfile|choose_r30|out[2]~4_combout ),
	.datad(\myprocessor|my_alu|overflow_calc~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[2]~5 .lut_mask = 16'hFFB0;
defparam \myprocessor|my_regfile|choose_r30|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[2]~6 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[2]~6_combout  = (\myprocessor|X_control|and_17~combout  & (\myprocessor|my_regfile|choose_r30|out[2]~21_combout )) # (!\myprocessor|X_control|and_17~combout  & ((\myprocessor|my_regfile|choose_r30|out[2]~5_combout ) 
// # ((\myprocessor|my_regfile|choose_r30|out[2]~21_combout  & \myprocessor|and_mul_o~6_combout ))))

	.dataa(\myprocessor|my_regfile|choose_r30|out[2]~21_combout ),
	.datab(\myprocessor|X_control|and_17~combout ),
	.datac(\myprocessor|my_regfile|choose_r30|out[2]~5_combout ),
	.datad(\myprocessor|and_mul_o~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[2]~6 .lut_mask = 16'hBAB8;
defparam \myprocessor|my_regfile|choose_r30|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \myprocessor|my_regfile|register30|loop[2].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[2]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[2]~8 (
// Equation(s):
// \myprocessor|choose_readA_data|out[2]~8_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[2]~61_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[2].a_dffe~q ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[2].a_dffe~q ),
	.datac(\myprocessor|select_write_data_1|out[2]~61_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[2]~8 .lut_mask = 16'hA088;
defparam \myprocessor|choose_readA_data|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[2]~9 (
// Equation(s):
// \myprocessor|choose_readA_data|out[2]~9_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[2]~8_combout ) # ((\myprocessor|my_regfile|register31|loop[2].a_dffe~q  & 
// \myprocessor|choose_readA_data|out[0]~6_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[2].a_dffe~q ),
	.datab(\myprocessor|choose_readA_data|out[2]~8_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datad(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[2]~9 .lut_mask = 16'h0E0C;
defparam \myprocessor|choose_readA_data|out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N31
dffeas \myprocessor|DX_readA|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readA_data|out[2]~9_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \myprocessor|lw_0|out[2]~6 (
// Equation(s):
// \myprocessor|lw_0|out[2]~6_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|and_0~0_combout  & (\myprocessor|XM_op_result|loop[2].a_dffe~q )) # (!\myprocessor|and_0~0_combout  & ((\myprocessor|DX_readA|loop[2].a_dffe~q ))))) 
// # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (((\myprocessor|DX_readA|loop[2].a_dffe~q ))))

	.dataa(\myprocessor|XM_op_result|loop[2].a_dffe~q ),
	.datab(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datac(\myprocessor|DX_readA|loop[2].a_dffe~q ),
	.datad(\myprocessor|and_0~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[2]~6 .lut_mask = 16'hB8F0;
defparam \myprocessor|lw_0|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \myprocessor|lw_0|out[2]~7 (
// Equation(s):
// \myprocessor|lw_0|out[2]~7_combout  = (\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[2]~61_combout ))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[2]~6_combout ))

	.dataa(\myprocessor|lw_0|out[2]~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[2]~61_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[2]~7 .lut_mask = 16'hF0AA;
defparam \myprocessor|lw_0|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[1]~0 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[1]~0_combout  = (\myprocessor|select_imm_or~0_combout  & !\myprocessor|DX_ir|loop[31].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|select_imm_or~0_combout ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[1]~0 .lut_mask = 16'h0C0C;
defparam \myprocessor|my_alu|choose_operandB|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[1]~1 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[1]~1_combout  = (\myprocessor|my_alu|choose_operandB|out[1]~0_combout  & (\myprocessor|DX_ir|loop[1].a_dffe~q  $ (((\myprocessor|DX_ir|loop[0].a_dffe~q  & \myprocessor|my_alu|decoder|decoder0|and1~combout ))))) # 
// (!\myprocessor|my_alu|choose_operandB|out[1]~0_combout  & (((\myprocessor|my_alu|decoder|decoder0|and1~combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[1]~0_combout ),
	.datab(\myprocessor|DX_ir|loop[0].a_dffe~q ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|DX_ir|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[1]~1 .lut_mask = 16'h7AD0;
defparam \myprocessor|my_alu|choose_operandB|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[1]~2 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[1]~2_combout  = (\myprocessor|my_alu|choose_operandB|out[1]~0_combout  & (((\myprocessor|my_alu|choose_operandB|out[1]~1_combout )))) # (!\myprocessor|my_alu|choose_operandB|out[1]~0_combout  & 
// (\myprocessor|lw_1|out[1]~3_combout  $ (((\myprocessor|lw_1|out[0]~1_combout  & \myprocessor|my_alu|choose_operandB|out[1]~1_combout )))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[1]~0_combout ),
	.datab(\myprocessor|lw_1|out[0]~1_combout ),
	.datac(\myprocessor|lw_1|out[1]~3_combout ),
	.datad(\myprocessor|my_alu|choose_operandB|out[1]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[1]~2 .lut_mask = 16'hBE50;
defparam \myprocessor|my_alu|choose_operandB|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry0|orG~0 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry0|orG~0_combout  = (\myprocessor|lw_0|out[1]~11_combout  & ((\myprocessor|my_alu|choose_operandB|out[1]~2_combout ) # ((\myprocessor|lw_0|out[0]~5_combout  & \myprocessor|select_data_opB|out[0]~4_combout )))) # 
// (!\myprocessor|lw_0|out[1]~11_combout  & (\myprocessor|lw_0|out[0]~5_combout  & (\myprocessor|my_alu|choose_operandB|out[1]~2_combout  & \myprocessor|select_data_opB|out[0]~4_combout )))

	.dataa(\myprocessor|lw_0|out[0]~5_combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(\myprocessor|my_alu|choose_operandB|out[1]~2_combout ),
	.datad(\myprocessor|select_data_opB|out[0]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry0|orG~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~0 .lut_mask = 16'hE8C0;
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[2]~3 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[2]~3_combout  = \myprocessor|select_data_opB|out[2]~6_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[0]~4_combout ) # 
// (\myprocessor|select_data_opB|out[1]~7_combout )))))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(\myprocessor|select_data_opB|out[2]~6_combout ),
	.datad(\myprocessor|select_data_opB|out[1]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[2]~3 .lut_mask = 16'h5A78;
defparam \myprocessor|my_alu|choose_operandB|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry0|orG~1 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry0|orG~1_combout  = (\myprocessor|lw_0|out[2]~7_combout  & ((\myprocessor|my_alu|my_adder|p_carry0|orG~0_combout ) # (\myprocessor|my_alu|choose_operandB|out[2]~3_combout ))) # (!\myprocessor|lw_0|out[2]~7_combout  & 
// (\myprocessor|my_alu|my_adder|p_carry0|orG~0_combout  & \myprocessor|my_alu|choose_operandB|out[2]~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[2]~7_combout ),
	.datac(\myprocessor|my_alu|my_adder|p_carry0|orG~0_combout ),
	.datad(\myprocessor|my_alu|choose_operandB|out[2]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry0|orG~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~1 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry0|orG~2 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry0|orG~2_combout  = (\myprocessor|lw_0|out[3]~9_combout  & ((\myprocessor|my_alu|my_adder|p_carry0|orG~1_combout ) # (\myprocessor|my_alu|choose_operandB|out[3]~4_combout ))) # (!\myprocessor|lw_0|out[3]~9_combout  & 
// (\myprocessor|my_alu|my_adder|p_carry0|orG~1_combout  & \myprocessor|my_alu|choose_operandB|out[3]~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[3]~9_combout ),
	.datac(\myprocessor|my_alu|my_adder|p_carry0|orG~1_combout ),
	.datad(\myprocessor|my_alu|choose_operandB|out[3]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry0|orG~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~2 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry0|orG~3 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry0|orG~3_combout  = (\myprocessor|lw_0|out[4]~15_combout  & ((\myprocessor|my_alu|choose_operandB|out[4]~5_combout ) # (\myprocessor|my_alu|my_adder|p_carry0|orG~2_combout ))) # (!\myprocessor|lw_0|out[4]~15_combout  & 
// (\myprocessor|my_alu|choose_operandB|out[4]~5_combout  & \myprocessor|my_alu|my_adder|p_carry0|orG~2_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[4]~15_combout ),
	.datac(\myprocessor|my_alu|choose_operandB|out[4]~5_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry0|orG~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry0|orG~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~3 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[5]~6 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[5]~6_combout  = \myprocessor|select_data_opB|out[5]~9_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[4]~10_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout )))))

	.dataa(\myprocessor|select_data_opB|out[4]~10_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[5]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[5]~6 .lut_mask = 16'h783C;
defparam \myprocessor|my_alu|choose_operandB|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry0|orG~4 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry0|orG~4_combout  = (\myprocessor|lw_0|out[5]~17_combout  & ((\myprocessor|my_alu|my_adder|p_carry0|orG~3_combout ) # (\myprocessor|my_alu|choose_operandB|out[5]~6_combout ))) # (!\myprocessor|lw_0|out[5]~17_combout  & 
// (\myprocessor|my_alu|my_adder|p_carry0|orG~3_combout  & \myprocessor|my_alu|choose_operandB|out[5]~6_combout ))

	.dataa(\myprocessor|lw_0|out[5]~17_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|my_adder|p_carry0|orG~3_combout ),
	.datad(\myprocessor|my_alu|choose_operandB|out[5]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry0|orG~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~4 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry0|orG~5 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry0|orG~5_combout  = (\myprocessor|lw_0|out[6]~13_combout  & ((\myprocessor|my_alu|choose_operandB|out[6]~8_combout ) # (\myprocessor|my_alu|my_adder|p_carry0|orG~4_combout ))) # (!\myprocessor|lw_0|out[6]~13_combout  & 
// (\myprocessor|my_alu|choose_operandB|out[6]~8_combout  & \myprocessor|my_alu|my_adder|p_carry0|orG~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[6]~13_combout ),
	.datac(\myprocessor|my_alu|choose_operandB|out[6]~8_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry0|orG~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry0|orG~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~5 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry0|orG~6 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry0|orG~6_combout  = (\myprocessor|lw_0|out[7]~21_combout  & ((\myprocessor|my_alu|choose_operandB|out[7]~9_combout ) # (\myprocessor|my_alu|my_adder|p_carry0|orG~5_combout ))) # (!\myprocessor|lw_0|out[7]~21_combout  & 
// (\myprocessor|my_alu|choose_operandB|out[7]~9_combout  & \myprocessor|my_alu|my_adder|p_carry0|orG~5_combout ))

	.dataa(\myprocessor|lw_0|out[7]~21_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|choose_operandB|out[7]~9_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry0|orG~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry0|orG~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~6 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry0|orG~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_alu|my_adder|p_carry0|orG~6_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_alu|my_adder|p_carry0|orG~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1 .lut_mask = 16'h00CC;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2_combout  = (\myprocessor|lw_0|out[8]~19_combout  & ((\myprocessor|my_alu|choose_operandB|out[8]~10_combout  & (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout  & VCC)) # 
// (!\myprocessor|my_alu|choose_operandB|out[8]~10_combout  & (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout )))) # (!\myprocessor|lw_0|out[8]~19_combout  & ((\myprocessor|my_alu|choose_operandB|out[8]~10_combout  & 
// (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout )) # (!\myprocessor|my_alu|choose_operandB|out[8]~10_combout  & ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~3  = CARRY((\myprocessor|lw_0|out[8]~19_combout  & (!\myprocessor|my_alu|choose_operandB|out[8]~10_combout  & !\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|lw_0|out[8]~19_combout  & ((!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout ) # (!\myprocessor|my_alu|choose_operandB|out[8]~10_combout ))))

	.dataa(\myprocessor|lw_0|out[8]~19_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[8]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[17]~33 (
// Equation(s):
// \myprocessor|choose_readB_data|out[17]~33_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[17]~45_combout )

	.dataa(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[17]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[17]~33 .lut_mask = 16'hA0A0;
defparam \myprocessor|choose_readB_data|out[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \myprocessor|DX_readB|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[17]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \myprocessor|my_alu|data_result[0]~0 (
// Equation(s):
// \myprocessor|my_alu|data_result[0]~0_combout  = (\myprocessor|DX_ir|loop[3].a_dffe~q  & (\myprocessor|my_alu|decoder|and0~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[4]~2_combout  & !\myprocessor|DX_ir|loop[4].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.datab(\myprocessor|my_alu|decoder|and0~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[4]~2_combout ),
	.datad(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|data_result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|data_result[0]~0 .lut_mask = 16'h0080;
defparam \myprocessor|my_alu|data_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|data_result[0]~1 (
// Equation(s):
// \myprocessor|my_alu|data_result[0]~1_combout  = (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & \myprocessor|my_alu|data_result[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|data_result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|data_result[0]~1 .lut_mask = 16'h0F00;
defparam \myprocessor|my_alu|data_result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \myprocessor|select_data_opB|out[17]~21 (
// Equation(s):
// \myprocessor|select_data_opB|out[17]~21_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[17]~35_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[17]~35_combout )))))

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[17]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[17]~21 .lut_mask = 16'hEF20;
defparam \myprocessor|select_data_opB|out[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|data_result[0]~2 (
// Equation(s):
// \myprocessor|my_alu|data_result[0]~2_combout  = (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & \myprocessor|my_alu|data_result[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|data_result[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|data_result[0]~2 .lut_mask = 16'hF000;
defparam \myprocessor|my_alu|data_result[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[17]~177 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[17]~177_combout  = (\myprocessor|select_data_opB|out[17]~21_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[17]~40_combout )))) # 
// (!\myprocessor|select_data_opB|out[17]~21_combout  & (((\myprocessor|my_alu|data_result[0]~2_combout  & \myprocessor|lw_0|out[17]~40_combout ))))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|select_data_opB|out[17]~21_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datad(\myprocessor|lw_0|out[17]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[17]~177_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[17]~177 .lut_mask = 16'hF8C0;
defparam \myprocessor|select_multdiv_mux|out[17]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[14]~307 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[14]~307_combout  = (\myprocessor|my_alu|data_result[0]~0_combout  & ((\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[14]~42_combout ))) # (!\myprocessor|and_2~3_combout  & 
// (\myprocessor|lw_0|out[14]~29_combout ))))

	.dataa(\myprocessor|lw_0|out[14]~29_combout ),
	.datab(\myprocessor|select_write_data_1|out[14]~42_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[14]~307_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[14]~307 .lut_mask = 16'hC0A0;
defparam \myprocessor|select_multdiv_mux|out[14]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[12]~19 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[12]~19_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (((!\myprocessor|DX_ir|loop[9].a_dffe~q ) # (!\myprocessor|DX_ir|loop[8].a_dffe~q )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[12]~19 .lut_mask = 16'h1333;
defparam \myprocessor|my_alu|left_shifter|select2|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[13]~12 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[13]~12_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[5]~17_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[13]~34_combout ))

	.dataa(\myprocessor|lw_0|out[13]~34_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[5]~17_combout ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[13]~12 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_alu|left_shifter|select4|out[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \myprocessor|my_regfile|register31|loop[9].a_dffe~feeder (
// Equation(s):
// \myprocessor|my_regfile|register31|loop[9].a_dffe~feeder_combout  = \myprocessor|select_write_data_1|out[9]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|select_write_data_1|out[9]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|register31|loop[9].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[9].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|register31|loop[9].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \myprocessor|my_regfile|register31|loop[9].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|register31|loop[9].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[9]~13 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[9]~13_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[9].a_dffe~q  & \myprocessor|X_control|and_17~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[9]~13 .lut_mask = 16'hC000;
defparam \myprocessor|my_regfile|choose_r30|out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N3
dffeas \myprocessor|my_regfile|register30|loop[9].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[9]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[9]~24 (
// Equation(s):
// \myprocessor|choose_readA_data|out[9]~24_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[9]~69_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[9].a_dffe~q ))))

	.dataa(\myprocessor|my_regfile|register30|loop[9].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datad(\myprocessor|select_write_data_1|out[9]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[9]~24 .lut_mask = 16'hE020;
defparam \myprocessor|choose_readA_data|out[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[9]~25 (
// Equation(s):
// \myprocessor|choose_readA_data|out[9]~25_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[9]~24_combout ) # ((\myprocessor|my_regfile|register31|loop[9].a_dffe~q  & 
// \myprocessor|choose_readA_data|out[0]~6_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[9].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datac(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.datad(\myprocessor|choose_readA_data|out[9]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[9]~25 .lut_mask = 16'h3320;
defparam \myprocessor|choose_readA_data|out[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \myprocessor|DX_readA|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[9]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \myprocessor|lw_0|out[9]~66 (
// Equation(s):
// \myprocessor|lw_0|out[9]~66_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[9].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[9].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[9].a_dffe~q ))))

	.dataa(\myprocessor|XM_op_result|loop[9].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~q ),
	.datac(\myprocessor|and_0~0_combout ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[9]~66 .lut_mask = 16'hACCC;
defparam \myprocessor|lw_0|out[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \myprocessor|lw_0|out[9]~22 (
// Equation(s):
// \myprocessor|lw_0|out[9]~22_combout  = (\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[9]~69_combout ))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[9]~66_combout ))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|lw_0|out[9]~66_combout ),
	.datac(\myprocessor|select_write_data_1|out[9]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[9]~22 .lut_mask = 16'hE4E4;
defparam \myprocessor|lw_0|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[13]~4 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[13]~4_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[1]~11_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[9]~22_combout ))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[9]~22_combout ),
	.datad(\myprocessor|lw_0|out[1]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[13]~4 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|left_shifter|select4|out[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[13]~13 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[13]~13_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[13]~4_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[13]~12_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[13]~12_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[13]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[13]~13 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|left_shifter|select4|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[15]~8 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[15]~8_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[3]~9_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[11]~28_combout ))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[11]~28_combout ),
	.datac(gnd),
	.datad(\myprocessor|lw_0|out[3]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[15]~8 .lut_mask = 16'hEE44;
defparam \myprocessor|my_alu|left_shifter|select4|out[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[11]~9 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[11]~9_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[7]~21_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[15]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[15]~8_combout ),
	.datad(\myprocessor|lw_0|out[7]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[11]~9 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|left_shifter|select4|out[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[13]~21 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[13]~21_combout  = (\myprocessor|my_alu|left_shifter|select2|out[12]~19_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[11]~9_combout ))) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[13]~13_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[12]~19_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[13]~13_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[11]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[13]~21 .lut_mask = 16'hA808;
defparam \myprocessor|my_alu|left_shifter|select2|out[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[14]~16 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[14]~16_combout  = \myprocessor|select_data_opB|out[14]~18_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[13]~19_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout )))))

	.dataa(\myprocessor|select_data_opB|out[14]~18_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[13]~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[14]~16 .lut_mask = 16'h6A66;
defparam \myprocessor|my_alu|choose_operandB|out[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[13]~15 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[13]~15_combout  = \myprocessor|select_data_opB|out[13]~19_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[13]~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[13]~15 .lut_mask = 16'hF03C;
defparam \myprocessor|my_alu|choose_operandB|out[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[18]~20 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[18]~20_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|left_shifter|select4|out[14]~14_combout  & !\myprocessor|DX_ir|loop[11].a_dffe~q )))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select8|out[18]~6_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select8|out[18]~6_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[14]~14_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[18]~20 .lut_mask = 16'h0CAA;
defparam \myprocessor|my_alu|left_shifter|select4|out[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[25]~3 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[25]~3_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[1]~11_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[17]~40_combout )))

	.dataa(\myprocessor|lw_0|out[1]~11_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[17]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[25]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[25]~3 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|left_shifter|select8|out[25]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[17]~4 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[17]~4_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[9]~22_combout  & (!\myprocessor|DX_ir|loop[11].a_dffe~q ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select8|out[25]~3_combout ))))

	.dataa(\myprocessor|lw_0|out[9]~22_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[25]~3_combout ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[17]~4 .lut_mask = 16'h22F0;
defparam \myprocessor|my_alu|left_shifter|select8|out[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[17]~19 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[17]~19_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[13]~12_combout  & (!\myprocessor|DX_ir|loop[11].a_dffe~q ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select8|out[17]~4_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[13]~12_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[17]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[17]~19 .lut_mask = 16'h2F20;
defparam \myprocessor|my_alu|left_shifter|select4|out[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~189 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~189_combout  = (\myprocessor|my_alu|left_shifter|select4|out[18]~20_combout  & ((\myprocessor|select_multdiv_mux|out[1]~52_combout ) # ((\myprocessor|my_alu|left_shifter|select4|out[17]~19_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~58_combout )))) # (!\myprocessor|my_alu|left_shifter|select4|out[18]~20_combout  & (\myprocessor|my_alu|left_shifter|select4|out[17]~19_combout  & ((\myprocessor|select_multdiv_mux|out[1]~58_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[18]~20_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[17]~19_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~189_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~189 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[20]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[16]~20 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[16]~20_combout  = (\myprocessor|X_control|and_17~0_combout  & (\myprocessor|DX_ir|loop[16].a_dffe~q  & \myprocessor|DX_ir|loop[31].a_dffe~q ))

	.dataa(\myprocessor|X_control|and_17~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[16]~20 .lut_mask = 16'hA000;
defparam \myprocessor|my_regfile|choose_r30|out[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \myprocessor|my_regfile|register30|loop[16].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|choose_r30|out[16]~20_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[16]~50 (
// Equation(s):
// \myprocessor|choose_readA_data|out[16]~50_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~3_combout  & ((\myprocessor|writereadA_and~5_combout ) # ((!\myprocessor|FD_ir|loop[17].a_dffe  & \myprocessor|FD_ir|loop[19].a_dffe ))))

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(\myprocessor|FD_ir|loop[17].a_dffe ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~3_combout ),
	.datad(\myprocessor|FD_ir|loop[19].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[16]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[16]~50 .lut_mask = 16'h0B0A;
defparam \myprocessor|choose_readA_data|out[16]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[16]~36 (
// Equation(s):
// \myprocessor|choose_readA_data|out[16]~36_combout  = (\myprocessor|choose_readA_data|out[16]~50_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|select_write_data_1|out[16]~44_combout )) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|my_regfile|register30|loop[16].a_dffe~q )))))

	.dataa(\myprocessor|select_write_data_1|out[16]~44_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.datac(\myprocessor|my_regfile|register30|loop[16].a_dffe~q ),
	.datad(\myprocessor|choose_readA_data|out[16]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[16]~36 .lut_mask = 16'hB800;
defparam \myprocessor|choose_readA_data|out[16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \myprocessor|DX_readA|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[16]~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[15]~16 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[15]~16_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[7]~21_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[15]~32_combout )))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[7]~21_combout ),
	.datad(\myprocessor|lw_0|out[15]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[15]~16 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|left_shifter|select4|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[15]~17 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[15]~17_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[15]~8_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[15]~16_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[15]~16_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[15]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[15]~17 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|left_shifter|select4|out[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[15]~23 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[15]~23_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[13]~13_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[15]~17_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[15]~17_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[13]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[15]~23 .lut_mask = 16'h5404;
defparam \myprocessor|my_alu|left_shifter|select2|out[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[16]~308 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[16]~308_combout  = (\myprocessor|my_alu|data_result[0]~0_combout  & ((\myprocessor|lw_0|out[16]~37_combout ) # ((\myprocessor|select_write_data_1|out[16]~44_combout  & \myprocessor|and_2~3_combout ))))

	.dataa(\myprocessor|lw_0|out[16]~37_combout ),
	.datab(\myprocessor|select_write_data_1|out[16]~44_combout ),
	.datac(\myprocessor|and_2~3_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[16]~308_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[16]~308 .lut_mask = 16'hEA00;
defparam \myprocessor|select_multdiv_mux|out[16]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \myprocessor|select_data_opB|out[16]~22 (
// Equation(s):
// \myprocessor|select_data_opB|out[16]~22_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[16]~33_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[16]~33_combout )))))

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[16]~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[16]~22 .lut_mask = 16'hEF20;
defparam \myprocessor|select_data_opB|out[16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout  = (!\myprocessor|select_data_opB|out[15]~17_combout  & (!\myprocessor|select_data_opB|out[14]~18_combout  & 
// (\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout  & !\myprocessor|select_data_opB|out[13]~19_combout )))

	.dataa(\myprocessor|select_data_opB|out[15]~17_combout ),
	.datab(\myprocessor|select_data_opB|out[14]~18_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout ),
	.datad(\myprocessor|select_data_opB|out[13]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[16]~18 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[16]~18_combout  = \myprocessor|select_data_opB|out[16]~22_combout  $ (((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout  & \myprocessor|my_alu|decoder|decoder0|and1~combout )))

	.dataa(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(gnd),
	.datad(\myprocessor|select_data_opB|out[16]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[16]~18 .lut_mask = 16'hBB44;
defparam \myprocessor|my_alu|choose_operandB|out[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor~combout  = \myprocessor|select_data_opB|out[15]~17_combout  $ (((!\myprocessor|select_data_opB|out[14]~18_combout  & 
// (\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout  & !\myprocessor|select_data_opB|out[13]~19_combout ))))

	.dataa(\myprocessor|select_data_opB|out[15]~17_combout ),
	.datab(\myprocessor|select_data_opB|out[14]~18_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout ),
	.datad(\myprocessor|select_data_opB|out[13]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor .lut_mask = 16'hAA9A;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[15]~17 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[15]~17_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor~combout ))) # 
// (!\myprocessor|my_alu|decoder|decoder0|and1~combout  & (\myprocessor|select_data_opB|out[15]~17_combout ))

	.dataa(\myprocessor|select_data_opB|out[15]~17_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[15]~17 .lut_mask = 16'h22EE;
defparam \myprocessor|my_alu|choose_operandB|out[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor~combout  = \myprocessor|select_data_opB|out[12]~14_combout  $ (((!\myprocessor|select_data_opB|out[11]~15_combout  & (!\myprocessor|select_data_opB|out[10]~16_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ))))

	.dataa(\myprocessor|select_data_opB|out[11]~15_combout ),
	.datab(\myprocessor|select_data_opB|out[10]~16_combout ),
	.datac(\myprocessor|select_data_opB|out[12]~14_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor .lut_mask = 16'hE1F0;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[12]~14 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[12]~14_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor~combout ))) # 
// (!\myprocessor|my_alu|decoder|decoder0|and1~combout  & (\myprocessor|select_data_opB|out[12]~14_combout ))

	.dataa(\myprocessor|select_data_opB|out[12]~14_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[12]~14 .lut_mask = 16'h22EE;
defparam \myprocessor|my_alu|choose_operandB|out[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[11]~13 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[11]~13_combout  = \myprocessor|select_data_opB|out[11]~15_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[10]~16_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout )))))

	.dataa(\myprocessor|select_data_opB|out[11]~15_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[10]~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[11]~13 .lut_mask = 16'h6A66;
defparam \myprocessor|my_alu|choose_operandB|out[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[10]~12 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[10]~12_combout  = \myprocessor|select_data_opB|out[10]~16_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[10]~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[10]~12 .lut_mask = 16'hF03C;
defparam \myprocessor|my_alu|choose_operandB|out[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor~combout  = \myprocessor|select_data_opB|out[9]~11_combout  $ (((!\myprocessor|select_data_opB|out[7]~12_combout  & (!\myprocessor|select_data_opB|out[8]~13_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ))))

	.dataa(\myprocessor|select_data_opB|out[9]~11_combout ),
	.datab(\myprocessor|select_data_opB|out[7]~12_combout ),
	.datac(\myprocessor|select_data_opB|out[8]~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor .lut_mask = 16'hA9AA;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[9]~11 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[9]~11_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor~combout ))) # 
// (!\myprocessor|my_alu|decoder|decoder0|and1~combout  & (\myprocessor|select_data_opB|out[9]~11_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|select_data_opB|out[9]~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[9]~11 .lut_mask = 16'h30FC;
defparam \myprocessor|my_alu|choose_operandB|out[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry1|or1~0 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry1|or1~0_combout  = (\myprocessor|lw_0|out[8]~19_combout  & ((\myprocessor|my_alu|choose_operandB|out[8]~10_combout ) # (\myprocessor|my_alu|my_adder|p_carry0|orG~6_combout ))) # (!\myprocessor|lw_0|out[8]~19_combout  & 
// (\myprocessor|my_alu|choose_operandB|out[8]~10_combout  & \myprocessor|my_alu|my_adder|p_carry0|orG~6_combout ))

	.dataa(\myprocessor|lw_0|out[8]~19_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|choose_operandB|out[8]~10_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry0|orG~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~0 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry1|or1~1 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry1|or1~1_combout  = (\myprocessor|lw_0|out[9]~22_combout  & ((\myprocessor|my_alu|choose_operandB|out[9]~11_combout ) # (\myprocessor|my_alu|my_adder|p_carry1|or1~0_combout ))) # (!\myprocessor|lw_0|out[9]~22_combout  & 
// (\myprocessor|my_alu|choose_operandB|out[9]~11_combout  & \myprocessor|my_alu|my_adder|p_carry1|or1~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[9]~22_combout ),
	.datac(\myprocessor|my_alu|choose_operandB|out[9]~11_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry1|or1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~1 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry1|or1~2 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry1|or1~2_combout  = (\myprocessor|lw_0|out[10]~24_combout  & ((\myprocessor|my_alu|choose_operandB|out[10]~12_combout ) # (\myprocessor|my_alu|my_adder|p_carry1|or1~1_combout ))) # (!\myprocessor|lw_0|out[10]~24_combout  
// & (\myprocessor|my_alu|choose_operandB|out[10]~12_combout  & \myprocessor|my_alu|my_adder|p_carry1|or1~1_combout ))

	.dataa(\myprocessor|lw_0|out[10]~24_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|choose_operandB|out[10]~12_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry1|or1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~2 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry1|or1~3 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry1|or1~3_combout  = (\myprocessor|lw_0|out[11]~28_combout  & ((\myprocessor|my_alu|choose_operandB|out[11]~13_combout ) # (\myprocessor|my_alu|my_adder|p_carry1|or1~2_combout ))) # (!\myprocessor|lw_0|out[11]~28_combout  
// & (\myprocessor|my_alu|choose_operandB|out[11]~13_combout  & \myprocessor|my_alu|my_adder|p_carry1|or1~2_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[11]~28_combout ),
	.datac(\myprocessor|my_alu|choose_operandB|out[11]~13_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry1|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry1|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~3 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry1|or1~4 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry1|or1~4_combout  = (\myprocessor|my_alu|choose_operandB|out[12]~14_combout  & ((\myprocessor|lw_0|out[12]~26_combout ) # (\myprocessor|my_alu|my_adder|p_carry1|or1~3_combout ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[12]~14_combout  & (\myprocessor|lw_0|out[12]~26_combout  & \myprocessor|my_alu|my_adder|p_carry1|or1~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|choose_operandB|out[12]~14_combout ),
	.datac(\myprocessor|lw_0|out[12]~26_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry1|or1~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry1|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~4 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry1|or1~5 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry1|or1~5_combout  = (\myprocessor|lw_0|out[13]~34_combout  & ((\myprocessor|my_alu|choose_operandB|out[13]~15_combout ) # (\myprocessor|my_alu|my_adder|p_carry1|or1~4_combout ))) # (!\myprocessor|lw_0|out[13]~34_combout  
// & (\myprocessor|my_alu|choose_operandB|out[13]~15_combout  & \myprocessor|my_alu|my_adder|p_carry1|or1~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[13]~34_combout ),
	.datac(\myprocessor|my_alu|choose_operandB|out[13]~15_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry1|or1~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry1|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~5 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry1|or1~6 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry1|or1~6_combout  = (\myprocessor|my_alu|choose_operandB|out[14]~16_combout  & ((\myprocessor|lw_0|out[14]~30_combout ) # (\myprocessor|my_alu|my_adder|p_carry1|or1~5_combout ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[14]~16_combout  & (\myprocessor|lw_0|out[14]~30_combout  & \myprocessor|my_alu|my_adder|p_carry1|or1~5_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|choose_operandB|out[14]~16_combout ),
	.datac(\myprocessor|lw_0|out[14]~30_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry1|or1~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry1|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~6 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry1|or1~7 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry1|or1~7_combout  = (\myprocessor|lw_0|out[15]~32_combout  & ((\myprocessor|my_alu|choose_operandB|out[15]~17_combout ) # (\myprocessor|my_alu|my_adder|p_carry1|or1~6_combout ))) # (!\myprocessor|lw_0|out[15]~32_combout  
// & (\myprocessor|my_alu|choose_operandB|out[15]~17_combout  & \myprocessor|my_alu|my_adder|p_carry1|or1~6_combout ))

	.dataa(\myprocessor|lw_0|out[15]~32_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|choose_operandB|out[15]~17_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry1|or1~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry1|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~7 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry1|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_alu|my_adder|p_carry1|or1~7_combout )

	.dataa(\myprocessor|my_alu|my_adder|p_carry1|or1~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1 .lut_mask = 16'h00AA;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2_combout  = (\myprocessor|my_alu|choose_operandB|out[16]~18_combout  & ((\myprocessor|lw_0|out[16]~38_combout  & (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout  & VCC)) # 
// (!\myprocessor|lw_0|out[16]~38_combout  & (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout )))) # (!\myprocessor|my_alu|choose_operandB|out[16]~18_combout  & ((\myprocessor|lw_0|out[16]~38_combout  & 
// (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout )) # (!\myprocessor|lw_0|out[16]~38_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~3  = CARRY((\myprocessor|my_alu|choose_operandB|out[16]~18_combout  & (!\myprocessor|lw_0|out[16]~38_combout  & !\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_alu|choose_operandB|out[16]~18_combout  & ((!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout ) # (!\myprocessor|lw_0|out[16]~38_combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[16]~18_combout ),
	.datab(\myprocessor|lw_0|out[16]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[16]~170 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[16]~170_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[14]~15_combout )))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select4|out[16]~18_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[16]~18_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[14]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[16]~170_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[16]~170 .lut_mask = 16'h5C0C;
defparam \myprocessor|select_multdiv_mux|out[16]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[16]~171 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[16]~171_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|select_multdiv_mux|out[16]~170_combout )))) # (!\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & (((\myprocessor|select_multdiv_mux|out[1]~52_combout  & \myprocessor|select_multdiv_mux|out[16]~170_combout ))))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datab(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[16]~170_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[16]~171_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[16]~171 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[16]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[16]~172 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[16]~172_combout  = (\myprocessor|select_multdiv_mux|out[16]~171_combout ) # ((\myprocessor|select_multdiv_mux|out[16]~308_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # 
// (\myprocessor|select_data_opB|out[16]~22_combout ))) # (!\myprocessor|select_multdiv_mux|out[16]~308_combout  & (\myprocessor|my_alu|data_result[0]~2_combout  & \myprocessor|select_data_opB|out[16]~22_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[16]~308_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datac(\myprocessor|select_data_opB|out[16]~22_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[16]~171_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[16]~172_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[16]~172 .lut_mask = 16'hFFE8;
defparam \myprocessor|select_multdiv_mux|out[16]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[17]~25 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[17]~25_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|DX_ir|loop[11].a_dffe~q )))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|DX_ir|loop[11].a_dffe~q ))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[17]~25 .lut_mask = 16'hE2AA;
defparam \myprocessor|my_alu|right_shifter|select2|out[17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[19]~24 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[19]~24_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[31]~3_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[23]~52_combout )))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[23]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[19]~24 .lut_mask = 16'hD080;
defparam \myprocessor|my_alu|right_shifter|select4|out[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[19]~25 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[19]~25_combout  = (\myprocessor|my_alu|right_shifter|select4|out[19]~24_combout ) # ((!\myprocessor|DX_ir|loop[9].a_dffe~q  & \myprocessor|my_alu|right_shifter|select4|out[15]~13_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[19]~24_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[15]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[19]~25 .lut_mask = 16'hCFCC;
defparam \myprocessor|my_alu|right_shifter|select4|out[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[17]~18 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[17]~18_combout  = (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[25]~58_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// ((\myprocessor|lw_0|out[17]~40_combout )))))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[25]~58_combout ),
	.datad(\myprocessor|lw_0|out[17]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[17]~18 .lut_mask = 16'h5140;
defparam \myprocessor|my_alu|right_shifter|select4|out[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[21]~37 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (((\myprocessor|DX_ir|loop[10].a_dffe~q )))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|DX_ir|loop[10].a_dffe~q ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|DX_ir|loop[11].a_dffe~q ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[21]~37 .lut_mask = 16'hF0E2;
defparam \myprocessor|my_alu|right_shifter|select2|out[21]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[22]~38 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[22]~38_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[28]~62_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|lw_0|out[24]~50_combout ))))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[24]~50_combout ),
	.datad(\myprocessor|lw_0|out[28]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[22]~38 .lut_mask = 16'h3210;
defparam \myprocessor|my_alu|right_shifter|select2|out[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select16|out[16]~3 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select16|out[16]~3_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~2_combout ) # (\myprocessor|lw_0|out[31]~65_combout )))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[31]~2_combout ),
	.datac(\myprocessor|lw_0|out[31]~65_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select16|out[16]~3 .lut_mask = 16'hFC00;
defparam \myprocessor|my_alu|right_shifter|select16|out[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[22]~39 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[22]~39_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select2|out[22]~38_combout ) # (\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout )))) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select4|out[22]~31_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[22]~31_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[22]~38_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[22]~39 .lut_mask = 16'hFACA;
defparam \myprocessor|my_alu|right_shifter|select2|out[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~211 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~211_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  & (\myprocessor|lw_0|out[31]~3_combout )) # 
// (!\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[22]~39_combout )))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[22]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~211 .lut_mask = 16'hA280;
defparam \myprocessor|select_multdiv_mux|out[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[21]~35 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[21]~35_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[27]~56_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|lw_0|out[23]~52_combout )))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[27]~56_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[23]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[21]~35 .lut_mask = 16'h4540;
defparam \myprocessor|my_alu|right_shifter|select2|out[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[21]~28 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[21]~28_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~2_combout ) # ((\myprocessor|lw_0|out[31]~65_combout )))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (((\myprocessor|lw_0|out[25]~58_combout ))))

	.dataa(\myprocessor|lw_0|out[31]~2_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[25]~58_combout ),
	.datad(\myprocessor|lw_0|out[31]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[21]~28 .lut_mask = 16'hFCB8;
defparam \myprocessor|my_alu|right_shifter|select4|out[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[21]~29 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[21]~29_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[21]~28_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|right_shifter|select4|out[17]~19_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[17]~19_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[21]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[21]~29 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|right_shifter|select4|out[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[21]~36 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[21]~36_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[21]~35_combout )))) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select4|out[21]~29_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[21]~35_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[21]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[21]~36 .lut_mask = 16'hFDA8;
defparam \myprocessor|my_alu|right_shifter|select2|out[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[21]~40 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[21]~40_combout  = (\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  & 
// (\myprocessor|my_alu|right_shifter|select2|out[21]~36_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[21]~36_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[21]~40 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|right_shifter|select2|out[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N25
dffeas \myprocessor|MW_op_result|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[21].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[19]~35 (
// Equation(s):
// \myprocessor|choose_readB_data|out[19]~35_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[19]~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datad(\myprocessor|select_write_data_1|out[19]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[19]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[19]~35 .lut_mask = 16'hF000;
defparam \myprocessor|choose_readB_data|out[19]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \myprocessor|DX_readB|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[19]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \myprocessor|lw_1|out[19]~38 (
// Equation(s):
// \myprocessor|lw_1|out[19]~38_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[19].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[19].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[19].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|DX_readB|loop[19].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[19]~38 .lut_mask = 16'h2230;
defparam \myprocessor|lw_1|out[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \myprocessor|lw_1|out[19]~39 (
// Equation(s):
// \myprocessor|lw_1|out[19]~39_combout  = (\myprocessor|lw_1|out[19]~38_combout ) # ((!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[19]~47_combout )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|select_write_data_1|out[19]~47_combout ),
	.datad(\myprocessor|lw_1|out[19]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[19]~39 .lut_mask = 16'hFF40;
defparam \myprocessor|lw_1|out[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \myprocessor|select_data_opB|out[19]~25 (
// Equation(s):
// \myprocessor|select_data_opB|out[19]~25_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[19]~39_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[19]~39_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[19]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[19]~25 .lut_mask = 16'hEF40;
defparam \myprocessor|select_data_opB|out[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \myprocessor|select_data_opB|out[20]~24 (
// Equation(s):
// \myprocessor|select_data_opB|out[20]~24_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|lw_1|out[20]~41_combout )) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|DX_ir|loop[16].a_dffe~q ))))) # (!\myprocessor|select_imm_or~0_combout  & (\myprocessor|lw_1|out[20]~41_combout ))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|lw_1|out[20]~41_combout ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[20]~24 .lut_mask = 16'hCEC4;
defparam \myprocessor|select_data_opB|out[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \myprocessor|MW_op_result|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[18].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \myprocessor|XM_readB|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[18]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N29
dffeas \myprocessor|XM_readB|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[19]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[19].a_dffe~q ,\myprocessor|XM_readB|loop[18].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[18].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[18].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[18].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[18].a_dffe~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|MW_data_out|loop[18].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N25
dffeas \myprocessor|MW_data_out|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[18].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[18]~46 (
// Equation(s):
// \myprocessor|select_write_data_1|out[18]~46_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[18].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[18].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[18].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[18].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[18].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[18]~46 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[18]~34 (
// Equation(s):
// \myprocessor|choose_readB_data|out[18]~34_combout  = (\myprocessor|select_write_data_1|out[18]~46_combout  & \myprocessor|choose_readB_data|out[17]~48_combout )

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[18]~46_combout ),
	.datac(gnd),
	.datad(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[18]~34 .lut_mask = 16'hCC00;
defparam \myprocessor|choose_readB_data|out[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \myprocessor|DX_readB|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[18]~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \myprocessor|lw_1|out[18]~36 (
// Equation(s):
// \myprocessor|lw_1|out[18]~36_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[18].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[18].a_dffe~q ))))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|DX_readB|loop[18].a_dffe~q ),
	.datac(\myprocessor|XM_op_result|loop[18].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[18]~36 .lut_mask = 16'h5044;
defparam \myprocessor|lw_1|out[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \myprocessor|lw_1|out[18]~37 (
// Equation(s):
// \myprocessor|lw_1|out[18]~37_combout  = (\myprocessor|lw_1|out[18]~36_combout ) # ((\myprocessor|and_3~10_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[18]~46_combout )))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|lw_1|out[18]~36_combout ),
	.datad(\myprocessor|select_write_data_1|out[18]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[18]~37 .lut_mask = 16'hF2F0;
defparam \myprocessor|lw_1|out[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \myprocessor|select_data_opB|out[18]~20 (
// Equation(s):
// \myprocessor|select_data_opB|out[18]~20_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[18]~37_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[18]~37_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[18]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[18]~20 .lut_mask = 16'hFD08;
defparam \myprocessor|select_data_opB|out[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout  = (!\myprocessor|select_data_opB|out[17]~21_combout  & (!\myprocessor|select_data_opB|out[18]~20_combout  & (!\myprocessor|select_data_opB|out[16]~22_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout )))

	.dataa(\myprocessor|select_data_opB|out[17]~21_combout ),
	.datab(\myprocessor|select_data_opB|out[18]~20_combout ),
	.datac(\myprocessor|select_data_opB|out[16]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor~combout  = \myprocessor|select_data_opB|out[21]~23_combout  $ (((!\myprocessor|select_data_opB|out[19]~25_combout  & (!\myprocessor|select_data_opB|out[20]~24_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ))))

	.dataa(\myprocessor|select_data_opB|out[19]~25_combout ),
	.datab(\myprocessor|select_data_opB|out[21]~23_combout ),
	.datac(\myprocessor|select_data_opB|out[20]~24_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor .lut_mask = 16'hC9CC;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[21]~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[21]~23_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[21]~23_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[21]~1 .lut_mask = 16'h0CFC;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[22]~38 (
// Equation(s):
// \myprocessor|choose_readB_data|out[22]~38_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[22]~50_combout )

	.dataa(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[22]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[22]~38 .lut_mask = 16'hA0A0;
defparam \myprocessor|choose_readB_data|out[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N19
dffeas \myprocessor|DX_readB|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[22]~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \myprocessor|lw_1|out[22]~44 (
// Equation(s):
// \myprocessor|lw_1|out[22]~44_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[22].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[22].a_dffe~q )))))

	.dataa(\myprocessor|and_1~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[22].a_dffe~q ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|DX_readB|loop[22].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[22]~44 .lut_mask = 16'h0D08;
defparam \myprocessor|lw_1|out[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \myprocessor|lw_1|out[22]~45 (
// Equation(s):
// \myprocessor|lw_1|out[22]~45_combout  = (\myprocessor|lw_1|out[22]~44_combout ) # ((!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[22]~50_combout )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|select_write_data_1|out[22]~50_combout ),
	.datad(\myprocessor|lw_1|out[22]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[22]~45 .lut_mask = 16'hFF40;
defparam \myprocessor|lw_1|out[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \myprocessor|select_data_opB|out[22]~3 (
// Equation(s):
// \myprocessor|select_data_opB|out[22]~3_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[22]~45_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[22]~45_combout ))))

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|select_imm_or~0_combout ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[22]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[22]~3 .lut_mask = 16'hFB08;
defparam \myprocessor|select_data_opB|out[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout  = (!\myprocessor|select_data_opB|out[19]~25_combout  & (!\myprocessor|select_data_opB|out[21]~23_combout  & (!\myprocessor|select_data_opB|out[20]~24_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout )))

	.dataa(\myprocessor|select_data_opB|out[19]~25_combout ),
	.datab(\myprocessor|select_data_opB|out[21]~23_combout ),
	.datac(\myprocessor|select_data_opB|out[20]~24_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[22]~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  = \myprocessor|select_data_opB|out[22]~3_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[22]~3_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[22]~3 .lut_mask = 16'hCC3C;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[22].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[22].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[21].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[21].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \myprocessor|MW_op_result|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[20].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \myprocessor|XM_readB|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[21]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[21].a_dffe~q ,\myprocessor|XM_readB|loop[20].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[20].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[20].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[20].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[20].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[20].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \myprocessor|MW_data_out|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[20].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[20]~48 (
// Equation(s):
// \myprocessor|select_write_data_1|out[20]~48_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[20].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[20].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[20].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[20].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[20].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[20]~48 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[20]~38 (
// Equation(s):
// \myprocessor|choose_readA_data|out[20]~38_combout  = (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & \myprocessor|select_write_data_1|out[20]~48_combout )))

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datad(\myprocessor|select_write_data_1|out[20]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[20]~38 .lut_mask = 16'h0200;
defparam \myprocessor|choose_readA_data|out[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \myprocessor|DX_readA|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[20]~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \myprocessor|lw_0|out[20]~41 (
// Equation(s):
// \myprocessor|lw_0|out[20]~41_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|and_0~0_combout  & (\myprocessor|XM_op_result|loop[20].a_dffe~q )) # (!\myprocessor|and_0~0_combout  & ((\myprocessor|DX_readA|loop[20].a_dffe~q 
// ))))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (((\myprocessor|DX_readA|loop[20].a_dffe~q ))))

	.dataa(\myprocessor|XM_op_result|loop[20].a_dffe~q ),
	.datab(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datac(\myprocessor|and_0~0_combout ),
	.datad(\myprocessor|DX_readA|loop[20].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[20]~41 .lut_mask = 16'hBF80;
defparam \myprocessor|lw_0|out[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \myprocessor|lw_0|out[20]~42 (
// Equation(s):
// \myprocessor|lw_0|out[20]~42_combout  = (\myprocessor|and_2~3_combout  & (!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|select_write_data_1|out[20]~48_combout ))) # (!\myprocessor|and_2~3_combout  & (((\myprocessor|lw_0|out[20]~41_combout ))))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|select_write_data_1|out[20]~48_combout ),
	.datad(\myprocessor|lw_0|out[20]~41_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[20]~42 .lut_mask = 16'h7520;
defparam \myprocessor|lw_0|out[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~302 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~302_combout  = (\myprocessor|my_alu|data_result[0]~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & ((\myprocessor|select_data_opB|out[20]~24_combout ) # (\myprocessor|lw_0|out[20]~42_combout ))))

	.dataa(\myprocessor|select_data_opB|out[20]~24_combout ),
	.datab(\myprocessor|lw_0|out[20]~42_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datad(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~302_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~302 .lut_mask = 16'hE000;
defparam \myprocessor|select_multdiv_mux|out[20]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~206 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~206_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  & ((\myprocessor|lw_0|out[31]~3_combout ))) # 
// (!\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  & (\myprocessor|my_alu|right_shifter|select2|out[21]~36_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[21]~36_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~206_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~206 .lut_mask = 16'hA088;
defparam \myprocessor|select_multdiv_mux|out[20]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~207 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~207_combout  = (\myprocessor|select_multdiv_mux|out[20]~302_combout ) # ((\myprocessor|select_multdiv_mux|out[20]~206_combout ) # ((\myprocessor|select_multdiv_mux|out[20]~189_combout  & 
// \myprocessor|DX_ir|loop[8].a_dffe~q )))

	.dataa(\myprocessor|select_multdiv_mux|out[20]~189_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[20]~302_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|select_multdiv_mux|out[20]~206_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~207_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~207 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[20]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select16|out[20]~0 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select16|out[20]~0_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[4]~15_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[20]~42_combout )))

	.dataa(\myprocessor|lw_0|out[4]~15_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[20]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select16|out[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select16|out[20]~0 .lut_mask = 16'hB8B8;
defparam \myprocessor|my_alu|left_shifter|select16|out[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[24]~22 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[24]~22_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[12]~26_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select16|out[20]~0_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[12]~26_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select16|out[20]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[24]~22 .lut_mask = 16'h7340;
defparam \myprocessor|my_alu|left_shifter|select4|out[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[20]~23 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[20]~23_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select8|out[16]~2_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[24]~22_combout ))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[24]~22_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[16]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[20]~23 .lut_mask = 16'hE4E4;
defparam \myprocessor|my_alu|left_shifter|select4|out[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[27]~7 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[27]~7_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[3]~9_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[19]~44_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[19]~44_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[3]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[27]~7 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|left_shifter|select8|out[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[19]~8 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[19]~8_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[11]~28_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select8|out[27]~7_combout ))))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[11]~28_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[27]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[19]~8 .lut_mask = 16'h7520;
defparam \myprocessor|my_alu|left_shifter|select8|out[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[19]~21 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[19]~21_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[15]~16_combout  & ((!\myprocessor|DX_ir|loop[11].a_dffe~q )))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select8|out[19]~8_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[15]~16_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select8|out[19]~8_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[19]~21 .lut_mask = 16'h0CAC;
defparam \myprocessor|my_alu|left_shifter|select4|out[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~203 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~203_combout  = (\myprocessor|my_alu|left_shifter|select4|out[20]~23_combout  & ((\myprocessor|select_multdiv_mux|out[1]~52_combout ) # ((\myprocessor|my_alu|left_shifter|select4|out[19]~21_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~58_combout )))) # (!\myprocessor|my_alu|left_shifter|select4|out[20]~23_combout  & (((\myprocessor|my_alu|left_shifter|select4|out[19]~21_combout  & \myprocessor|select_multdiv_mux|out[1]~58_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[20]~23_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[19]~21_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~203 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[20]~22 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[20]~22_combout  = \myprocessor|select_data_opB|out[20]~24_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[19]~25_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout )))))

	.dataa(\myprocessor|select_data_opB|out[20]~24_combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|select_data_opB|out[19]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[20]~22 .lut_mask = 16'h5A9A;
defparam \myprocessor|my_alu|choose_operandB|out[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[19]~21 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[19]~21_combout  = \myprocessor|select_data_opB|out[19]~25_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout )))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|select_data_opB|out[19]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[19]~21 .lut_mask = 16'hDD22;
defparam \myprocessor|my_alu|choose_operandB|out[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout  = \myprocessor|select_data_opB|out[18]~20_combout  $ (((!\myprocessor|select_data_opB|out[16]~22_combout  & 
// (\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout  & !\myprocessor|select_data_opB|out[17]~21_combout ))))

	.dataa(\myprocessor|select_data_opB|out[18]~20_combout ),
	.datab(\myprocessor|select_data_opB|out[16]~22_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ),
	.datad(\myprocessor|select_data_opB|out[17]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor .lut_mask = 16'hAA9A;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[18]~20 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[18]~20_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ))) # 
// (!\myprocessor|my_alu|decoder|decoder0|and1~combout  & (\myprocessor|select_data_opB|out[18]~20_combout ))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[18]~20_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[18]~20 .lut_mask = 16'h50FA;
defparam \myprocessor|my_alu|choose_operandB|out[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[17]~19 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[17]~19_combout  = \myprocessor|select_data_opB|out[17]~21_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[16]~22_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout )))))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datab(\myprocessor|select_data_opB|out[16]~22_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ),
	.datad(\myprocessor|select_data_opB|out[17]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[17]~19 .lut_mask = 16'h758A;
defparam \myprocessor|my_alu|choose_operandB|out[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4_combout  = ((\myprocessor|my_alu|choose_operandB|out[17]~19_combout  $ (\myprocessor|lw_0|out[17]~40_combout  $ (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5  = CARRY((\myprocessor|my_alu|choose_operandB|out[17]~19_combout  & ((\myprocessor|lw_0|out[17]~40_combout ) # (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~3 ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[17]~19_combout  & (\myprocessor|lw_0|out[17]~40_combout  & !\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_alu|choose_operandB|out[17]~19_combout ),
	.datab(\myprocessor|lw_0|out[17]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4_combout ),
	.cout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6_combout  = (\myprocessor|my_alu|choose_operandB|out[18]~20_combout  & ((\myprocessor|lw_0|out[18]~36_combout  & (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5  & VCC)) # 
// (!\myprocessor|lw_0|out[18]~36_combout  & (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5 )))) # (!\myprocessor|my_alu|choose_operandB|out[18]~20_combout  & ((\myprocessor|lw_0|out[18]~36_combout  & 
// (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5 )) # (!\myprocessor|lw_0|out[18]~36_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~7  = CARRY((\myprocessor|my_alu|choose_operandB|out[18]~20_combout  & (!\myprocessor|lw_0|out[18]~36_combout  & !\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_alu|choose_operandB|out[18]~20_combout  & ((!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5 ) # (!\myprocessor|lw_0|out[18]~36_combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[18]~20_combout ),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~5 ),
	.combout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6_combout ),
	.cout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8_combout  = ((\myprocessor|my_alu|choose_operandB|out[19]~21_combout  $ (\myprocessor|lw_0|out[19]~44_combout  $ (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~7 )))) # (GND)
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9  = CARRY((\myprocessor|my_alu|choose_operandB|out[19]~21_combout  & ((\myprocessor|lw_0|out[19]~44_combout ) # (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~7 ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[19]~21_combout  & (\myprocessor|lw_0|out[19]~44_combout  & !\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~7 )))

	.dataa(\myprocessor|my_alu|choose_operandB|out[19]~21_combout ),
	.datab(\myprocessor|lw_0|out[19]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~7 ),
	.combout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10_combout  = (\myprocessor|my_alu|choose_operandB|out[20]~22_combout  & ((\myprocessor|lw_0|out[20]~42_combout  & (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9  & VCC)) # 
// (!\myprocessor|lw_0|out[20]~42_combout  & (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9 )))) # (!\myprocessor|my_alu|choose_operandB|out[20]~22_combout  & ((\myprocessor|lw_0|out[20]~42_combout  & 
// (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9 )) # (!\myprocessor|lw_0|out[20]~42_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~11  = CARRY((\myprocessor|my_alu|choose_operandB|out[20]~22_combout  & (!\myprocessor|lw_0|out[20]~42_combout  & !\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9 )) # 
// (!\myprocessor|my_alu|choose_operandB|out[20]~22_combout  & ((!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9 ) # (!\myprocessor|lw_0|out[20]~42_combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[20]~22_combout ),
	.datab(\myprocessor|lw_0|out[20]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10_combout ),
	.cout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~204 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~204_combout  = (\myprocessor|select_multdiv_mux|out[22]~203_combout  & (((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q ))) # (!\myprocessor|select_multdiv_mux|out[22]~203_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[22]~203_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~204_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~204 .lut_mask = 16'hCE0A;
defparam \myprocessor|select_multdiv_mux|out[20]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~205 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~205_combout  = (\myprocessor|select_multdiv_mux|out[20]~204_combout ) # ((\myprocessor|select_data_opB|out[20]~24_combout  & (\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[20]~42_combout )))

	.dataa(\myprocessor|select_data_opB|out[20]~24_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datac(\myprocessor|lw_0|out[20]~42_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[20]~204_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~205_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~205 .lut_mask = 16'hFF80;
defparam \myprocessor|select_multdiv_mux|out[20]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~208 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~208_combout  = (\myprocessor|select_multdiv_mux|out[20]~207_combout ) # ((\myprocessor|select_multdiv_mux|out[20]~205_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[20]~34_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[20]~207_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[20]~34_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[20]~205_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~208_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~208 .lut_mask = 16'hFEFA;
defparam \myprocessor|select_multdiv_mux|out[20]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~209 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~209_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24_combout ) # ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))) # 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[20]~208_combout  & !\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[20]~208_combout ),
	.datad(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~209_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~209 .lut_mask = 16'hAAD8;
defparam \myprocessor|select_multdiv_mux|out[20]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout 
// )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout  & 
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2_combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8 .lut_mask = 16'h1100;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7_combout  & 
// (\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout  & !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0 .lut_mask = 16'h0050;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1 .lut_mask = 16'h0300;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[20]~210 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[20]~210_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout  $ (((!\myprocessor|select_multdiv_mux|out[20]~209_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[20]~209_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[20]~209_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[20]~210_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[20]~210 .lut_mask = 16'hEA26;
defparam \myprocessor|select_multdiv_mux|out[20]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \myprocessor|XM_op_result|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[20]~210_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[20]~36 (
// Equation(s):
// \myprocessor|choose_readB_data|out[20]~36_combout  = (\myprocessor|select_write_data_1|out[20]~48_combout  & \myprocessor|choose_readB_data|out[17]~48_combout )

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[20]~48_combout ),
	.datac(gnd),
	.datad(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[20]~36 .lut_mask = 16'hCC00;
defparam \myprocessor|choose_readB_data|out[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \myprocessor|DX_readB|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[20]~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \myprocessor|lw_1|out[20]~40 (
// Equation(s):
// \myprocessor|lw_1|out[20]~40_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[20].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[20].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[20].a_dffe~q ),
	.datab(\myprocessor|and_1~0_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|DX_readB|loop[20].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[20]~40 .lut_mask = 16'h0B08;
defparam \myprocessor|lw_1|out[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \myprocessor|lw_1|out[20]~41 (
// Equation(s):
// \myprocessor|lw_1|out[20]~41_combout  = (\myprocessor|lw_1|out[20]~40_combout ) # ((\myprocessor|and_3~10_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[20]~48_combout )))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|lw_1|out[20]~40_combout ),
	.datad(\myprocessor|select_write_data_1|out[20]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[20]~41 .lut_mask = 16'hF2F0;
defparam \myprocessor|lw_1|out[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \myprocessor|XM_readB|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[20]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[21].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[21].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[21].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[21].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[21].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \myprocessor|MW_data_out|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[21].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[21]~49 (
// Equation(s):
// \myprocessor|select_write_data_1|out[21]~49_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[21].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[21].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[21].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[21].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[21].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[21]~49 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[21]~37 (
// Equation(s):
// \myprocessor|choose_readB_data|out[21]~37_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[21]~49_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datad(\myprocessor|select_write_data_1|out[21]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[21]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[21]~37 .lut_mask = 16'hF000;
defparam \myprocessor|choose_readB_data|out[21]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N15
dffeas \myprocessor|DX_readB|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[21]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \myprocessor|lw_1|out[21]~42 (
// Equation(s):
// \myprocessor|lw_1|out[21]~42_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[21].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[21].a_dffe~q )))))

	.dataa(\myprocessor|and_1~0_combout ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|XM_op_result|loop[21].a_dffe~q ),
	.datad(\myprocessor|DX_readB|loop[21].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[21]~42 .lut_mask = 16'h3120;
defparam \myprocessor|lw_1|out[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \myprocessor|lw_1|out[21]~43 (
// Equation(s):
// \myprocessor|lw_1|out[21]~43_combout  = (\myprocessor|lw_1|out[21]~42_combout ) # ((!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[21]~49_combout )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|lw_1|out[21]~42_combout ),
	.datad(\myprocessor|select_write_data_1|out[21]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[21]~43 .lut_mask = 16'hF4F0;
defparam \myprocessor|lw_1|out[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \myprocessor|select_data_opB|out[21]~23 (
// Equation(s):
// \myprocessor|select_data_opB|out[21]~23_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[21]~43_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[21]~43_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[21]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[21]~23 .lut_mask = 16'hEF40;
defparam \myprocessor|select_data_opB|out[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~303 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~303_combout  = (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & (\myprocessor|my_alu|data_result[0]~0_combout  & ((\myprocessor|select_data_opB|out[21]~23_combout ) # (\myprocessor|lw_0|out[21]~46_combout ))))

	.dataa(\myprocessor|select_data_opB|out[21]~23_combout ),
	.datab(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datad(\myprocessor|lw_0|out[21]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~303_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~303 .lut_mask = 16'hC080;
defparam \myprocessor|select_multdiv_mux|out[21]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~196 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~196_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select4|out[18]~20_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select4|out[19]~21_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (\myprocessor|select_multdiv_mux|out[1]~52_combout  & (\myprocessor|my_alu|left_shifter|select4|out[19]~21_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[19]~21_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~196_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~196 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[21]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~212 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~212_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select4|out[20]~23_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select4|out[21]~25_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[20]~23_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~212 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[21]~23 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[21]~23_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor~combout ))) # 
// (!\myprocessor|my_alu|decoder|decoder0|and1~combout  & (\myprocessor|select_data_opB|out[21]~23_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[21]~23_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[21]~23 .lut_mask = 16'h0CFC;
defparam \myprocessor|my_alu|choose_operandB|out[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12_combout  = ((\myprocessor|my_alu|choose_operandB|out[21]~23_combout  $ (\myprocessor|lw_0|out[21]~46_combout  $ (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~11 )))) # (GND)
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13  = CARRY((\myprocessor|my_alu|choose_operandB|out[21]~23_combout  & ((\myprocessor|lw_0|out[21]~46_combout ) # (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~11 ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[21]~23_combout  & (\myprocessor|lw_0|out[21]~46_combout  & !\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~11 )))

	.dataa(\myprocessor|my_alu|choose_operandB|out[21]~23_combout ),
	.datab(\myprocessor|lw_0|out[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~11 ),
	.combout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12_combout ),
	.cout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~213 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~213_combout  = (\myprocessor|select_multdiv_mux|out[21]~212_combout  & (((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q ))) # (!\myprocessor|select_multdiv_mux|out[21]~212_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[21]~212_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~213 .lut_mask = 16'hCE0A;
defparam \myprocessor|select_multdiv_mux|out[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~214 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~214_combout  = (\myprocessor|select_multdiv_mux|out[21]~213_combout ) # ((\myprocessor|select_data_opB|out[21]~23_combout  & (\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[21]~46_combout )))

	.dataa(\myprocessor|select_data_opB|out[21]~23_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[21]~213_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datad(\myprocessor|lw_0|out[21]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~214 .lut_mask = 16'hECCC;
defparam \myprocessor|select_multdiv_mux|out[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~215 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~215_combout  = (\myprocessor|select_multdiv_mux|out[21]~303_combout ) # ((\myprocessor|select_multdiv_mux|out[21]~214_combout ) # ((\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// \myprocessor|select_multdiv_mux|out[21]~196_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[21]~303_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|select_multdiv_mux|out[21]~196_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[21]~214_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~215 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~216 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~216_combout  = (\myprocessor|select_multdiv_mux|out[21]~211_combout ) # ((\myprocessor|select_multdiv_mux|out[21]~215_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[21]~40_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[21]~211_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[21]~40_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[21]~215_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~216 .lut_mask = 16'hFEFA;
defparam \myprocessor|select_multdiv_mux|out[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout  $ 
// (((\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout  & !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder5|my_xor .lut_mask = 16'hF03C;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~217 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~217_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder5|my_xor~combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[21]~216_combout  & 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[21]~216_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~217 .lut_mask = 16'hA4AE;
defparam \myprocessor|select_multdiv_mux|out[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[21]~218 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[21]~218_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[21]~217_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout )) # 
// (!\myprocessor|select_multdiv_mux|out[21]~217_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|select_multdiv_mux|out[21]~217_combout ))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[21]~217_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[22]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[21]~218 .lut_mask = 16'hE6C4;
defparam \myprocessor|select_multdiv_mux|out[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N29
dffeas \myprocessor|XM_op_result|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[21]~218_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[21]~40 (
// Equation(s):
// \myprocessor|choose_readA_data|out[21]~40_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & (\myprocessor|select_write_data_1|out[21]~49_combout  & (\myprocessor|writereadA_and~5_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|select_write_data_1|out[21]~49_combout ),
	.datac(\myprocessor|writereadA_and~5_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[21]~40 .lut_mask = 16'h0040;
defparam \myprocessor|choose_readA_data|out[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N1
dffeas \myprocessor|DX_readA|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[21]~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \myprocessor|lw_0|out[21]~45 (
// Equation(s):
// \myprocessor|lw_0|out[21]~45_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & (\myprocessor|XM_op_result|loop[21].a_dffe~q )) # (!\myprocessor|and_0~1_combout  & ((\myprocessor|DX_readA|loop[21].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[21].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[21].a_dffe~q ),
	.datac(\myprocessor|and_0~1_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[21]~45 .lut_mask = 16'h00AC;
defparam \myprocessor|lw_0|out[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \myprocessor|lw_0|out[21]~46 (
// Equation(s):
// \myprocessor|lw_0|out[21]~46_combout  = (\myprocessor|lw_0|out[21]~45_combout ) # ((\myprocessor|select_write_data_1|out[21]~49_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|and_2~3_combout )))

	.dataa(\myprocessor|lw_0|out[21]~45_combout ),
	.datab(\myprocessor|select_write_data_1|out[21]~49_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[21]~46 .lut_mask = 16'hAEAA;
defparam \myprocessor|lw_0|out[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[17]~19 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[17]~19_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[29]~64_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[21]~46_combout )))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[29]~64_combout ),
	.datad(\myprocessor|lw_0|out[21]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[17]~19 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|right_shifter|select4|out[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[17]~20 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[17]~20_combout  = (\myprocessor|my_alu|right_shifter|select4|out[17]~18_combout ) # ((\myprocessor|DX_ir|loop[9].a_dffe~q  & \myprocessor|my_alu|right_shifter|select4|out[17]~19_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[17]~18_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[17]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[17]~20 .lut_mask = 16'hFCCC;
defparam \myprocessor|my_alu|right_shifter|select4|out[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[17]~26 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[17]~26_combout  = (!\myprocessor|my_alu|right_shifter|select2|out[17]~25_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select4|out[19]~25_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[17]~20_combout )))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[19]~25_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[17]~25_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[17]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[17]~26 .lut_mask = 16'h2320;
defparam \myprocessor|my_alu|right_shifter|select2|out[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[17]~27 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[17]~27_combout  = (\myprocessor|my_alu|right_shifter|select2|out[17]~26_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[17]~25_combout  & \myprocessor|lw_0|out[31]~3_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[17]~25_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[17]~26_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[17]~27 .lut_mask = 16'hECEC;
defparam \myprocessor|my_alu|right_shifter|select2|out[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[16]~15 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[16]~15_combout  = (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[24]~50_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// ((\myprocessor|lw_0|out[16]~38_combout )))))

	.dataa(\myprocessor|lw_0|out[24]~50_combout ),
	.datab(\myprocessor|lw_0|out[16]~38_combout ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[16]~15 .lut_mask = 16'h00AC;
defparam \myprocessor|my_alu|right_shifter|select4|out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[16]~16 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[16]~16_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[28]~62_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[20]~42_combout ))

	.dataa(\myprocessor|lw_0|out[20]~42_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[28]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[16]~16 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|right_shifter|select4|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[16]~17 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[16]~17_combout  = (\myprocessor|my_alu|right_shifter|select4|out[16]~15_combout ) # ((\myprocessor|DX_ir|loop[9].a_dffe~q  & \myprocessor|my_alu|right_shifter|select4|out[16]~16_combout ))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|right_shifter|select4|out[16]~15_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[16]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[16]~17 .lut_mask = 16'hFAF0;
defparam \myprocessor|my_alu|right_shifter|select4|out[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[18]~21 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[18]~21_combout  = (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[26]~54_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (\myprocessor|lw_0|out[18]~36_combout ))))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(\myprocessor|lw_0|out[26]~54_combout ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[18]~21 .lut_mask = 16'h5044;
defparam \myprocessor|my_alu|right_shifter|select4|out[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[18]~23 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[18]~23_combout  = (\myprocessor|my_alu|right_shifter|select4|out[18]~21_combout ) # ((\myprocessor|my_alu|right_shifter|select4|out[18]~22_combout  & \myprocessor|DX_ir|loop[9].a_dffe~q ))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[18]~22_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[18]~23 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_alu|right_shifter|select4|out[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[16]~24 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[16]~24_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[18]~23_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  
// & (\myprocessor|my_alu|right_shifter|select4|out[16]~17_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[16]~17_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[18]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[16]~24 .lut_mask = 16'h5404;
defparam \myprocessor|my_alu|right_shifter|select2|out[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[16]~59 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[16]~59_combout  = (\myprocessor|my_alu|right_shifter|select2|out[16]~24_combout ) # ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~2_combout ) # (\myprocessor|lw_0|out[31]~65_combout 
// ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[31]~2_combout ),
	.datac(\myprocessor|lw_0|out[31]~65_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[16]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[16]~59 .lut_mask = 16'hFFA8;
defparam \myprocessor|my_alu|right_shifter|select2|out[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[16]~169 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[16]~169_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[17]~27_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[16]~59_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (((\myprocessor|my_alu|right_shifter|select2|out[16]~59_combout  & \myprocessor|select_multdiv_mux|out[1]~55_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[17]~27_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[16]~59_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[16]~169_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[16]~169 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[16]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[16]~173 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[16]~173_combout  = (\myprocessor|select_multdiv_mux|out[16]~172_combout ) # ((\myprocessor|select_multdiv_mux|out[16]~169_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~58_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[15]~23_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[15]~23_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[16]~172_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[16]~169_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[16]~173_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[16]~173 .lut_mask = 16'hFFF8;
defparam \myprocessor|select_multdiv_mux|out[16]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[17]~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout  = \myprocessor|select_data_opB|out[17]~21_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[16]~22_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|select_data_opB|out[16]~22_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ),
	.datad(\myprocessor|select_data_opB|out[17]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[17]~7 .lut_mask = 16'h758A;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[20]~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout  = \myprocessor|select_data_opB|out[20]~24_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[19]~25_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout )))))

	.dataa(\myprocessor|select_data_opB|out[19]~25_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|select_data_opB|out[20]~24_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[20]~4 .lut_mask = 16'h783C;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[21]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[20].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[20].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N23
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[19]~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout  = \myprocessor|select_data_opB|out[19]~25_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout )))

	.dataa(\myprocessor|select_data_opB|out[19]~25_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[19]~5 .lut_mask = 16'hAA66;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[19]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[19].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[19].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22 .lut_mask = 16'hB8B8;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N19
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[18]~29 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[18]~20_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|select_data_opB|out[18]~20_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[18]~29 .lut_mask = 16'h30FC;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[18].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[18].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N1
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[17].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[17].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20 .lut_mask = 16'hE2E2;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[16]~174 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[16]~174_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ) # (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20_combout )))) # 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|select_multdiv_mux|out[16]~173_combout  & (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[16]~173_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[16]~174_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[16]~174 .lut_mask = 16'hAEA4;
defparam \myprocessor|select_multdiv_mux|out[16]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[16]~175 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[16]~175_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout  $ (((!\myprocessor|select_multdiv_mux|out[16]~174_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[16]~174_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[16]~174_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[16]~175_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[16]~175 .lut_mask = 16'hEA26;
defparam \myprocessor|select_multdiv_mux|out[16]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \myprocessor|XM_op_result|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[16]~175_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \myprocessor|lw_0|out[16]~37 (
// Equation(s):
// \myprocessor|lw_0|out[16]~37_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & ((\myprocessor|XM_op_result|loop[16].a_dffe~q ))) # (!\myprocessor|and_0~1_combout  & (\myprocessor|DX_readA|loop[16].a_dffe~q ))))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|DX_readA|loop[16].a_dffe~q ),
	.datac(\myprocessor|and_0~1_combout ),
	.datad(\myprocessor|XM_op_result|loop[16].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[16]~37 .lut_mask = 16'h5404;
defparam \myprocessor|lw_0|out[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \myprocessor|lw_0|out[16]~38 (
// Equation(s):
// \myprocessor|lw_0|out[16]~38_combout  = (\myprocessor|lw_0|out[16]~37_combout ) # ((\myprocessor|and_2~3_combout  & \myprocessor|select_write_data_1|out[16]~44_combout ))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|select_write_data_1|out[16]~44_combout ),
	.datac(\myprocessor|lw_0|out[16]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[16]~38 .lut_mask = 16'hF8F8;
defparam \myprocessor|lw_0|out[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[24]~1 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[24]~1_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[0]~5_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[16]~38_combout ))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[16]~38_combout ),
	.datad(\myprocessor|lw_0|out[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[24]~1 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|left_shifter|select8|out[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[16]~2 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[16]~2_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[8]~19_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select8|out[24]~1_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[8]~19_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[24]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[16]~2 .lut_mask = 16'h7340;
defparam \myprocessor|my_alu|left_shifter|select8|out[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[12]~10 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[12]~10_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[4]~15_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[12]~26_combout )))

	.dataa(\myprocessor|lw_0|out[4]~15_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[12]~26_combout ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[12]~10 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_alu|left_shifter|select4|out[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[16]~18 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[16]~18_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|left_shifter|select4|out[12]~10_combout  & !\myprocessor|DX_ir|loop[11].a_dffe~q )))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select8|out[16]~2_combout ))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select8|out[16]~2_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[12]~10_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[16]~18 .lut_mask = 16'h44E4;
defparam \myprocessor|my_alu|left_shifter|select4|out[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~187 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~187_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|select_multdiv_mux|out[1]~58_combout  & \myprocessor|my_alu|left_shifter|select4|out[15]~17_combout ))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[15]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~187_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~187 .lut_mask = 16'h4040;
defparam \myprocessor|select_multdiv_mux|out[18]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~188 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~188_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|select_multdiv_mux|out[18]~187_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select4|out[16]~18_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[16]~18_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|select_multdiv_mux|out[18]~187_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~188_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~188 .lut_mask = 16'hF080;
defparam \myprocessor|select_multdiv_mux|out[18]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~190 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~190_combout  = (\myprocessor|select_multdiv_mux|out[18]~188_combout ) # ((\myprocessor|select_multdiv_mux|out[20]~189_combout  & !\myprocessor|DX_ir|loop[8].a_dffe~q ))

	.dataa(\myprocessor|select_multdiv_mux|out[20]~189_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|select_multdiv_mux|out[18]~188_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~190_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~190 .lut_mask = 16'hF2F2;
defparam \myprocessor|select_multdiv_mux|out[18]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[19]~31 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[19]~31_combout  = (!\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[21]~29_combout ))) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select4|out[19]~25_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[19]~25_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[21]~29_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[19]~31 .lut_mask = 16'h00CA;
defparam \myprocessor|my_alu|right_shifter|select2|out[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[19]~32 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[19]~32_combout  = (\myprocessor|my_alu|right_shifter|select2|out[19]~31_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout  & \myprocessor|lw_0|out[31]~3_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[19]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[19]~32 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_alu|right_shifter|select2|out[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[18]~28 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[18]~28_combout  = (!\myprocessor|my_alu|right_shifter|select2|out[17]~25_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[20]~27_combout ))) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select4|out[18]~23_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[18]~23_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[20]~27_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[17]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[18]~28 .lut_mask = 16'h00CA;
defparam \myprocessor|my_alu|right_shifter|select2|out[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[18]~29 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[18]~29_combout  = (\myprocessor|my_alu|right_shifter|select2|out[18]~28_combout ) # ((\myprocessor|lw_0|out[31]~3_combout  & \myprocessor|my_alu|right_shifter|select2|out[17]~25_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[17]~25_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[18]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[18]~29 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_alu|right_shifter|select2|out[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~186 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~186_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[19]~32_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[18]~29_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[18]~29_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[19]~32_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[18]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~186_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~186 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[18]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~185 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~185_combout  = (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6_combout  & \myprocessor|my_alu|decoder|decoder0|and1~1_combout )

	.dataa(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~185_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~185 .lut_mask = 16'hA0A0;
defparam \myprocessor|select_multdiv_mux|out[18]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~191 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~191_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & ((\myprocessor|lw_0|out[18]~36_combout ) # ((\myprocessor|select_data_opB|out[18]~20_combout )))) # (!\myprocessor|my_alu|data_result[0]~2_combout  & 
// (\myprocessor|lw_0|out[18]~36_combout  & (\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|select_data_opB|out[18]~20_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datad(\myprocessor|select_data_opB|out[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~191_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~191 .lut_mask = 16'hEA88;
defparam \myprocessor|select_multdiv_mux|out[18]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~192 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~192_combout  = (\myprocessor|select_multdiv_mux|out[18]~190_combout ) # ((\myprocessor|select_multdiv_mux|out[18]~186_combout ) # ((\myprocessor|select_multdiv_mux|out[18]~185_combout ) # 
// (\myprocessor|select_multdiv_mux|out[18]~191_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[18]~190_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[18]~186_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[18]~185_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[18]~191_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~192_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~192 .lut_mask = 16'hFFFE;
defparam \myprocessor|select_multdiv_mux|out[18]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~193 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~193_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ) # (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22_combout )))) # 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|select_multdiv_mux|out[18]~192_combout  & (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[18]~192_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[19]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~193_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~193 .lut_mask = 16'hAEA4;
defparam \myprocessor|select_multdiv_mux|out[18]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[18]~194 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[18]~194_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout  $ (((!\myprocessor|select_multdiv_mux|out[18]~193_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|select_multdiv_mux|out[18]~193_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[18]~193_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[18]~194_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[18]~194 .lut_mask = 16'hD8D2;
defparam \myprocessor|select_multdiv_mux|out[18]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N19
dffeas \myprocessor|XM_op_result|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[18]~194_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[18]~35 (
// Equation(s):
// \myprocessor|choose_readA_data|out[18]~35_combout  = (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|W_control|and_13~1_combout  & (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & \myprocessor|select_write_data_1|out[18]~46_combout )))

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datad(\myprocessor|select_write_data_1|out[18]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[18]~35 .lut_mask = 16'h0200;
defparam \myprocessor|choose_readA_data|out[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \myprocessor|DX_readA|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[18]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \myprocessor|lw_0|out[18]~35 (
// Equation(s):
// \myprocessor|lw_0|out[18]~35_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|and_0~0_combout  & (\myprocessor|XM_op_result|loop[18].a_dffe~q )) # (!\myprocessor|and_0~0_combout  & ((\myprocessor|DX_readA|loop[18].a_dffe~q 
// ))))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (((\myprocessor|DX_readA|loop[18].a_dffe~q ))))

	.dataa(\myprocessor|XM_op_result|loop[18].a_dffe~q ),
	.datab(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datac(\myprocessor|and_0~0_combout ),
	.datad(\myprocessor|DX_readA|loop[18].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[18]~35 .lut_mask = 16'hBF80;
defparam \myprocessor|lw_0|out[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \myprocessor|lw_0|out[18]~36 (
// Equation(s):
// \myprocessor|lw_0|out[18]~36_combout  = (\myprocessor|and_2~3_combout  & (((!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[18]~46_combout )))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[18]~35_combout ))

	.dataa(\myprocessor|lw_0|out[18]~35_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|and_2~3_combout ),
	.datad(\myprocessor|select_write_data_1|out[18]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[18]~36 .lut_mask = 16'h3A0A;
defparam \myprocessor|lw_0|out[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[14]~10 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[14]~10_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[26]~54_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (\myprocessor|lw_0|out[18]~36_combout ))))

	.dataa(\myprocessor|lw_0|out[18]~36_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[26]~54_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[14]~10 .lut_mask = 16'h00E2;
defparam \myprocessor|my_alu|right_shifter|select4|out[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[14]~11 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[14]~11_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[14]~10_combout ) # ((\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout )))) # 
// (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select8|out[14]~24_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[14]~10_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[14]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[14]~11 .lut_mask = 16'hEFE0;
defparam \myprocessor|my_alu|right_shifter|select4|out[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[12]~19 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[12]~19_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~65_combout ) # ((\myprocessor|lw_0|out[31]~2_combout )))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (((\myprocessor|lw_0|out[20]~42_combout ))))

	.dataa(\myprocessor|lw_0|out[31]~65_combout ),
	.datab(\myprocessor|lw_0|out[20]~42_combout ),
	.datac(\myprocessor|lw_0|out[31]~2_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[12]~19 .lut_mask = 16'hFACC;
defparam \myprocessor|my_alu|right_shifter|select8|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[4]~4 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[4]~4_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[28]~62_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[12]~26_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[12]~26_combout ),
	.datad(\myprocessor|lw_0|out[28]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[4]~4 .lut_mask = 16'hFC30;
defparam \myprocessor|my_alu|right_shifter|select8|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[12]~20 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[12]~20_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select8|out[12]~19_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select8|out[4]~4_combout )))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[12]~19_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[4]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[12]~20 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|right_shifter|select8|out[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[12]~6 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[12]~6_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[24]~50_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (\myprocessor|lw_0|out[16]~38_combout ))))

	.dataa(\myprocessor|lw_0|out[16]~38_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[24]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[12]~6 .lut_mask = 16'h0E02;
defparam \myprocessor|my_alu|right_shifter|select4|out[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[12]~7 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[12]~7_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ) # ((\myprocessor|my_alu|right_shifter|select4|out[12]~6_combout )))) # 
// (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select8|out[12]~20_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.datab(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[12]~20_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[12]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[12]~7 .lut_mask = 16'hFCB8;
defparam \myprocessor|my_alu|right_shifter|select4|out[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[12]~141 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[12]~141_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select4|out[14]~11_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  
// & ((\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout )))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[14]~11_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[12]~141_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[12]~141 .lut_mask = 16'hB080;
defparam \myprocessor|select_multdiv_mux|out[12]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[13]~19 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[13]~19_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ) # ((!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// \myprocessor|my_alu|right_shifter|select4|out[15]~14_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select4|out[15]~14_combout ),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[13]~19 .lut_mask = 16'hDC00;
defparam \myprocessor|my_alu|right_shifter|select2|out[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[13]~8 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[13]~8_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[25]~58_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// ((\myprocessor|lw_0|out[17]~40_combout )))))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[25]~58_combout ),
	.datac(\myprocessor|lw_0|out[17]~40_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[13]~8 .lut_mask = 16'h00D8;
defparam \myprocessor|my_alu|right_shifter|select4|out[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[13]~9 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[13]~9_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[13]~8_combout ) # ((\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout )))) # 
// (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select8|out[13]~22_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[13]~8_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[13]~22_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[13]~9 .lut_mask = 16'hFCAC;
defparam \myprocessor|my_alu|right_shifter|select4|out[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[13]~20 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[13]~20_combout  = (\myprocessor|my_alu|right_shifter|select2|out[13]~19_combout ) # ((!\myprocessor|DX_ir|loop[8].a_dffe~q  & \myprocessor|my_alu|right_shifter|select4|out[13]~9_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[13]~19_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[13]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[13]~20 .lut_mask = 16'hAFAA;
defparam \myprocessor|my_alu|right_shifter|select2|out[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4_combout  = ((\myprocessor|my_alu|choose_operandB|out[9]~11_combout  $ (\myprocessor|lw_0|out[9]~22_combout  $ (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5  = CARRY((\myprocessor|my_alu|choose_operandB|out[9]~11_combout  & ((\myprocessor|lw_0|out[9]~22_combout ) # (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~3 ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[9]~11_combout  & (\myprocessor|lw_0|out[9]~22_combout  & !\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_alu|choose_operandB|out[9]~11_combout ),
	.datab(\myprocessor|lw_0|out[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4_combout ),
	.cout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6_combout  = (\myprocessor|my_alu|choose_operandB|out[10]~12_combout  & ((\myprocessor|lw_0|out[10]~24_combout  & (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5  & VCC)) # 
// (!\myprocessor|lw_0|out[10]~24_combout  & (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5 )))) # (!\myprocessor|my_alu|choose_operandB|out[10]~12_combout  & ((\myprocessor|lw_0|out[10]~24_combout  & 
// (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5 )) # (!\myprocessor|lw_0|out[10]~24_combout  & ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~7  = CARRY((\myprocessor|my_alu|choose_operandB|out[10]~12_combout  & (!\myprocessor|lw_0|out[10]~24_combout  & !\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_alu|choose_operandB|out[10]~12_combout  & ((!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5 ) # (!\myprocessor|lw_0|out[10]~24_combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[10]~12_combout ),
	.datab(\myprocessor|lw_0|out[10]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~5 ),
	.combout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6_combout ),
	.cout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8_combout  = ((\myprocessor|lw_0|out[11]~28_combout  $ (\myprocessor|my_alu|choose_operandB|out[11]~13_combout  $ (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~7 )))) # (GND)
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9  = CARRY((\myprocessor|lw_0|out[11]~28_combout  & ((\myprocessor|my_alu|choose_operandB|out[11]~13_combout ) # (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~7 ))) # 
// (!\myprocessor|lw_0|out[11]~28_combout  & (\myprocessor|my_alu|choose_operandB|out[11]~13_combout  & !\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~7 )))

	.dataa(\myprocessor|lw_0|out[11]~28_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[11]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~7 ),
	.combout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10_combout  = (\myprocessor|lw_0|out[12]~26_combout  & ((\myprocessor|my_alu|choose_operandB|out[12]~14_combout  & (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9  & VCC)) # 
// (!\myprocessor|my_alu|choose_operandB|out[12]~14_combout  & (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9 )))) # (!\myprocessor|lw_0|out[12]~26_combout  & ((\myprocessor|my_alu|choose_operandB|out[12]~14_combout  & 
// (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9 )) # (!\myprocessor|my_alu|choose_operandB|out[12]~14_combout  & ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~11  = CARRY((\myprocessor|lw_0|out[12]~26_combout  & (!\myprocessor|my_alu|choose_operandB|out[12]~14_combout  & !\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9 )) # 
// (!\myprocessor|lw_0|out[12]~26_combout  & ((!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9 ) # (!\myprocessor|my_alu|choose_operandB|out[12]~14_combout ))))

	.dataa(\myprocessor|lw_0|out[12]~26_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[12]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10_combout ),
	.cout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[14]~6 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[14]~6_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[2]~7_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[10]~24_combout ))

	.dataa(\myprocessor|lw_0|out[10]~24_combout ),
	.datab(\myprocessor|lw_0|out[2]~7_combout ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[14]~6 .lut_mask = 16'hCCAA;
defparam \myprocessor|my_alu|left_shifter|select4|out[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[10]~7 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[10]~7_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[6]~13_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[14]~6_combout ))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[14]~6_combout ),
	.datac(\myprocessor|lw_0|out[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[10]~7 .lut_mask = 16'hE4E4;
defparam \myprocessor|my_alu|left_shifter|select4|out[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[12]~2 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[12]~2_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[0]~5_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[8]~19_combout )))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[0]~5_combout ),
	.datac(\myprocessor|lw_0|out[8]~19_combout ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[12]~2 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|left_shifter|select4|out[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[12]~11 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[12]~11_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[12]~2_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[12]~10_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[12]~10_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[12]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[12]~11 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|left_shifter|select4|out[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[12]~20 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[12]~20_combout  = (\myprocessor|my_alu|left_shifter|select2|out[12]~19_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[10]~7_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[12]~11_combout )))))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[12]~19_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[10]~7_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[12]~20 .lut_mask = 16'h8A80;
defparam \myprocessor|my_alu|left_shifter|select2|out[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[10]~16 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[10]~16_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((!\myprocessor|DX_ir|loop[10].a_dffe~q ) # (!\myprocessor|DX_ir|loop[9].a_dffe~q )))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[10]~16 .lut_mask = 16'h0333;
defparam \myprocessor|my_alu|left_shifter|select2|out[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[9]~5 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[9]~5_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[5]~17_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[13]~4_combout )))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[5]~17_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[13]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[9]~5 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|left_shifter|select4|out[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[11]~18 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[11]~18_combout  = (\myprocessor|my_alu|left_shifter|select2|out[10]~16_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[9]~5_combout ))) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[11]~9_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[11]~9_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[10]~16_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[9]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[11]~18 .lut_mask = 16'hE040;
defparam \myprocessor|my_alu|left_shifter|select2|out[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[12]~144 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[12]~144_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[12]~20_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[11]~18_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~58_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~52_combout  & (((\myprocessor|my_alu|left_shifter|select2|out[11]~18_combout  & \myprocessor|select_multdiv_mux|out[1]~58_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[12]~20_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[11]~18_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[12]~144_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[12]~144 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[12]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[12]~142 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[12]~142_combout  = (\myprocessor|my_alu|data_result[0]~1_combout  & ((\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[12]~72_combout ))) # (!\myprocessor|and_2~3_combout  & 
// (\myprocessor|lw_0|out[12]~25_combout ))))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|and_2~3_combout ),
	.datac(\myprocessor|lw_0|out[12]~25_combout ),
	.datad(\myprocessor|select_write_data_1|out[12]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[12]~142_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[12]~142 .lut_mask = 16'hA820;
defparam \myprocessor|select_multdiv_mux|out[12]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[12]~143 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[12]~143_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & ((\myprocessor|lw_0|out[12]~26_combout ) # ((\myprocessor|select_data_opB|out[12]~14_combout )))) # (!\myprocessor|my_alu|data_result[0]~2_combout  & 
// (((\myprocessor|select_data_opB|out[12]~14_combout  & \myprocessor|select_multdiv_mux|out[12]~142_combout ))))

	.dataa(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datab(\myprocessor|lw_0|out[12]~26_combout ),
	.datac(\myprocessor|select_data_opB|out[12]~14_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[12]~142_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[12]~143_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[12]~143 .lut_mask = 16'hF8A8;
defparam \myprocessor|select_multdiv_mux|out[12]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[12]~145 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[12]~145_combout  = (\myprocessor|select_multdiv_mux|out[12]~144_combout ) # ((\myprocessor|select_multdiv_mux|out[12]~143_combout ) # ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10_combout  & 
// \myprocessor|my_alu|decoder|decoder0|and1~1_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[12]~144_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[12]~143_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[12]~145_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[12]~145 .lut_mask = 16'hFFF8;
defparam \myprocessor|select_multdiv_mux|out[12]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[12]~146 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[12]~146_combout  = (\myprocessor|select_multdiv_mux|out[12]~141_combout ) # ((\myprocessor|select_multdiv_mux|out[12]~145_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[13]~20_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~61_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[12]~141_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[13]~20_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[12]~145_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[12]~146_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[12]~146 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[12]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N5
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[13]~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout  = \myprocessor|select_data_opB|out[13]~19_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~1_combout ),
	.datad(\myprocessor|select_data_opB|out[13]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[13]~10 .lut_mask = 16'hF30C;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[13].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[13].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[12]~147 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[12]~147_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16_combout ) # (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))) # 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|select_multdiv_mux|out[12]~146_combout  & ((!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[12]~146_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16_combout ),
	.datad(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[12]~147_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[12]~147 .lut_mask = 16'hCCE2;
defparam \myprocessor|select_multdiv_mux|out[12]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0 .lut_mask = 16'h0500;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~1_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~1 .lut_mask = 16'h0300;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[12]~148 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[12]~148_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout  $ (((!\myprocessor|select_multdiv_mux|out[12]~147_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~1_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|select_multdiv_mux|out[12]~147_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[12]~147_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[12]~148_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[12]~148 .lut_mask = 16'hD8D2;
defparam \myprocessor|select_multdiv_mux|out[12]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \myprocessor|XM_op_result|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[12]~148_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[12]~16 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[12]~16_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[12].a_dffe~q  & \myprocessor|X_control|and_17~0_combout ))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[12].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|X_control|and_17~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[12]~16 .lut_mask = 16'h8800;
defparam \myprocessor|my_regfile|choose_r30|out[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \myprocessor|my_regfile|register30|loop[12].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[12]~16_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[12]~28 (
// Equation(s):
// \myprocessor|choose_readA_data|out[12]~28_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|select_write_data_1|out[12]~72_combout )) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|my_regfile|register30|loop[12].a_dffe~q )))))

	.dataa(\myprocessor|select_write_data_1|out[12]~72_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datac(\myprocessor|my_regfile|register30|loop[12].a_dffe~q ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[12]~28 .lut_mask = 16'h88C0;
defparam \myprocessor|choose_readA_data|out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \myprocessor|my_regfile|register31|loop[12].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[12]~72_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[12]~29 (
// Equation(s):
// \myprocessor|choose_readA_data|out[12]~29_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[12]~28_combout ) # ((\myprocessor|my_regfile|register31|loop[12].a_dffe~q  & 
// \myprocessor|choose_readA_data|out[0]~6_combout ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|choose_readA_data|out[12]~28_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[12].a_dffe~q ),
	.datad(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[12]~29 .lut_mask = 16'h5444;
defparam \myprocessor|choose_readA_data|out[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \myprocessor|DX_readA|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readA_data|out[12]~29_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \myprocessor|lw_0|out[12]~25 (
// Equation(s):
// \myprocessor|lw_0|out[12]~25_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[12].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[12].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[12].a_dffe~q ))))

	.dataa(\myprocessor|and_0~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[12].a_dffe~q ),
	.datac(\myprocessor|DX_readA|loop[12].a_dffe~q ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[12]~25 .lut_mask = 16'hD8F0;
defparam \myprocessor|lw_0|out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \myprocessor|lw_0|out[12]~26 (
// Equation(s):
// \myprocessor|lw_0|out[12]~26_combout  = (\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[12]~72_combout ))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[12]~25_combout ))

	.dataa(\myprocessor|lw_0|out[12]~25_combout ),
	.datab(\myprocessor|select_write_data_1|out[12]~72_combout ),
	.datac(gnd),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[12]~26 .lut_mask = 16'hCCAA;
defparam \myprocessor|lw_0|out[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12_combout  = ((\myprocessor|lw_0|out[13]~34_combout  $ (\myprocessor|my_alu|choose_operandB|out[13]~15_combout  $ (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~11 )))) # (GND)
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13  = CARRY((\myprocessor|lw_0|out[13]~34_combout  & ((\myprocessor|my_alu|choose_operandB|out[13]~15_combout ) # (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~11 ))) # 
// (!\myprocessor|lw_0|out[13]~34_combout  & (\myprocessor|my_alu|choose_operandB|out[13]~15_combout  & !\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~11 )))

	.dataa(\myprocessor|lw_0|out[13]~34_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[13]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~11 ),
	.combout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12_combout ),
	.cout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14_combout  = (\myprocessor|lw_0|out[14]~30_combout  & ((\myprocessor|my_alu|choose_operandB|out[14]~16_combout  & (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13  & VCC)) # 
// (!\myprocessor|my_alu|choose_operandB|out[14]~16_combout  & (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13 )))) # (!\myprocessor|lw_0|out[14]~30_combout  & ((\myprocessor|my_alu|choose_operandB|out[14]~16_combout  & 
// (!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13 )) # (!\myprocessor|my_alu|choose_operandB|out[14]~16_combout  & ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~15  = CARRY((\myprocessor|lw_0|out[14]~30_combout  & (!\myprocessor|my_alu|choose_operandB|out[14]~16_combout  & !\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13 )) # 
// (!\myprocessor|lw_0|out[14]~30_combout  & ((!\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13 ) # (!\myprocessor|my_alu|choose_operandB|out[14]~16_combout ))))

	.dataa(\myprocessor|lw_0|out[14]~30_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[14]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~13 ),
	.combout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[14]~157 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[14]~157_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[13]~21_combout ) # ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14_combout  & 
// \myprocessor|my_alu|decoder|decoder0|and1~1_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14_combout  & \myprocessor|my_alu|decoder|decoder0|and1~1_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[13]~21_combout ),
	.datac(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14_combout ),
	.datad(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[14]~157_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[14]~157 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[14]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[14]~158 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[14]~158_combout  = (\myprocessor|select_multdiv_mux|out[14]~157_combout ) # ((\myprocessor|select_multdiv_mux|out[14]~307_combout  & ((\myprocessor|select_data_opB|out[14]~18_combout ) # 
// (\myprocessor|my_alu|data_result[0]~2_combout ))) # (!\myprocessor|select_multdiv_mux|out[14]~307_combout  & (\myprocessor|select_data_opB|out[14]~18_combout  & \myprocessor|my_alu|data_result[0]~2_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[14]~307_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[14]~157_combout ),
	.datac(\myprocessor|select_data_opB|out[14]~18_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[14]~158_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[14]~158 .lut_mask = 16'hFEEC;
defparam \myprocessor|select_multdiv_mux|out[14]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[14]~21 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[14]~21_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ) # ((!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// \myprocessor|my_alu|right_shifter|select4|out[16]~17_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[16]~17_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[14]~21 .lut_mask = 16'hF040;
defparam \myprocessor|my_alu|right_shifter|select2|out[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[14]~22 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[14]~22_combout  = (\myprocessor|my_alu|right_shifter|select2|out[14]~21_combout ) # ((\myprocessor|my_alu|right_shifter|select4|out[14]~11_combout  & !\myprocessor|DX_ir|loop[8].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[14]~11_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[14]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[14]~22 .lut_mask = 16'hFF0C;
defparam \myprocessor|my_alu|right_shifter|select2|out[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[14]~22 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[14]~22_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[12]~11_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[14]~15_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[14]~15_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[12]~11_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[14]~22 .lut_mask = 16'h00CA;
defparam \myprocessor|my_alu|left_shifter|select2|out[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[14]~156 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[14]~156_combout  = (\myprocessor|my_alu|right_shifter|select2|out[14]~22_combout  & ((\myprocessor|select_multdiv_mux|out[1]~55_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[14]~22_combout )))) # (!\myprocessor|my_alu|right_shifter|select2|out[14]~22_combout  & (((\myprocessor|select_multdiv_mux|out[1]~52_combout  & \myprocessor|my_alu|left_shifter|select2|out[14]~22_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[14]~22_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[14]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[14]~156_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[14]~156 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[14]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[14]~159 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[14]~159_combout  = (\myprocessor|select_multdiv_mux|out[14]~158_combout ) # ((\myprocessor|select_multdiv_mux|out[14]~156_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~61_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[15]~58_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[14]~158_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[15]~58_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[14]~156_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[14]~159_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[14]~159 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[14]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[14]~160 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[14]~160_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[14]~159_combout )))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[14]~159_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[14]~160_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[14]~160 .lut_mask = 16'hD9C8;
defparam \myprocessor|select_multdiv_mux|out[14]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[14]~161 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[14]~161_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout  $ (((!\myprocessor|select_multdiv_mux|out[14]~160_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[14]~160_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[14]~160_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[14]~161_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[14]~161 .lut_mask = 16'hCA9A;
defparam \myprocessor|select_multdiv_mux|out[14]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \myprocessor|XM_op_result|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[14]~161_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[14]~18 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[14]~18_combout  = (\myprocessor|X_control|and_17~0_combout  & (\myprocessor|DX_ir|loop[14].a_dffe~q  & \myprocessor|DX_ir|loop[31].a_dffe~q ))

	.dataa(\myprocessor|X_control|and_17~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[14].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[14]~18 .lut_mask = 16'hA000;
defparam \myprocessor|my_regfile|choose_r30|out[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \myprocessor|my_regfile|register30|loop[14].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|choose_r30|out[14]~18_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[14]~32 (
// Equation(s):
// \myprocessor|choose_readA_data|out[14]~32_combout  = (\myprocessor|choose_readA_data|out[16]~50_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[14]~42_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[14].a_dffe~q ))))

	.dataa(\myprocessor|choose_readA_data|out[16]~50_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.datac(\myprocessor|my_regfile|register30|loop[14].a_dffe~q ),
	.datad(\myprocessor|select_write_data_1|out[14]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[14]~32 .lut_mask = 16'hA820;
defparam \myprocessor|choose_readA_data|out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \myprocessor|DX_readA|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[14]~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \myprocessor|lw_0|out[14]~29 (
// Equation(s):
// \myprocessor|lw_0|out[14]~29_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[14].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[14].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[14].a_dffe~q ))))

	.dataa(\myprocessor|XM_op_result|loop[14].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[14].a_dffe~q ),
	.datac(\myprocessor|and_0~0_combout ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[14]~29 .lut_mask = 16'hACCC;
defparam \myprocessor|lw_0|out[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \myprocessor|lw_0|out[14]~30 (
// Equation(s):
// \myprocessor|lw_0|out[14]~30_combout  = (\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[14]~42_combout ))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[14]~29_combout ))

	.dataa(\myprocessor|lw_0|out[14]~29_combout ),
	.datab(\myprocessor|select_write_data_1|out[14]~42_combout ),
	.datac(gnd),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[14]~30 .lut_mask = 16'hCCAA;
defparam \myprocessor|lw_0|out[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[14]~14 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[14]~14_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[6]~13_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[14]~30_combout )))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[6]~13_combout ),
	.datad(\myprocessor|lw_0|out[14]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[14]~14 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|left_shifter|select4|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[14]~15 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[14]~15_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[14]~6_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[14]~14_combout ))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[14]~14_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[14]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[14]~15 .lut_mask = 16'hEE44;
defparam \myprocessor|my_alu|left_shifter|select4|out[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[17]~178 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[17]~178_combout  = (\myprocessor|my_alu|left_shifter|select4|out[14]~15_combout  & ((\myprocessor|select_multdiv_mux|out[1]~58_combout ) # ((\myprocessor|my_alu|left_shifter|select4|out[15]~17_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))) # (!\myprocessor|my_alu|left_shifter|select4|out[14]~15_combout  & (\myprocessor|my_alu|left_shifter|select4|out[15]~17_combout  & (\myprocessor|select_multdiv_mux|out[1]~52_combout )))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[14]~15_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[15]~17_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[17]~178_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[17]~178 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[17]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~179 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~179_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|my_alu|left_shifter|select4|out[17]~19_combout ) # ((\myprocessor|my_alu|left_shifter|select4|out[16]~18_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~58_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~52_combout  & (\myprocessor|my_alu|left_shifter|select4|out[16]~18_combout  & (\myprocessor|select_multdiv_mux|out[1]~58_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[16]~18_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[17]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~179_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~179 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[19]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[17]~180 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[17]~180_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|select_multdiv_mux|out[17]~178_combout  & (!\myprocessor|DX_ir|loop[11].a_dffe~q ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (((\myprocessor|select_multdiv_mux|out[19]~179_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|select_multdiv_mux|out[17]~178_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|select_multdiv_mux|out[19]~179_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[17]~180_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[17]~180 .lut_mask = 16'h5D08;
defparam \myprocessor|select_multdiv_mux|out[17]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[17]~181 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[17]~181_combout  = (\myprocessor|select_multdiv_mux|out[17]~177_combout ) # ((\myprocessor|select_multdiv_mux|out[17]~180_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & 
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[17]~177_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[17]~180_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[17]~181_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[17]~181 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[17]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[17]~176 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[17]~176_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[18]~29_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[17]~27_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (\myprocessor|select_multdiv_mux|out[1]~55_combout  & (\myprocessor|my_alu|right_shifter|select2|out[17]~27_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[17]~27_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[18]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[17]~176_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[17]~176 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[17]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[17]~182 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[17]~182_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// ((\myprocessor|select_multdiv_mux|out[17]~181_combout ) # ((\myprocessor|select_multdiv_mux|out[17]~176_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[17]~181_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[17]~176_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[18]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[17]~182_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[17]~182 .lut_mask = 16'hFE0E;
defparam \myprocessor|select_multdiv_mux|out[17]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[17]~183 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[17]~183_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ) # ((\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[17]~183_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[17]~183 .lut_mask = 16'hCCFC;
defparam \myprocessor|select_multdiv_mux|out[17]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[17]~184 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[17]~184_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7_combout  $ (!\myprocessor|select_multdiv_mux|out[17]~183_combout )))) 
// # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[17]~182_combout ))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[17]~182_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~7_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[17]~183_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[17]~184_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[17]~184 .lut_mask = 16'hE44E;
defparam \myprocessor|select_multdiv_mux|out[17]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N13
dffeas \myprocessor|XM_op_result|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[17]~184_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \myprocessor|lw_1|out[17]~34 (
// Equation(s):
// \myprocessor|lw_1|out[17]~34_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[17].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[17].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[17].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|and_1~0_combout ),
	.datad(\myprocessor|XM_op_result|loop[17].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[17]~34 .lut_mask = 16'h3202;
defparam \myprocessor|lw_1|out[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \myprocessor|lw_1|out[17]~35 (
// Equation(s):
// \myprocessor|lw_1|out[17]~35_combout  = (\myprocessor|lw_1|out[17]~34_combout ) # ((\myprocessor|select_write_data_1|out[17]~45_combout  & (\myprocessor|and_3~10_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|select_write_data_1|out[17]~45_combout ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|lw_1|out[17]~34_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[17]~35 .lut_mask = 16'hF0F8;
defparam \myprocessor|lw_1|out[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \myprocessor|XM_readB|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[17]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[17].a_dffe~q ,\myprocessor|XM_readB|loop[16].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[16].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[16].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[16].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[16].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[16].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \myprocessor|MW_data_out|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[16].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N21
dffeas \myprocessor|MW_op_result|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[16].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[16]~44 (
// Equation(s):
// \myprocessor|select_write_data_1|out[16]~44_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & (\myprocessor|MW_data_out|loop[16].a_dffe~q )) # (!\myprocessor|W_control|and_10~combout  & 
// ((\myprocessor|MW_op_result|loop[16].a_dffe~q )))))

	.dataa(\myprocessor|MW_data_out|loop[16].a_dffe~q ),
	.datab(\myprocessor|W_control|and_10~combout ),
	.datac(\myprocessor|MW_op_result|loop[16].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[16]~44 .lut_mask = 16'h00B8;
defparam \myprocessor|select_write_data_1|out[16]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[16]~32 (
// Equation(s):
// \myprocessor|choose_readB_data|out[16]~32_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|my_regfile|register30|loop[16].a_dffe~q ))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|select_write_data_1|out[16]~44_combout ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datab(\myprocessor|select_write_data_1|out[16]~44_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|my_regfile|register30|loop[16].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[16]~32 .lut_mask = 16'hA808;
defparam \myprocessor|choose_readB_data|out[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \myprocessor|DX_readB|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[16]~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \myprocessor|lw_1|out[16]~32 (
// Equation(s):
// \myprocessor|lw_1|out[16]~32_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[16].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[16].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[16].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|and_1~0_combout ),
	.datad(\myprocessor|DX_readB|loop[16].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[16]~32 .lut_mask = 16'h2320;
defparam \myprocessor|lw_1|out[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \myprocessor|lw_1|out[16]~33 (
// Equation(s):
// \myprocessor|lw_1|out[16]~33_combout  = (\myprocessor|lw_1|out[16]~32_combout ) # ((\myprocessor|select_write_data_1|out[16]~44_combout  & \myprocessor|and_3~10_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[16]~44_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|lw_1|out[16]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[16]~33 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \myprocessor|XM_readB|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[16]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[17].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[17].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[17].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[17].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[17].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \myprocessor|MW_data_out|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[17].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \myprocessor|MW_op_result|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[17].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[17]~45 (
// Equation(s):
// \myprocessor|select_write_data_1|out[17]~45_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|MW_op_result|loop[17].a_dffe~q ))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// (\myprocessor|MW_data_out|loop[17].a_dffe~q )))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[17].a_dffe~q ))))

	.dataa(\myprocessor|MW_data_out|loop[17].a_dffe~q ),
	.datab(\myprocessor|W_control|and_10~0_combout ),
	.datac(\myprocessor|MW_op_result|loop[17].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[17]~45 .lut_mask = 16'hF0B8;
defparam \myprocessor|select_write_data_1|out[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[17]~37 (
// Equation(s):
// \myprocessor|choose_readA_data|out[17]~37_combout  = (\myprocessor|select_write_data_1|out[17]~45_combout  & (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & (\myprocessor|writereadA_and~5_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|select_write_data_1|out[17]~45_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datac(\myprocessor|writereadA_and~5_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[17]~37 .lut_mask = 16'h0020;
defparam \myprocessor|choose_readA_data|out[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \myprocessor|DX_readA|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[17]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \myprocessor|lw_0|out[17]~39 (
// Equation(s):
// \myprocessor|lw_0|out[17]~39_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & ((\myprocessor|XM_op_result|loop[17].a_dffe~q ))) # (!\myprocessor|and_0~1_combout  & (\myprocessor|DX_readA|loop[17].a_dffe~q ))))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|DX_readA|loop[17].a_dffe~q ),
	.datac(\myprocessor|XM_op_result|loop[17].a_dffe~q ),
	.datad(\myprocessor|and_0~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[17]~39 .lut_mask = 16'h5044;
defparam \myprocessor|lw_0|out[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \myprocessor|lw_0|out[17]~40 (
// Equation(s):
// \myprocessor|lw_0|out[17]~40_combout  = (\myprocessor|lw_0|out[17]~39_combout ) # ((\myprocessor|and_2~3_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[17]~45_combout )))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|lw_0|out[17]~39_combout ),
	.datad(\myprocessor|select_write_data_1|out[17]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[17]~40 .lut_mask = 16'hF2F0;
defparam \myprocessor|lw_0|out[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[9]~13 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[9]~13_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[17]~40_combout ))))

	.dataa(\myprocessor|lw_0|out[17]~40_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[9]~13 .lut_mask = 16'hC0A0;
defparam \myprocessor|my_alu|right_shifter|select8|out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select16|out[9]~2 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select16|out[9]~2_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[25]~58_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[9]~22_combout )))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[25]~58_combout ),
	.datac(\myprocessor|lw_0|out[9]~22_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select16|out[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select16|out[9]~2 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|right_shifter|select16|out[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[9]~14 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[9]~14_combout  = (\myprocessor|my_alu|right_shifter|select8|out[9]~13_combout ) # ((!\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|right_shifter|select16|out[9]~2_combout ))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[9]~13_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select16|out[9]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[9]~14 .lut_mask = 16'hF5F0;
defparam \myprocessor|my_alu|right_shifter|select8|out[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[9]~18 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[9]~18_combout  = (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select8|out[13]~22_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select8|out[9]~14_combout )))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[13]~22_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[9]~14_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[9]~18 .lut_mask = 16'h4450;
defparam \myprocessor|my_alu|right_shifter|select2|out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[11]~4 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[11]~4_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[23]~52_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (\myprocessor|lw_0|out[15]~32_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[15]~32_combout ),
	.datad(\myprocessor|lw_0|out[23]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[11]~4 .lut_mask = 16'h5410;
defparam \myprocessor|my_alu|right_shifter|select4|out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[11]~17 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[11]~17_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[19]~44_combout ))))

	.dataa(\myprocessor|lw_0|out[19]~44_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[11]~17 .lut_mask = 16'hE020;
defparam \myprocessor|my_alu|right_shifter|select8|out[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select16|out[11]~1 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select16|out[11]~1_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[27]~56_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[11]~28_combout )))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[27]~56_combout ),
	.datad(\myprocessor|lw_0|out[11]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select16|out[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select16|out[11]~1 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|right_shifter|select16|out[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[11]~18 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[11]~18_combout  = (\myprocessor|my_alu|right_shifter|select8|out[11]~17_combout ) # ((!\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|right_shifter|select16|out[11]~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[11]~17_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select16|out[11]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[11]~18 .lut_mask = 16'hF3F0;
defparam \myprocessor|my_alu|right_shifter|select8|out[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[11]~5 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[11]~5_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[11]~4_combout ) # ((\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout )))) # 
// (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select8|out[11]~18_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[11]~4_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select16|out[16]~3_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[11]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[11]~5 .lut_mask = 16'hEFE0;
defparam \myprocessor|my_alu|right_shifter|select4|out[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~110 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~110_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[9]~18_combout ) # ((\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// \myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[9]~18_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~110_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~110 .lut_mask = 16'hC8C0;
defparam \myprocessor|select_multdiv_mux|out[8]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~111 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~111_combout  = (\myprocessor|select_data_opB|out[8]~13_combout  & (\myprocessor|my_alu|data_result[0]~0_combout  & (\myprocessor|lw_0|out[8]~19_combout  & !\myprocessor|choose_alu_op_mux_1|out[0]~3_combout )))

	.dataa(\myprocessor|select_data_opB|out[8]~13_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datac(\myprocessor|lw_0|out[8]~19_combout ),
	.datad(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~111_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~111 .lut_mask = 16'h0080;
defparam \myprocessor|select_multdiv_mux|out[8]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~112 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~112_combout  = (\myprocessor|select_multdiv_mux|out[8]~110_combout ) # ((\myprocessor|select_multdiv_mux|out[8]~111_combout ) # ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2_combout  & 
// \myprocessor|my_alu|decoder|decoder0|and1~1_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[8]~110_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[8]~111_combout ),
	.datad(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~112_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~112 .lut_mask = 16'hFEFC;
defparam \myprocessor|select_multdiv_mux|out[8]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[8]~13 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[8]~13_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (((!\myprocessor|DX_ir|loop[9].a_dffe~q  & !\myprocessor|DX_ir|loop[8].a_dffe~q )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[8]~13 .lut_mask = 16'h0507;
defparam \myprocessor|my_alu|left_shifter|select2|out[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[8]~3 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[8]~3_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[4]~15_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[12]~2_combout )))

	.dataa(\myprocessor|lw_0|out[4]~15_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[12]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[8]~3 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|left_shifter|select4|out[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[6]~9 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[6]~9_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[2]~7_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[6]~13_combout )))

	.dataa(\myprocessor|lw_0|out[2]~7_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[6]~13_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[6]~9 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_alu|left_shifter|select2|out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[8]~14 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[8]~14_combout  = (\myprocessor|my_alu|left_shifter|select2|out[8]~13_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select2|out[6]~9_combout ))) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[8]~3_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[8]~13_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[8]~3_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[6]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[8]~14 .lut_mask = 16'hC840;
defparam \myprocessor|my_alu|left_shifter|select2|out[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~108 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~108_combout  = (\myprocessor|my_alu|data_result[0]~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & ((\myprocessor|select_data_opB|out[8]~13_combout ) # (\myprocessor|lw_0|out[8]~19_combout ))))

	.dataa(\myprocessor|select_data_opB|out[8]~13_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datac(\myprocessor|lw_0|out[8]~19_combout ),
	.datad(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~108_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~108 .lut_mask = 16'hC800;
defparam \myprocessor|select_multdiv_mux|out[8]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[0]~0 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[0]~0_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q ) # (\myprocessor|DX_ir|loop[11].a_dffe~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[0]~0 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_alu|left_shifter|select8|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[7]~11 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[7]~11_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[3]~9_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[7]~21_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[7]~21_combout ),
	.datac(\myprocessor|lw_0|out[3]~9_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[7]~11 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_alu|left_shifter|select2|out[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[7]~12 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[7]~12_combout  = (!\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select2|out[7]~7_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select2|out[7]~11_combout )))))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[7]~7_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[7]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[7]~12 .lut_mask = 16'h0B08;
defparam \myprocessor|my_alu|left_shifter|select2|out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~107 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~107_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & \myprocessor|my_alu|left_shifter|select2|out[7]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[7]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~107_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~107 .lut_mask = 16'hF000;
defparam \myprocessor|select_multdiv_mux|out[8]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~109 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~109_combout  = (\myprocessor|select_multdiv_mux|out[8]~108_combout ) # ((\myprocessor|select_multdiv_mux|out[8]~107_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[8]~14_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[8]~14_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[8]~108_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[8]~107_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~109_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~109 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[8]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[8]~11 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[8]~11_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[24]~50_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[8]~19_combout )))))

	.dataa(\myprocessor|lw_0|out[24]~50_combout ),
	.datab(\myprocessor|lw_0|out[8]~19_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[8]~11 .lut_mask = 16'h00AC;
defparam \myprocessor|my_alu|right_shifter|select8|out[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[8]~12 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[8]~12_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[16]~38_combout ))))

	.dataa(\myprocessor|lw_0|out[16]~38_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[8]~12 .lut_mask = 16'hC808;
defparam \myprocessor|my_alu|right_shifter|select8|out[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[6]~12 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[6]~12_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select8|out[12]~20_combout )))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select8|out[8]~11_combout ) # ((\myprocessor|my_alu|right_shifter|select8|out[8]~12_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select8|out[8]~11_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[12]~20_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[8]~12_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[6]~12 .lut_mask = 16'hCCFA;
defparam \myprocessor|my_alu|right_shifter|select2|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[8]~17 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[8]~17_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select2|out[8]~16_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select2|out[6]~12_combout )))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[8]~16_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[6]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[8]~17 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|right_shifter|select2|out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~113 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~113_combout  = (\myprocessor|select_multdiv_mux|out[8]~112_combout ) # ((\myprocessor|select_multdiv_mux|out[8]~109_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[8]~17_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[8]~112_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[8]~109_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~113_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~113 .lut_mask = 16'hFEFA;
defparam \myprocessor|select_multdiv_mux|out[8]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~114 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~114_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12_combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|select_multdiv_mux|out[8]~113_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[8]~113_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~114_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~114 .lut_mask = 16'hFC0A;
defparam \myprocessor|select_multdiv_mux|out[8]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[8]~115 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[8]~115_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout  $ 
// (((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout  & !\myprocessor|select_multdiv_mux|out[8]~114_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// (((\myprocessor|select_multdiv_mux|out[8]~114_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout ),
	.datab(\myprocessor|select_multdiv_mux|out[8]~114_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[8]~115_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[8]~115 .lut_mask = 16'hEC1C;
defparam \myprocessor|select_multdiv_mux|out[8]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N13
dffeas \myprocessor|XM_op_result|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[8]~115_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N5
dffeas \myprocessor|XM_readB|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[25]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[25].a_dffe~q ,\myprocessor|XM_readB|loop[24].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[24].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[24].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[24].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[24].a_dffe~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|MW_data_out|loop[24].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \myprocessor|MW_data_out|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[24].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[24]~52 (
// Equation(s):
// \myprocessor|select_write_data_1|out[24]~52_combout  = (\myprocessor|MW_ir|loop[31].a_dffe~q  & (((\myprocessor|MW_op_result|loop[24].a_dffe~q )))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|W_control|and_10~0_combout  & 
// ((\myprocessor|MW_data_out|loop[24].a_dffe~q ))) # (!\myprocessor|W_control|and_10~0_combout  & (\myprocessor|MW_op_result|loop[24].a_dffe~q ))))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|W_control|and_10~0_combout ),
	.datac(\myprocessor|MW_op_result|loop[24].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[24].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[24]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[24]~52 .lut_mask = 16'hF4B0;
defparam \myprocessor|select_write_data_1|out[24]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[24]~42 (
// Equation(s):
// \myprocessor|choose_readA_data|out[24]~42_combout  = (\myprocessor|writereadA_and~5_combout  & (\myprocessor|select_write_data_1|out[24]~52_combout  & (!\myprocessor|W_control|and_13~1_combout  & !\myprocessor|DX_readA|loop[9].a_dffe~5_combout )))

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(\myprocessor|select_write_data_1|out[24]~52_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[24]~42 .lut_mask = 16'h0008;
defparam \myprocessor|choose_readA_data|out[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \myprocessor|DX_readA|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[24]~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \myprocessor|lw_0|out[24]~49 (
// Equation(s):
// \myprocessor|lw_0|out[24]~49_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & (\myprocessor|XM_op_result|loop[24].a_dffe~q )) # (!\myprocessor|and_0~1_combout  & ((\myprocessor|DX_readA|loop[24].a_dffe~q )))))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|and_0~1_combout ),
	.datac(\myprocessor|XM_op_result|loop[24].a_dffe~q ),
	.datad(\myprocessor|DX_readA|loop[24].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[24]~49 .lut_mask = 16'h5140;
defparam \myprocessor|lw_0|out[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \myprocessor|lw_0|out[24]~50 (
// Equation(s):
// \myprocessor|lw_0|out[24]~50_combout  = (\myprocessor|lw_0|out[24]~49_combout ) # ((\myprocessor|select_write_data_1|out[24]~52_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|and_2~3_combout )))

	.dataa(\myprocessor|lw_0|out[24]~49_combout ),
	.datab(\myprocessor|select_write_data_1|out[24]~52_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[24]~50 .lut_mask = 16'hAEAA;
defparam \myprocessor|lw_0|out[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[20]~26 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[20]~26_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[24]~50_combout ))))

	.dataa(\myprocessor|lw_0|out[24]~50_combout ),
	.datab(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[20]~26 .lut_mask = 16'hC808;
defparam \myprocessor|my_alu|right_shifter|select4|out[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[20]~27 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[20]~27_combout  = (\myprocessor|my_alu|right_shifter|select4|out[20]~26_combout ) # ((!\myprocessor|DX_ir|loop[9].a_dffe~q  & \myprocessor|my_alu|right_shifter|select4|out[16]~16_combout ))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|right_shifter|select4|out[20]~26_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[16]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[20]~27 .lut_mask = 16'hF5F0;
defparam \myprocessor|my_alu|right_shifter|select4|out[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[20]~33 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[20]~33_combout  = (!\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select4|out[22]~31_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[20]~27_combout )))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[22]~31_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[20]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[20]~33 .lut_mask = 16'h2320;
defparam \myprocessor|my_alu|right_shifter|select2|out[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[20]~34 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[20]~34_combout  = (\myprocessor|my_alu|right_shifter|select2|out[20]~33_combout ) # ((\myprocessor|lw_0|out[31]~3_combout  & \myprocessor|my_alu|right_shifter|select2|out[19]~30_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[20]~33_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[20]~34 .lut_mask = 16'hEAEA;
defparam \myprocessor|my_alu|right_shifter|select2|out[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~195 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~195_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[19]~31_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout  & 
// \myprocessor|lw_0|out[31]~3_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[19]~30_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[19]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~195_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~195 .lut_mask = 16'hCC80;
defparam \myprocessor|select_multdiv_mux|out[19]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~301 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~301_combout  = (\myprocessor|my_alu|data_result[0]~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & ((\myprocessor|select_data_opB|out[19]~25_combout ) # (\myprocessor|lw_0|out[19]~44_combout ))))

	.dataa(\myprocessor|select_data_opB|out[19]~25_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|lw_0|out[19]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~301_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~301 .lut_mask = 16'hC080;
defparam \myprocessor|select_multdiv_mux|out[19]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~197 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~197_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8_combout ) # ((\myprocessor|select_multdiv_mux|out[21]~196_combout  & 
// !\myprocessor|DX_ir|loop[8].a_dffe~q )))) # (!\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & (\myprocessor|select_multdiv_mux|out[21]~196_combout  & (!\myprocessor|DX_ir|loop[8].a_dffe~q )))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[21]~196_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~197_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~197 .lut_mask = 16'hAE0C;
defparam \myprocessor|select_multdiv_mux|out[19]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~198 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~198_combout  = (\myprocessor|select_multdiv_mux|out[19]~197_combout ) # ((\myprocessor|select_data_opB|out[19]~25_combout  & (\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[19]~44_combout )))

	.dataa(\myprocessor|select_data_opB|out[19]~25_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[19]~197_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datad(\myprocessor|lw_0|out[19]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~198_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~198 .lut_mask = 16'hECCC;
defparam \myprocessor|select_multdiv_mux|out[19]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~199 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~199_combout  = (\myprocessor|select_multdiv_mux|out[19]~301_combout ) # ((\myprocessor|select_multdiv_mux|out[19]~198_combout ) # ((\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// \myprocessor|select_multdiv_mux|out[19]~179_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[19]~301_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[19]~198_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|select_multdiv_mux|out[19]~179_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~199_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~199 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[19]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~200 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~200_combout  = (\myprocessor|select_multdiv_mux|out[19]~195_combout ) # ((\myprocessor|select_multdiv_mux|out[19]~199_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~61_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[20]~34_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[20]~34_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[19]~195_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[19]~199_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~200_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~200 .lut_mask = 16'hFFF8;
defparam \myprocessor|select_multdiv_mux|out[19]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout  $ 
// (((!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder3|my_xor .lut_mask = 16'hC3F0;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~201 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~201_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ) # 
// ((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder3|my_xor~combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// (\myprocessor|select_multdiv_mux|out[19]~200_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[19]~200_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~201_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~201 .lut_mask = 16'h98BA;
defparam \myprocessor|select_multdiv_mux|out[19]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[19]~202 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[19]~202_combout  = (\myprocessor|select_multdiv_mux|out[19]~201_combout  & (((\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout ) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout 
// )))) # (!\myprocessor|select_multdiv_mux|out[19]~201_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23_combout  & (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[19]~201_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[20]~23_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[19]~202_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[19]~202 .lut_mask = 16'hEA4A;
defparam \myprocessor|select_multdiv_mux|out[19]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N9
dffeas \myprocessor|XM_op_result|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[19]~202_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N23
dffeas \myprocessor|MW_op_result|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[19].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[19].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[19].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[19].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[19].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[19].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N17
dffeas \myprocessor|MW_data_out|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[19].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[19]~47 (
// Equation(s):
// \myprocessor|select_write_data_1|out[19]~47_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[19].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[19].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[19].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[19].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[19].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[19]~47 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[19]~39 (
// Equation(s):
// \myprocessor|choose_readA_data|out[19]~39_combout  = (\myprocessor|select_write_data_1|out[19]~47_combout  & (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|W_control|and_13~1_combout  & !\myprocessor|DX_readA|loop[9].a_dffe~5_combout )))

	.dataa(\myprocessor|select_write_data_1|out[19]~47_combout ),
	.datab(\myprocessor|writereadA_and~5_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[19]~39 .lut_mask = 16'h0008;
defparam \myprocessor|choose_readA_data|out[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \myprocessor|DX_readA|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[19]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \myprocessor|lw_0|out[19]~43 (
// Equation(s):
// \myprocessor|lw_0|out[19]~43_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & ((\myprocessor|XM_op_result|loop[19].a_dffe~q ))) # (!\myprocessor|and_0~1_combout  & (\myprocessor|DX_readA|loop[19].a_dffe~q ))))

	.dataa(\myprocessor|DX_readA|loop[19].a_dffe~q ),
	.datab(\myprocessor|and_0~1_combout ),
	.datac(\myprocessor|XM_op_result|loop[19].a_dffe~q ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[19]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[19]~43 .lut_mask = 16'h00E2;
defparam \myprocessor|lw_0|out[19]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \myprocessor|lw_0|out[19]~44 (
// Equation(s):
// \myprocessor|lw_0|out[19]~44_combout  = (\myprocessor|lw_0|out[19]~43_combout ) # ((!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|and_2~3_combout  & \myprocessor|select_write_data_1|out[19]~47_combout )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|and_2~3_combout ),
	.datac(\myprocessor|select_write_data_1|out[19]~47_combout ),
	.datad(\myprocessor|lw_0|out[19]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[19]~44 .lut_mask = 16'hFF40;
defparam \myprocessor|lw_0|out[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[15]~13 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[15]~13_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|lw_0|out[27]~56_combout ))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[19]~44_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[19]~44_combout ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[27]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[15]~13 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|right_shifter|select4|out[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[15]~14 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[15]~14_combout  = (\myprocessor|my_alu|right_shifter|select4|out[15]~12_combout ) # ((\myprocessor|DX_ir|loop[9].a_dffe~q  & \myprocessor|my_alu|right_shifter|select4|out[15]~13_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[15]~12_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[15]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[15]~14 .lut_mask = 16'hFAAA;
defparam \myprocessor|my_alu|right_shifter|select4|out[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[15]~23 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[15]~23_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[17]~20_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  
// & (\myprocessor|my_alu|right_shifter|select4|out[15]~14_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[15]~14_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[17]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[15]~23 .lut_mask = 16'h5404;
defparam \myprocessor|my_alu|right_shifter|select2|out[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[15]~58 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[15]~58_combout  = (\myprocessor|my_alu|right_shifter|select2|out[15]~23_combout ) # ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~2_combout ) # (\myprocessor|lw_0|out[31]~65_combout 
// ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[31]~2_combout ),
	.datac(\myprocessor|lw_0|out[31]~65_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[15]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[15]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[15]~58 .lut_mask = 16'hFFA8;
defparam \myprocessor|my_alu|right_shifter|select2|out[15]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[15]~162 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[15]~162_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[16]~59_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[15]~58_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (\myprocessor|my_alu|right_shifter|select2|out[15]~58_combout  & ((\myprocessor|select_multdiv_mux|out[1]~55_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[15]~58_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[16]~59_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[15]~162_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[15]~162 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[15]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[15]~33 (
// Equation(s):
// \myprocessor|choose_readA_data|out[15]~33_combout  = (\myprocessor|choose_readA_data|out[16]~50_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[15]~43_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[15].a_dffe~q ))))

	.dataa(\myprocessor|my_regfile|register30|loop[15].a_dffe~q ),
	.datab(\myprocessor|select_write_data_1|out[15]~43_combout ),
	.datac(\myprocessor|choose_readA_data|out[16]~50_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[15]~33 .lut_mask = 16'hC0A0;
defparam \myprocessor|choose_readA_data|out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \myprocessor|DX_readA|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[15]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \myprocessor|lw_0|out[15]~31 (
// Equation(s):
// \myprocessor|lw_0|out[15]~31_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & ((\myprocessor|XM_op_result|loop[15].a_dffe~q ))) # (!\myprocessor|and_0~1_combout  & (\myprocessor|DX_readA|loop[15].a_dffe~q ))))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|DX_readA|loop[15].a_dffe~q ),
	.datac(\myprocessor|and_0~1_combout ),
	.datad(\myprocessor|XM_op_result|loop[15].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[15]~31 .lut_mask = 16'h5404;
defparam \myprocessor|lw_0|out[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[15]~163 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[15]~163_combout  = (\myprocessor|my_alu|data_result[0]~1_combout  & ((\myprocessor|lw_0|out[15]~31_combout ) # ((\myprocessor|and_2~3_combout  & \myprocessor|select_write_data_1|out[15]~43_combout ))))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|lw_0|out[15]~31_combout ),
	.datac(\myprocessor|and_2~3_combout ),
	.datad(\myprocessor|select_write_data_1|out[15]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[15]~163_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[15]~163 .lut_mask = 16'hA888;
defparam \myprocessor|select_multdiv_mux|out[15]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16_combout  = \myprocessor|lw_0|out[15]~32_combout  $ (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~15  $ (!\myprocessor|my_alu|choose_operandB|out[15]~17_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[15]~32_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|choose_operandB|out[15]~17_combout ),
	.cin(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16 .lut_mask = 16'h3CC3;
defparam \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[15]~164 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[15]~164_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16_combout ) # ((\myprocessor|select_multdiv_mux|out[15]~163_combout  & 
// \myprocessor|select_data_opB|out[15]~17_combout )))) # (!\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & (\myprocessor|select_multdiv_mux|out[15]~163_combout  & ((\myprocessor|select_data_opB|out[15]~17_combout ))))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[15]~163_combout ),
	.datac(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16_combout ),
	.datad(\myprocessor|select_data_opB|out[15]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[15]~164_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[15]~164 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[15]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[15]~300 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[15]~300_combout  = (\myprocessor|my_alu|data_result[0]~0_combout  & (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & ((\myprocessor|lw_0|out[15]~32_combout ) # (\myprocessor|select_data_opB|out[15]~17_combout ))))

	.dataa(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datab(\myprocessor|lw_0|out[15]~32_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|select_data_opB|out[15]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[15]~300_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[15]~300 .lut_mask = 16'hA080;
defparam \myprocessor|select_multdiv_mux|out[15]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[15]~165 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[15]~165_combout  = (\myprocessor|select_multdiv_mux|out[15]~164_combout ) # ((\myprocessor|select_multdiv_mux|out[15]~300_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[15]~23_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[15]~164_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[15]~23_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[15]~300_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[15]~165_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[15]~165 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[15]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[15]~166 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[15]~166_combout  = (\myprocessor|select_multdiv_mux|out[15]~162_combout ) # ((\myprocessor|select_multdiv_mux|out[15]~165_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~58_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[14]~22_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[15]~162_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[15]~165_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[14]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[15]~166_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[15]~166 .lut_mask = 16'hFEFC;
defparam \myprocessor|select_multdiv_mux|out[15]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder7|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout  $ 
// (((!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder7|my_xor .lut_mask = 16'hC3CC;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[15]~167 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[15]~167_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ) # 
// ((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder7|my_xor~combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// (\myprocessor|select_multdiv_mux|out[15]~166_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[15]~166_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[15]~167_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[15]~167 .lut_mask = 16'h98BA;
defparam \myprocessor|select_multdiv_mux|out[15]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[17]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[16]~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout  = \myprocessor|select_data_opB|out[16]~22_combout  $ (((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout  & \myprocessor|select_data_opB|out[31]~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[16]~22_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[16]~6 .lut_mask = 16'hC3CC;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[16].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[16].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[15]~168 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[15]~168_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[15]~167_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout )) # 
// (!\myprocessor|select_multdiv_mux|out[15]~167_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[15]~167_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~25_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[15]~167_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[15]~168_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[15]~168 .lut_mask = 16'hDAD0;
defparam \myprocessor|select_multdiv_mux|out[15]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N29
dffeas \myprocessor|XM_op_result|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[15]~168_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \myprocessor|lw_1|out[15]~30 (
// Equation(s):
// \myprocessor|lw_1|out[15]~30_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[15].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[15].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[15].a_dffe~q ),
	.datab(\myprocessor|and_1~0_combout ),
	.datac(\myprocessor|XM_op_result|loop[15].a_dffe~q ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[15]~30 .lut_mask = 16'h00E2;
defparam \myprocessor|lw_1|out[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \myprocessor|lw_1|out[15]~31 (
// Equation(s):
// \myprocessor|lw_1|out[15]~31_combout  = (\myprocessor|lw_1|out[15]~30_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[15]~43_combout ))

	.dataa(gnd),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|lw_1|out[15]~30_combout ),
	.datad(\myprocessor|select_write_data_1|out[15]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[15]~31 .lut_mask = 16'hFCF0;
defparam \myprocessor|lw_1|out[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \myprocessor|select_data_opB|out[15]~17 (
// Equation(s):
// \myprocessor|select_data_opB|out[15]~17_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[15]~31_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[15].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[15]~31_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|select_imm_or~0_combout ),
	.datac(\myprocessor|DX_ir|loop[15].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[15]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[15]~17 .lut_mask = 16'hFB40;
defparam \myprocessor|select_data_opB|out[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[15]~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[15]~17_combout ))

	.dataa(\myprocessor|select_data_opB|out[15]~17_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[15]~8 .lut_mask = 16'h0AFA;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[16]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[15].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[15].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[15]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[14].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[14].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17 .lut_mask = 16'hCCAA;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[13]~299 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[13]~299_combout  = (\myprocessor|lw_0|out[13]~34_combout  & (\myprocessor|my_alu|data_result[0]~0_combout  & (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & \myprocessor|select_data_opB|out[13]~19_combout )))

	.dataa(\myprocessor|lw_0|out[13]~34_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|select_data_opB|out[13]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[13]~299_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[13]~299 .lut_mask = 16'h0800;
defparam \myprocessor|select_multdiv_mux|out[13]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \myprocessor|select_imm_or~1 (
// Equation(s):
// \myprocessor|select_imm_or~1_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q ) # (!\myprocessor|select_imm_or~0_combout )

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|select_imm_or~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_imm_or~1 .lut_mask = 16'hAFAF;
defparam \myprocessor|select_imm_or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[13]~150 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[13]~150_combout  = (\myprocessor|lw_0|out[13]~34_combout ) # ((\myprocessor|select_imm_or~1_combout  & ((\myprocessor|lw_1|out[13]~27_combout ))) # (!\myprocessor|select_imm_or~1_combout  & 
// (\myprocessor|DX_ir|loop[13].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[13].a_dffe~q ),
	.datab(\myprocessor|select_imm_or~1_combout ),
	.datac(\myprocessor|lw_0|out[13]~34_combout ),
	.datad(\myprocessor|lw_1|out[13]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[13]~150_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[13]~150 .lut_mask = 16'hFEF2;
defparam \myprocessor|select_multdiv_mux|out[13]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[13]~151 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[13]~151_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[12]~20_combout ) # ((\myprocessor|my_alu|data_result[0]~2_combout  & 
// \myprocessor|select_multdiv_mux|out[13]~150_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (\myprocessor|my_alu|data_result[0]~2_combout  & (\myprocessor|select_multdiv_mux|out[13]~150_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[13]~150_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[12]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[13]~151_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[13]~151 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[13]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[13]~152 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[13]~152_combout  = (\myprocessor|select_multdiv_mux|out[13]~299_combout ) # ((\myprocessor|select_multdiv_mux|out[13]~151_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[13]~21_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[13]~21_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[13]~299_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[13]~151_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[13]~152_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[13]~152 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[13]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[13]~149 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[13]~149_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[14]~22_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[13]~20_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (\myprocessor|my_alu|right_shifter|select2|out[13]~20_combout  & (\myprocessor|select_multdiv_mux|out[1]~55_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[13]~20_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[14]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[13]~149_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[13]~149 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[13]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[13]~153 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[13]~153_combout  = (\myprocessor|select_multdiv_mux|out[13]~152_combout ) # ((\myprocessor|select_multdiv_mux|out[13]~149_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & 
// \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[13]~152_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[13]~149_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[13]~153_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[13]~153 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[13]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout  $ 
// (((!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout  & 
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~16_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder5|my_xor .lut_mask = 16'hE1F0;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[13]~154 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[13]~154_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder5|my_xor~combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// (\myprocessor|select_multdiv_mux|out[13]~153_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[13]~153_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[13]~154_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[13]~154 .lut_mask = 16'h98DC;
defparam \myprocessor|select_multdiv_mux|out[13]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[13]~155 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[13]~155_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[13]~154_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout )) # 
// (!\myprocessor|select_multdiv_mux|out[13]~154_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[13]~154_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~19_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[14]~17_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[13]~154_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[13]~155_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[13]~155 .lut_mask = 16'hDDA0;
defparam \myprocessor|select_multdiv_mux|out[13]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \myprocessor|XM_op_result|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[13]~155_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \myprocessor|MW_op_result|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[13].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \myprocessor|XM_readB|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|lw_1|out[13]~27_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[13].a_dffe~q ,\myprocessor|XM_readB|loop[12].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[13].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[13].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[13].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[13].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[13].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \myprocessor|MW_data_out|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[13].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[13]~41 (
// Equation(s):
// \myprocessor|select_write_data_1|out[13]~41_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & ((\myprocessor|MW_data_out|loop[13].a_dffe~q ))) # (!\myprocessor|W_control|and_10~combout  & 
// (\myprocessor|MW_op_result|loop[13].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|W_control|and_10~combout ),
	.datac(\myprocessor|MW_op_result|loop[13].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[13].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[13]~41 .lut_mask = 16'h5410;
defparam \myprocessor|select_write_data_1|out[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[13]~34 (
// Equation(s):
// \myprocessor|choose_readA_data|out[13]~34_combout  = (\myprocessor|choose_readA_data|out[16]~50_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[13]~41_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[13].a_dffe~q ))))

	.dataa(\myprocessor|my_regfile|register30|loop[13].a_dffe~q ),
	.datab(\myprocessor|select_write_data_1|out[13]~41_combout ),
	.datac(\myprocessor|choose_readA_data|out[16]~50_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[13]~34 .lut_mask = 16'hC0A0;
defparam \myprocessor|choose_readA_data|out[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \myprocessor|DX_readA|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[13]~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \myprocessor|lw_0|out[13]~33 (
// Equation(s):
// \myprocessor|lw_0|out[13]~33_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & ((\myprocessor|XM_op_result|loop[13].a_dffe~q ))) # (!\myprocessor|and_0~1_combout  & (\myprocessor|DX_readA|loop[13].a_dffe~q ))))

	.dataa(\myprocessor|DX_readA|loop[13].a_dffe~q ),
	.datab(\myprocessor|XM_op_result|loop[13].a_dffe~q ),
	.datac(\myprocessor|and_0~1_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[13]~33 .lut_mask = 16'h00CA;
defparam \myprocessor|lw_0|out[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \myprocessor|lw_0|out[13]~34 (
// Equation(s):
// \myprocessor|lw_0|out[13]~34_combout  = (\myprocessor|lw_0|out[13]~33_combout ) # ((\myprocessor|and_2~3_combout  & \myprocessor|select_write_data_1|out[13]~41_combout ))

	.dataa(gnd),
	.datab(\myprocessor|and_2~3_combout ),
	.datac(\myprocessor|select_write_data_1|out[13]~41_combout ),
	.datad(\myprocessor|lw_0|out[13]~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[13]~34 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_0|out[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[5]~9 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[5]~9_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[29]~64_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[13]~34_combout )))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[29]~64_combout ),
	.datad(\myprocessor|lw_0|out[13]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[5]~9 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|right_shifter|select8|out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[13]~21 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[13]~21_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[21]~46_combout ))))

	.dataa(\myprocessor|lw_0|out[21]~46_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[13]~21 .lut_mask = 16'hE020;
defparam \myprocessor|my_alu|right_shifter|select8|out[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[13]~22 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[13]~22_combout  = (\myprocessor|my_alu|right_shifter|select8|out[13]~21_combout ) # ((!\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|right_shifter|select8|out[5]~9_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[5]~9_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[13]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[13]~22 .lut_mask = 16'hFF30;
defparam \myprocessor|my_alu|right_shifter|select8|out[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[7]~14 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[7]~14_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select8|out[13]~22_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select8|out[11]~18_combout )))))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[13]~22_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[11]~18_combout ),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[7]~14 .lut_mask = 16'h88A0;
defparam \myprocessor|my_alu|right_shifter|select2|out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[6]~93 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[6]~93_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[7]~15_combout ) # (\myprocessor|my_alu|right_shifter|select2|out[7]~14_combout )))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[7]~15_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[7]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[6]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[6]~93 .lut_mask = 16'hF0A0;
defparam \myprocessor|select_multdiv_mux|out[6]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8_combout  = ((\myprocessor|my_alu|choose_operandB|out[4]~5_combout  $ (\myprocessor|lw_0|out[4]~15_combout  $ (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~7 )))) # (GND)
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9  = CARRY((\myprocessor|my_alu|choose_operandB|out[4]~5_combout  & ((\myprocessor|lw_0|out[4]~15_combout ) # (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~7 ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[4]~5_combout  & (\myprocessor|lw_0|out[4]~15_combout  & !\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~7 )))

	.dataa(\myprocessor|my_alu|choose_operandB|out[4]~5_combout ),
	.datab(\myprocessor|lw_0|out[4]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~7 ),
	.combout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8_combout ),
	.cout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10_combout  = (\myprocessor|lw_0|out[5]~17_combout  & ((\myprocessor|my_alu|choose_operandB|out[5]~6_combout  & (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9  & VCC)) # 
// (!\myprocessor|my_alu|choose_operandB|out[5]~6_combout  & (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9 )))) # (!\myprocessor|lw_0|out[5]~17_combout  & ((\myprocessor|my_alu|choose_operandB|out[5]~6_combout  & 
// (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9 )) # (!\myprocessor|my_alu|choose_operandB|out[5]~6_combout  & ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~11  = CARRY((\myprocessor|lw_0|out[5]~17_combout  & (!\myprocessor|my_alu|choose_operandB|out[5]~6_combout  & !\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9 )) # 
// (!\myprocessor|lw_0|out[5]~17_combout  & ((!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9 ) # (!\myprocessor|my_alu|choose_operandB|out[5]~6_combout ))))

	.dataa(\myprocessor|lw_0|out[5]~17_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~9 ),
	.combout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10_combout ),
	.cout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12_combout  = ((\myprocessor|lw_0|out[6]~13_combout  $ (\myprocessor|my_alu|choose_operandB|out[6]~8_combout  $ (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~11 )))) # (GND)
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~13  = CARRY((\myprocessor|lw_0|out[6]~13_combout  & ((\myprocessor|my_alu|choose_operandB|out[6]~8_combout ) # (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~11 ))) # 
// (!\myprocessor|lw_0|out[6]~13_combout  & (\myprocessor|my_alu|choose_operandB|out[6]~8_combout  & !\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~11 )))

	.dataa(\myprocessor|lw_0|out[6]~13_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~11 ),
	.combout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12_combout ),
	.cout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[6]~94 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[6]~94_combout  = (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12_combout  & ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[5]~8_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~58_combout )))) # (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12_combout  & (((\myprocessor|my_alu|left_shifter|select2|out[5]~8_combout  & \myprocessor|select_multdiv_mux|out[1]~58_combout ))))

	.dataa(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[5]~8_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[6]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[6]~94 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[6]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[6]~95 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[6]~95_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & (((\myprocessor|select_data_opB|out[6]~8_combout ) # (\myprocessor|lw_0|out[6]~13_combout )))) # (!\myprocessor|my_alu|data_result[0]~2_combout  & 
// (\myprocessor|my_alu|data_result[0]~1_combout  & (\myprocessor|select_data_opB|out[6]~8_combout  & \myprocessor|lw_0|out[6]~13_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datac(\myprocessor|select_data_opB|out[6]~8_combout ),
	.datad(\myprocessor|lw_0|out[6]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[6]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[6]~95 .lut_mask = 16'hECC0;
defparam \myprocessor|select_multdiv_mux|out[6]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[6]~5 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[6]~5_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[0]~5_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[4]~15_combout )))

	.dataa(\myprocessor|lw_0|out[0]~5_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[4]~15_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[6]~5 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_alu|left_shifter|select2|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[6]~10 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[6]~10_combout  = (!\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select2|out[6]~5_combout ))) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select2|out[6]~9_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[6]~9_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[6]~5_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout ),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[6]~10 .lut_mask = 16'h0C0A;
defparam \myprocessor|my_alu|left_shifter|select2|out[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[6]~96 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[6]~96_combout  = (\myprocessor|select_multdiv_mux|out[6]~94_combout ) # ((\myprocessor|select_multdiv_mux|out[6]~95_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[6]~10_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[6]~94_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[6]~95_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[6]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[6]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[6]~96 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[6]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[6]~1 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[6]~1_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[30]~60_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[14]~30_combout ))

	.dataa(\myprocessor|lw_0|out[14]~30_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[30]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[6]~1 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|right_shifter|select8|out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[6]~0 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[6]~0_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[22]~48_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[6]~13_combout ))))

	.dataa(\myprocessor|lw_0|out[6]~13_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[22]~48_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[6]~0 .lut_mask = 16'h3022;
defparam \myprocessor|my_alu|right_shifter|select8|out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[6]~2 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[6]~2_combout  = (\myprocessor|my_alu|right_shifter|select8|out[6]~0_combout ) # ((\myprocessor|my_alu|right_shifter|select8|out[6]~1_combout  & \myprocessor|DX_ir|loop[10].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[6]~1_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[6]~0_combout ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[6]~2 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_alu|right_shifter|select8|out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[10]~15 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[10]~15_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[31]~3_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[18]~36_combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[18]~36_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[10]~15 .lut_mask = 16'h88C0;
defparam \myprocessor|my_alu|right_shifter|select8|out[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select16|out[10]~0 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select16|out[10]~0_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[26]~54_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[10]~24_combout )))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[26]~54_combout ),
	.datad(\myprocessor|lw_0|out[10]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select16|out[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select16|out[10]~0 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|right_shifter|select16|out[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[10]~16 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[10]~16_combout  = (\myprocessor|my_alu|right_shifter|select8|out[10]~15_combout ) # ((!\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|right_shifter|select16|out[10]~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[10]~15_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select16|out[10]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[10]~16 .lut_mask = 16'hF3F0;
defparam \myprocessor|my_alu|right_shifter|select8|out[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[4]~9 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[4]~9_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select8|out[10]~16_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|right_shifter|select8|out[6]~2_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select8|out[6]~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[10]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[4]~9 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|right_shifter|select2|out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[6]~13 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[6]~13_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select2|out[6]~12_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|my_alu|right_shifter|select2|out[4]~9_combout ))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[4]~9_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[6]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[6]~13 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|right_shifter|select2|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[6]~97 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[6]~97_combout  = (\myprocessor|select_multdiv_mux|out[6]~93_combout ) # ((\myprocessor|select_multdiv_mux|out[6]~96_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[6]~13_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[6]~93_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[6]~96_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[6]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[6]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[6]~97 .lut_mask = 16'hFEFC;
defparam \myprocessor|select_multdiv_mux|out[6]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[6]~98 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[6]~98_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[6]~97_combout )))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[6]~97_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[6]~98_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[6]~98 .lut_mask = 16'hE5E0;
defparam \myprocessor|select_multdiv_mux|out[6]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~2_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~2 .lut_mask = 16'h0300;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[6]~99 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[6]~99_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout  $ (((!\myprocessor|select_multdiv_mux|out[6]~98_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~2_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[6]~98_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[6]~98_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[6]~99_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[6]~99 .lut_mask = 16'hCA9A;
defparam \myprocessor|select_multdiv_mux|out[6]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \myprocessor|XM_op_result|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[6]~99_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[5].a_dffe~q ,\myprocessor|XM_readB|loop[4].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004410410410;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[5].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[5].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[5].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[5].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[5].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \myprocessor|MW_data_out|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[5].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \myprocessor|MW_op_result|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[5].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[5]~64 (
// Equation(s):
// \myprocessor|select_write_data_1|out[5]~64_combout  = (\myprocessor|MW_ir|loop[31].a_dffe~q  & (((\myprocessor|MW_op_result|loop[5].a_dffe~q )))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|W_control|and_10~0_combout  & 
// (\myprocessor|MW_data_out|loop[5].a_dffe~q )) # (!\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_op_result|loop[5].a_dffe~q )))))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|MW_data_out|loop[5].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[5].a_dffe~q ),
	.datad(\myprocessor|W_control|and_10~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[5]~64 .lut_mask = 16'hE4F0;
defparam \myprocessor|select_write_data_1|out[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \myprocessor|PC_adder_1|add0|full_adder5|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a5  $ (((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4  & 
// \myprocessor|PC_adder_1|p_carry0|and7~0_combout )))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(gnd),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datad(\myprocessor|PC_adder_1|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add0|full_adder5|my_xor .lut_mask = 16'h5AF0;
defparam \myprocessor|PC_adder_1|add0|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N31
dffeas \myprocessor|MW_pc_plus_one|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[5]~65 (
// Equation(s):
// \myprocessor|select_write_data_1|out[5]~65_combout  = (\myprocessor|MW_ir|loop[29].a_dffe~q  & (\myprocessor|select_write_data_1|out[5]~64_combout )) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & ((\myprocessor|W_control|and_13~0_combout  & 
// ((\myprocessor|MW_pc_plus_one|loop[5].a_dffe~q ))) # (!\myprocessor|W_control|and_13~0_combout  & (\myprocessor|select_write_data_1|out[5]~64_combout ))))

	.dataa(\myprocessor|select_write_data_1|out[5]~64_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[5].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[5]~65 .lut_mask = 16'hB8AA;
defparam \myprocessor|select_write_data_1|out[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[5]~9 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[5]~9_combout  = (\myprocessor|X_control|and_17~0_combout  & (\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|DX_ir|loop[5].a_dffe~q ))

	.dataa(\myprocessor|X_control|and_17~0_combout ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[5].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[5]~9 .lut_mask = 16'h8800;
defparam \myprocessor|my_regfile|choose_r30|out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \myprocessor|my_regfile|register30|loop[5].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[5]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[5]~18 (
// Equation(s):
// \myprocessor|choose_readA_data|out[5]~18_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[5]~65_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[5].a_dffe~q ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[5].a_dffe~q ),
	.datac(\myprocessor|select_write_data_1|out[5]~65_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[5]~18 .lut_mask = 16'hA088;
defparam \myprocessor|choose_readA_data|out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \myprocessor|my_regfile|register31|loop[5].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[5]~65_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[5]~19 (
// Equation(s):
// \myprocessor|choose_readA_data|out[5]~19_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[5]~18_combout ) # ((\myprocessor|choose_readA_data|out[0]~6_combout  & 
// \myprocessor|my_regfile|register31|loop[5].a_dffe~q ))))

	.dataa(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.datab(\myprocessor|choose_readA_data|out[5]~18_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[5].a_dffe~q ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[5]~19 .lut_mask = 16'h00EC;
defparam \myprocessor|choose_readA_data|out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \myprocessor|DX_readA|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[5]~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \myprocessor|lw_0|out[5]~16 (
// Equation(s):
// \myprocessor|lw_0|out[5]~16_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|XM_op_result|loop[5].a_dffe~q ))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// (\myprocessor|DX_readA|loop[5].a_dffe~q )))) # (!\myprocessor|and_0~0_combout  & (\myprocessor|DX_readA|loop[5].a_dffe~q ))

	.dataa(\myprocessor|DX_readA|loop[5].a_dffe~q ),
	.datab(\myprocessor|XM_op_result|loop[5].a_dffe~q ),
	.datac(\myprocessor|and_0~0_combout ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[5]~16 .lut_mask = 16'hCAAA;
defparam \myprocessor|lw_0|out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \myprocessor|lw_0|out[5]~17 (
// Equation(s):
// \myprocessor|lw_0|out[5]~17_combout  = (\myprocessor|and_2~3_combout  & (\myprocessor|select_write_data_1|out[5]~65_combout )) # (!\myprocessor|and_2~3_combout  & ((\myprocessor|lw_0|out[5]~16_combout )))

	.dataa(\myprocessor|select_write_data_1|out[5]~65_combout ),
	.datab(gnd),
	.datac(\myprocessor|and_2~3_combout ),
	.datad(\myprocessor|lw_0|out[5]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[5]~17 .lut_mask = 16'hAFA0;
defparam \myprocessor|lw_0|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select16|out[21]~1 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select16|out[21]~1_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[5]~17_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[21]~46_combout )))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[5]~17_combout ),
	.datad(\myprocessor|lw_0|out[21]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select16|out[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select16|out[21]~1 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|left_shifter|select16|out[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[25]~24 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[25]~24_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (((!\myprocessor|DX_ir|loop[11].a_dffe~q  & \myprocessor|lw_0|out[13]~34_combout )))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select16|out[21]~1_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select16|out[21]~1_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[13]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[25]~24 .lut_mask = 16'h3A0A;
defparam \myprocessor|my_alu|left_shifter|select4|out[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[21]~25 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[21]~25_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select8|out[17]~4_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[25]~24_combout ))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[25]~24_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[17]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[21]~25 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|left_shifter|select4|out[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[24]~237 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[24]~237_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q 
//  & (\myprocessor|my_alu|left_shifter|select2|out[25]~24_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[25]~24_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[24]~237_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[24]~237 .lut_mask = 16'hA808;
defparam \myprocessor|select_multdiv_mux|out[24]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \myprocessor|select_data_opB|out[24]~0 (
// Equation(s):
// \myprocessor|select_data_opB|out[24]~0_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|lw_1|out[24]~49_combout )) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// ((\myprocessor|DX_ir|loop[16].a_dffe~q ))) # (!\myprocessor|select_imm_or~0_combout  & (\myprocessor|lw_1|out[24]~49_combout ))))

	.dataa(\myprocessor|lw_1|out[24]~49_combout ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datad(\myprocessor|select_imm_or~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[24]~0 .lut_mask = 16'hB8AA;
defparam \myprocessor|select_data_opB|out[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor~combout  = \myprocessor|select_data_opB|out[24]~0_combout  $ (((!\myprocessor|select_data_opB|out[22]~3_combout  & (!\myprocessor|select_data_opB|out[23]~2_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ))))

	.dataa(\myprocessor|select_data_opB|out[24]~0_combout ),
	.datab(\myprocessor|select_data_opB|out[22]~3_combout ),
	.datac(\myprocessor|select_data_opB|out[23]~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor .lut_mask = 16'hA9AA;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[24]~26 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[24]~26_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~combout  & (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor~combout )) # 
// (!\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[24]~0_combout )))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor~combout ),
	.datad(\myprocessor|select_data_opB|out[24]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[24]~26 .lut_mask = 16'h5F0A;
defparam \myprocessor|my_alu|choose_operandB|out[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[23]~25 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[23]~25_combout  = \myprocessor|select_data_opB|out[23]~2_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[22]~3_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout )))))

	.dataa(\myprocessor|select_data_opB|out[23]~2_combout ),
	.datab(\myprocessor|select_data_opB|out[22]~3_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[23]~25 .lut_mask = 16'h6A5A;
defparam \myprocessor|my_alu|choose_operandB|out[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry2|or1~0 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry2|or1~0_combout  = (\myprocessor|my_alu|choose_operandB|out[16]~18_combout  & ((\myprocessor|my_alu|my_adder|p_carry1|or1~7_combout ) # (\myprocessor|lw_0|out[16]~38_combout ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[16]~18_combout  & (\myprocessor|my_alu|my_adder|p_carry1|or1~7_combout  & \myprocessor|lw_0|out[16]~38_combout ))

	.dataa(\myprocessor|my_alu|choose_operandB|out[16]~18_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|my_adder|p_carry1|or1~7_combout ),
	.datad(\myprocessor|lw_0|out[16]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~0 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry2|or1~1 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry2|or1~1_combout  = (\myprocessor|lw_0|out[17]~40_combout  & ((\myprocessor|my_alu|choose_operandB|out[17]~19_combout ) # (\myprocessor|my_alu|my_adder|p_carry2|or1~0_combout ))) # (!\myprocessor|lw_0|out[17]~40_combout  
// & (\myprocessor|my_alu|choose_operandB|out[17]~19_combout  & \myprocessor|my_alu|my_adder|p_carry2|or1~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[17]~40_combout ),
	.datac(\myprocessor|my_alu|choose_operandB|out[17]~19_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry2|or1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry2|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~1 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry2|or1~2 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry2|or1~2_combout  = (\myprocessor|lw_0|out[18]~36_combout  & ((\myprocessor|my_alu|choose_operandB|out[18]~20_combout ) # (\myprocessor|my_alu|my_adder|p_carry2|or1~1_combout ))) # (!\myprocessor|lw_0|out[18]~36_combout  
// & (\myprocessor|my_alu|choose_operandB|out[18]~20_combout  & \myprocessor|my_alu|my_adder|p_carry2|or1~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(\myprocessor|my_alu|choose_operandB|out[18]~20_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry2|or1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry2|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~2 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry2|or1~3 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry2|or1~3_combout  = (\myprocessor|lw_0|out[19]~44_combout  & ((\myprocessor|my_alu|choose_operandB|out[19]~21_combout ) # (\myprocessor|my_alu|my_adder|p_carry2|or1~2_combout ))) # (!\myprocessor|lw_0|out[19]~44_combout  
// & (\myprocessor|my_alu|choose_operandB|out[19]~21_combout  & \myprocessor|my_alu|my_adder|p_carry2|or1~2_combout ))

	.dataa(\myprocessor|lw_0|out[19]~44_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|choose_operandB|out[19]~21_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry2|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry2|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~3 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry2|or1~4 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry2|or1~4_combout  = (\myprocessor|lw_0|out[20]~42_combout  & ((\myprocessor|my_alu|choose_operandB|out[20]~22_combout ) # (\myprocessor|my_alu|my_adder|p_carry2|or1~3_combout ))) # (!\myprocessor|lw_0|out[20]~42_combout  
// & (\myprocessor|my_alu|choose_operandB|out[20]~22_combout  & \myprocessor|my_alu|my_adder|p_carry2|or1~3_combout ))

	.dataa(\myprocessor|lw_0|out[20]~42_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|choose_operandB|out[20]~22_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry2|or1~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry2|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~4 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry2|or1~5 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry2|or1~5_combout  = (\myprocessor|my_alu|choose_operandB|out[21]~23_combout  & ((\myprocessor|lw_0|out[21]~46_combout ) # (\myprocessor|my_alu|my_adder|p_carry2|or1~4_combout ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[21]~23_combout  & (\myprocessor|lw_0|out[21]~46_combout  & \myprocessor|my_alu|my_adder|p_carry2|or1~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|choose_operandB|out[21]~23_combout ),
	.datac(\myprocessor|lw_0|out[21]~46_combout ),
	.datad(\myprocessor|my_alu|my_adder|p_carry2|or1~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry2|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~5 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[22]~24 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[22]~24_combout  = \myprocessor|select_data_opB|out[22]~3_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[22]~3_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[22]~24 .lut_mask = 16'hCC3C;
defparam \myprocessor|my_alu|choose_operandB|out[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry2|or1~6 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry2|or1~6_combout  = (\myprocessor|lw_0|out[22]~48_combout  & ((\myprocessor|my_alu|my_adder|p_carry2|or1~5_combout ) # (\myprocessor|my_alu|choose_operandB|out[22]~24_combout ))) # (!\myprocessor|lw_0|out[22]~48_combout  
// & (\myprocessor|my_alu|my_adder|p_carry2|or1~5_combout  & \myprocessor|my_alu|choose_operandB|out[22]~24_combout ))

	.dataa(\myprocessor|lw_0|out[22]~48_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|my_adder|p_carry2|or1~5_combout ),
	.datad(\myprocessor|my_alu|choose_operandB|out[22]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry2|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~6 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|p_carry2|or1~7 (
// Equation(s):
// \myprocessor|my_alu|my_adder|p_carry2|or1~7_combout  = (\myprocessor|lw_0|out[23]~52_combout  & ((\myprocessor|my_alu|choose_operandB|out[23]~25_combout ) # (\myprocessor|my_alu|my_adder|p_carry2|or1~6_combout ))) # (!\myprocessor|lw_0|out[23]~52_combout  
// & (\myprocessor|my_alu|choose_operandB|out[23]~25_combout  & \myprocessor|my_alu|my_adder|p_carry2|or1~6_combout ))

	.dataa(\myprocessor|lw_0|out[23]~52_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[23]~25_combout ),
	.datac(\myprocessor|my_alu|my_adder|p_carry2|or1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|p_carry2|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~7 .lut_mask = 16'hE8E8;
defparam \myprocessor|my_alu|my_adder|p_carry2|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_alu|my_adder|p_carry2|or1~7_combout )

	.dataa(\myprocessor|my_alu|my_adder|p_carry2|or1~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1 .lut_mask = 16'h00AA;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2_combout  = (\myprocessor|my_alu|choose_operandB|out[24]~26_combout  & ((\myprocessor|lw_0|out[24]~50_combout  & (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout  & VCC)) # 
// (!\myprocessor|lw_0|out[24]~50_combout  & (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout )))) # (!\myprocessor|my_alu|choose_operandB|out[24]~26_combout  & ((\myprocessor|lw_0|out[24]~50_combout  & 
// (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout )) # (!\myprocessor|lw_0|out[24]~50_combout  & ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~3  = CARRY((\myprocessor|my_alu|choose_operandB|out[24]~26_combout  & (!\myprocessor|lw_0|out[24]~50_combout  & !\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_alu|choose_operandB|out[24]~26_combout  & ((!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout ) # (!\myprocessor|lw_0|out[24]~50_combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[24]~26_combout ),
	.datab(\myprocessor|lw_0|out[24]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[24]~236 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[24]~236_combout  = (\myprocessor|select_data_opB|out[24]~0_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[24]~50_combout )))) # 
// (!\myprocessor|select_data_opB|out[24]~0_combout  & (((\myprocessor|my_alu|data_result[0]~2_combout  & \myprocessor|lw_0|out[24]~50_combout ))))

	.dataa(\myprocessor|select_data_opB|out[24]~0_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datad(\myprocessor|lw_0|out[24]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[24]~236_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[24]~236 .lut_mask = 16'hF8A0;
defparam \myprocessor|select_multdiv_mux|out[24]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[24]~238 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[24]~238_combout  = (\myprocessor|select_multdiv_mux|out[24]~237_combout ) # ((\myprocessor|select_multdiv_mux|out[24]~236_combout ) # ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2_combout  & 
// \myprocessor|my_alu|decoder|decoder0|and1~1_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[24]~237_combout ),
	.datab(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[24]~236_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[24]~238_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[24]~238 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[24]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[25]~48 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[25]~48_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[27]~56_combout ))))

	.dataa(\myprocessor|lw_0|out[27]~56_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[25]~48 .lut_mask = 16'hE020;
defparam \myprocessor|my_alu|right_shifter|select2|out[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[25]~47 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[25]~47_combout  = (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[29]~64_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|lw_0|out[25]~58_combout )))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[29]~64_combout ),
	.datac(\myprocessor|lw_0|out[25]~58_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[25]~47 .lut_mask = 16'h4450;
defparam \myprocessor|my_alu|right_shifter|select2|out[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[25]~49 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[25]~49_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q ) # ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|DX_ir|loop[11].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[25]~49 .lut_mask = 16'hFEAE;
defparam \myprocessor|my_alu|right_shifter|select2|out[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[25]~50 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[25]~50_combout  = (\myprocessor|my_alu|right_shifter|select2|out[25]~49_combout  & (((\myprocessor|lw_0|out[31]~3_combout )))) # (!\myprocessor|my_alu|right_shifter|select2|out[25]~49_combout  & 
// ((\myprocessor|my_alu|right_shifter|select2|out[25]~48_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[25]~47_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[25]~48_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[25]~47_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[25]~49_combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[25]~50 .lut_mask = 16'hFE0E;
defparam \myprocessor|my_alu|right_shifter|select2|out[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[24]~44 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[24]~44_combout  = (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[28]~62_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|lw_0|out[24]~50_combout )))))

	.dataa(\myprocessor|lw_0|out[28]~62_combout ),
	.datab(\myprocessor|lw_0|out[24]~50_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[24]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[24]~44 .lut_mask = 16'h0A0C;
defparam \myprocessor|my_alu|right_shifter|select2|out[24]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[24]~45 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[24]~45_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[30]~60_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|lw_0|out[26]~54_combout )))))

	.dataa(\myprocessor|lw_0|out[30]~60_combout ),
	.datab(\myprocessor|lw_0|out[26]~54_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[24]~45 .lut_mask = 16'hA0C0;
defparam \myprocessor|my_alu|right_shifter|select2|out[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[24]~46 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[24]~46_combout  = (\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout  & (((\myprocessor|lw_0|out[31]~3_combout )))) # (!\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout  & 
// ((\myprocessor|my_alu|right_shifter|select2|out[24]~44_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[24]~45_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[24]~44_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[24]~45_combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[24]~46 .lut_mask = 16'hFE32;
defparam \myprocessor|my_alu|right_shifter|select2|out[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[24]~235 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[24]~235_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[25]~50_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[24]~46_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (((\myprocessor|select_multdiv_mux|out[1]~55_combout  & \myprocessor|my_alu|right_shifter|select2|out[24]~46_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[25]~50_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[24]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[24]~235_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[24]~235 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[24]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[24]~240 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[24]~240_combout  = (\myprocessor|select_multdiv_mux|out[24]~238_combout ) # ((\myprocessor|select_multdiv_mux|out[24]~235_combout ) # ((\myprocessor|select_multdiv_mux|out[25]~239_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[25]~239_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[24]~238_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[24]~235_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[24]~240_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[24]~240 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[24]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[24]~241 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[24]~241_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[24]~240_combout )))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[24]~240_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[24]~241_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[24]~241 .lut_mask = 16'hD9C8;
defparam \myprocessor|select_multdiv_mux|out[24]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3_combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout  & 
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout  & 
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3_combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[24]~242 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[24]~242_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout  $ (((!\myprocessor|select_multdiv_mux|out[24]~241_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[24]~241_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[24]~241_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[24]~242_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[24]~242 .lut_mask = 16'hE2A6;
defparam \myprocessor|select_multdiv_mux|out[24]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \myprocessor|XM_op_result|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[24]~242_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[24]~40 (
// Equation(s):
// \myprocessor|choose_readB_data|out[24]~40_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[24]~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datad(\myprocessor|select_write_data_1|out[24]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[24]~40 .lut_mask = 16'hF000;
defparam \myprocessor|choose_readB_data|out[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \myprocessor|DX_readB|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[24]~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \myprocessor|lw_1|out[24]~48 (
// Equation(s):
// \myprocessor|lw_1|out[24]~48_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[24].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[24].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[24].a_dffe~q ),
	.datab(\myprocessor|DX_readB|loop[24].a_dffe~q ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[24]~48 .lut_mask = 16'h0A0C;
defparam \myprocessor|lw_1|out[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \myprocessor|lw_1|out[24]~49 (
// Equation(s):
// \myprocessor|lw_1|out[24]~49_combout  = (\myprocessor|lw_1|out[24]~48_combout ) # ((\myprocessor|and_3~10_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[24]~52_combout )))

	.dataa(\myprocessor|lw_1|out[24]~48_combout ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|select_write_data_1|out[24]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[24]~49 .lut_mask = 16'hAEAA;
defparam \myprocessor|lw_1|out[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \myprocessor|XM_readB|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[24]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[25].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[25].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[25].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[25].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[25].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \myprocessor|MW_data_out|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[25].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[25]~53 (
// Equation(s):
// \myprocessor|select_write_data_1|out[25]~53_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[25].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[25].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[25].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[25].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[25].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[25]~53 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[25]~46 (
// Equation(s):
// \myprocessor|choose_readA_data|out[25]~46_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[25]~53_combout )))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|writereadA_and~5_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|select_write_data_1|out[25]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[25]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[25]~46 .lut_mask = 16'h0400;
defparam \myprocessor|choose_readA_data|out[25]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \myprocessor|DX_readA|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[25]~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \myprocessor|lw_0|out[25]~57 (
// Equation(s):
// \myprocessor|lw_0|out[25]~57_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|and_0~0_combout  & ((\myprocessor|XM_op_result|loop[25].a_dffe~q ))) # (!\myprocessor|and_0~0_combout  & (\myprocessor|DX_readA|loop[25].a_dffe~q 
// )))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|DX_readA|loop[25].a_dffe~q ))

	.dataa(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datab(\myprocessor|DX_readA|loop[25].a_dffe~q ),
	.datac(\myprocessor|XM_op_result|loop[25].a_dffe~q ),
	.datad(\myprocessor|and_0~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[25]~57 .lut_mask = 16'hE4CC;
defparam \myprocessor|lw_0|out[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \myprocessor|lw_0|out[25]~58 (
// Equation(s):
// \myprocessor|lw_0|out[25]~58_combout  = (\myprocessor|and_2~3_combout  & (((!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[25]~53_combout )))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[25]~57_combout ))

	.dataa(\myprocessor|lw_0|out[25]~57_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|and_2~3_combout ),
	.datad(\myprocessor|select_write_data_1|out[25]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[25]~58 .lut_mask = 16'h3A0A;
defparam \myprocessor|lw_0|out[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout  = (!\myprocessor|lw_0|out[2]~7_combout  & (!\myprocessor|lw_0|out[0]~5_combout  & (!\myprocessor|lw_0|out[1]~11_combout  & !\myprocessor|lw_0|out[3]~9_combout )))

	.dataa(\myprocessor|lw_0|out[2]~7_combout ),
	.datab(\myprocessor|lw_0|out[0]~5_combout ),
	.datac(\myprocessor|lw_0|out[1]~11_combout ),
	.datad(\myprocessor|lw_0|out[3]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout  = (!\myprocessor|lw_0|out[6]~13_combout  & (\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout  & (!\myprocessor|lw_0|out[5]~17_combout  & 
// !\myprocessor|lw_0|out[4]~15_combout )))

	.dataa(\myprocessor|lw_0|out[6]~13_combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|lw_0|out[5]~17_combout ),
	.datad(\myprocessor|lw_0|out[4]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout  = (!\myprocessor|lw_0|out[9]~22_combout  & (!\myprocessor|lw_0|out[8]~19_combout  & (!\myprocessor|lw_0|out[7]~21_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout )))

	.dataa(\myprocessor|lw_0|out[9]~22_combout ),
	.datab(\myprocessor|lw_0|out[8]~19_combout ),
	.datac(\myprocessor|lw_0|out[7]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout  = (!\myprocessor|lw_0|out[10]~24_combout  & (!\myprocessor|lw_0|out[11]~28_combout  & (!\myprocessor|lw_0|out[12]~26_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout )))

	.dataa(\myprocessor|lw_0|out[10]~24_combout ),
	.datab(\myprocessor|lw_0|out[11]~28_combout ),
	.datac(\myprocessor|lw_0|out[12]~26_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout  = (!\myprocessor|lw_0|out[14]~30_combout  & (!\myprocessor|lw_0|out[13]~34_combout  & (!\myprocessor|lw_0|out[15]~32_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout )))

	.dataa(\myprocessor|lw_0|out[14]~30_combout ),
	.datab(\myprocessor|lw_0|out[13]~34_combout ),
	.datac(\myprocessor|lw_0|out[15]~32_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout  = (!\myprocessor|lw_0|out[16]~38_combout  & (!\myprocessor|lw_0|out[18]~36_combout  & (!\myprocessor|lw_0|out[17]~40_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout )))

	.dataa(\myprocessor|lw_0|out[16]~38_combout ),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(\myprocessor|lw_0|out[17]~40_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout  = (!\myprocessor|lw_0|out[19]~44_combout  & (!\myprocessor|lw_0|out[21]~46_combout  & (!\myprocessor|lw_0|out[20]~42_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout )))

	.dataa(\myprocessor|lw_0|out[19]~44_combout ),
	.datab(\myprocessor|lw_0|out[21]~46_combout ),
	.datac(\myprocessor|lw_0|out[20]~42_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout  = (!\myprocessor|lw_0|out[24]~50_combout  & (!\myprocessor|lw_0|out[22]~48_combout  & (!\myprocessor|lw_0|out[23]~52_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout )))

	.dataa(\myprocessor|lw_0|out[24]~50_combout ),
	.datab(\myprocessor|lw_0|out[22]~48_combout ),
	.datac(\myprocessor|lw_0|out[23]~52_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout  = (!\myprocessor|lw_0|out[27]~56_combout  & (!\myprocessor|lw_0|out[25]~58_combout  & (!\myprocessor|lw_0|out[26]~54_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout )))

	.dataa(\myprocessor|lw_0|out[27]~56_combout ),
	.datab(\myprocessor|lw_0|out[25]~58_combout ),
	.datac(\myprocessor|lw_0|out[26]~54_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2~combout  = (!\myprocessor|lw_0|out[29]~64_combout  & (!\myprocessor|lw_0|out[30]~60_combout  & (!\myprocessor|lw_0|out[28]~62_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout )))

	.dataa(\myprocessor|lw_0|out[29]~64_combout ),
	.datab(\myprocessor|lw_0|out[30]~60_combout ),
	.datac(\myprocessor|lw_0|out[28]~62_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[31]~30 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[31]~30_combout  = \myprocessor|lw_0|out[31]~3_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2~combout )))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[31]~30 .lut_mask = 16'hCC3C;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor~combout  = \myprocessor|lw_0|out[30]~60_combout  $ (((!\myprocessor|lw_0|out[29]~64_combout  & (!\myprocessor|lw_0|out[28]~62_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ))))

	.dataa(\myprocessor|lw_0|out[29]~64_combout ),
	.datab(\myprocessor|lw_0|out[30]~60_combout ),
	.datac(\myprocessor|lw_0|out[28]~62_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor .lut_mask = 16'hC9CC;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|lw_0|out[30]~60_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[30]~60_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27 .lut_mask = 16'h0CFC;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28_combout  = \myprocessor|lw_0|out[29]~64_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[28]~62_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout )))))

	.dataa(\myprocessor|lw_0|out[29]~64_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|lw_0|out[28]~62_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28 .lut_mask = 16'h6A66;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29_combout  = \myprocessor|lw_0|out[28]~62_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout )))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[28]~62_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29 .lut_mask = 16'hF05A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[59].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[59].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[59].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[59].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[59].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[59].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor~combout  = \myprocessor|lw_0|out[27]~56_combout  $ (((!\myprocessor|lw_0|out[25]~58_combout  & (!\myprocessor|lw_0|out[26]~54_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ))))

	.dataa(\myprocessor|lw_0|out[27]~56_combout ),
	.datab(\myprocessor|lw_0|out[25]~58_combout ),
	.datac(\myprocessor|lw_0|out[26]~54_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor .lut_mask = 16'hA9AA;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|lw_0|out[27]~56_combout ))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[27]~56_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26 .lut_mask = 16'h50FA;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24_combout  = \myprocessor|lw_0|out[26]~54_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[25]~58_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|lw_0|out[26]~54_combout ),
	.datac(\myprocessor|lw_0|out[25]~58_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24 .lut_mask = 16'h6C66;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout  = \myprocessor|select_data_opB|out[1]~7_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & \myprocessor|select_data_opB|out[0]~4_combout )))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|select_data_opB|out[1]~7_combout ),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0 .lut_mask = 16'h6C6C;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N3
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[2]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout  = \myprocessor|select_data_opB|out[2]~6_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[0]~4_combout ) # 
// (\myprocessor|select_data_opB|out[1]~7_combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(\myprocessor|select_data_opB|out[1]~7_combout ),
	.datad(\myprocessor|select_data_opB|out[2]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[2]~19 .lut_mask = 16'h57A8;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[2].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[2].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N11
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[1].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N5
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[0].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|select_data_opB|out[0]~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~9 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~9_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~8 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~8 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~8 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[27]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~8 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~9_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~9 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~9_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[27]~84_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[58].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[58].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[58].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[58].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[58].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[58].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~8  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[26]~24_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~8 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~23 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~23_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~23 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N5
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[57].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[57].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[57].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[57].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[57].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[57].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82 .lut_mask = 16'hCC8C;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25_combout  = \myprocessor|lw_0|out[25]~58_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout )))

	.dataa(\myprocessor|lw_0|out[25]~58_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25 .lut_mask = 16'hAA66;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor~combout  = \myprocessor|lw_0|out[24]~50_combout  $ (((!\myprocessor|lw_0|out[23]~52_combout  & (!\myprocessor|lw_0|out[22]~48_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ))))

	.dataa(\myprocessor|lw_0|out[23]~52_combout ),
	.datab(\myprocessor|lw_0|out[22]~48_combout ),
	.datac(\myprocessor|lw_0|out[24]~50_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor .lut_mask = 16'hE1F0;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|lw_0|out[24]~50_combout ))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[24]~50_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23 .lut_mask = 16'h50FA;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~3 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[25]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~6 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~22 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~22_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~22 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N31
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[56].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[56].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[56].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[56].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[56].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[56].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80 .lut_mask = 16'hF0B0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[24]~23_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~2_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[24]~80_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4 .lut_mask = 16'hE2E2;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N29
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[55].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[55].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[55].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[55].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[55].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[55].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66 .lut_mask = 16'hE0F0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout  = \myprocessor|lw_0|out[23]~52_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[22]~48_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|lw_0|out[22]~48_combout ),
	.datac(\myprocessor|lw_0|out[23]~52_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22 .lut_mask = 16'h785A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout  = \myprocessor|lw_0|out[22]~48_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout )))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|lw_0|out[22]~48_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21 .lut_mask = 16'hCC66;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~15 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~15_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13  & VCC)) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13 )))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13 )) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~16  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  & (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13 )) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13 ) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~15_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~16 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~15 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~15_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N9
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[53].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[53].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[53].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[53].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[53].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[53].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor~combout  = \myprocessor|lw_0|out[21]~46_combout  $ (((!\myprocessor|lw_0|out[20]~42_combout  & (\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout 
//  & !\myprocessor|lw_0|out[19]~44_combout ))))

	.dataa(\myprocessor|lw_0|out[20]~42_combout ),
	.datab(\myprocessor|lw_0|out[21]~46_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout ),
	.datad(\myprocessor|lw_0|out[19]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor .lut_mask = 16'hCC9C;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor~combout )) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[21]~46_combout )))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor~combout ),
	.datad(\myprocessor|lw_0|out[21]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0 .lut_mask = 16'h5F0A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout  = \myprocessor|lw_0|out[20]~42_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[19]~44_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout )))))

	.dataa(\myprocessor|lw_0|out[20]~42_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|lw_0|out[19]~44_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1 .lut_mask = 16'h6A66;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~12 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~12_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~11 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~11 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~11 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~11 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~12_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~12 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~12_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~10_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~11  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~10_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~10 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~10_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[20]~59_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22 .lut_mask = 16'hEE44;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N13
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60 .lut_mask = 16'hAA8A;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout  = \myprocessor|lw_0|out[19]~44_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|lw_0|out[19]~44_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2 .lut_mask = 16'hF03C;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor~combout  = \myprocessor|lw_0|out[18]~36_combout  $ (((!\myprocessor|lw_0|out[16]~38_combout  & (!\myprocessor|lw_0|out[17]~40_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ))))

	.dataa(\myprocessor|lw_0|out[16]~38_combout ),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(\myprocessor|lw_0|out[17]~40_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor .lut_mask = 16'hC9CC;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor~combout )) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[18]~36_combout )))

	.dataa(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor~combout ),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(gnd),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3 .lut_mask = 16'h55CC;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~8_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~7 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~7 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~7 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~7 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~8 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~8_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[19]~60_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N3
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~6 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~6_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~7  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~6_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~6_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[18]~61_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~6_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout  = \myprocessor|lw_0|out[17]~40_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[16]~38_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout )))))

	.dataa(\myprocessor|lw_0|out[16]~38_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|lw_0|out[17]~40_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4 .lut_mask = 16'h783C;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout  = \myprocessor|lw_0|out[16]~38_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|lw_0|out[16]~38_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5 .lut_mask = 16'hF03C;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~4_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~3 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~4_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~4_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[17]~62_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~2_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[16]~63_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25 .lut_mask = 16'hEE44;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor~combout  = \myprocessor|lw_0|out[15]~32_combout  $ (((!\myprocessor|lw_0|out[14]~30_combout  & (\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout 
//  & !\myprocessor|lw_0|out[13]~34_combout ))))

	.dataa(\myprocessor|lw_0|out[14]~30_combout ),
	.datab(\myprocessor|lw_0|out[15]~32_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout ),
	.datad(\myprocessor|lw_0|out[13]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor .lut_mask = 16'hCC9C;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|lw_0|out[15]~32_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[15]~32_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6 .lut_mask = 16'h0CFC;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout  = \myprocessor|lw_0|out[14]~30_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[13]~34_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|lw_0|out[13]~34_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout ),
	.datad(\myprocessor|lw_0|out[14]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7 .lut_mask = 16'h758A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73 .lut_mask = 16'hAA8A;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout  = \myprocessor|lw_0|out[13]~34_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout )))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout ),
	.datad(\myprocessor|lw_0|out[13]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8 .lut_mask = 16'hF50A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~16_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~17  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~16_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~17 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~16 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~16_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[14]~73_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~feeder (
// Equation(s):
// \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~feeder_combout  = \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N27
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68 .lut_mask = 16'hF0B0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~13 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~13_combout  = ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout  $ (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~12 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~12 ))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~12 )))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~12 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~13_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~14 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~13 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~13_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[13]~68_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~feeder (
// Equation(s):
// \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~feeder_combout  = \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N21
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69 .lut_mask = 16'hCC8C;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor~combout  = \myprocessor|lw_0|out[12]~26_combout  $ (((!\myprocessor|lw_0|out[10]~24_combout  & (!\myprocessor|lw_0|out[11]~28_combout  & 
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ))))

	.dataa(\myprocessor|lw_0|out[10]~24_combout ),
	.datab(\myprocessor|lw_0|out[12]~26_combout ),
	.datac(\myprocessor|lw_0|out[11]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor .lut_mask = 16'hC9CC;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|lw_0|out[12]~26_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[12]~26_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9 .lut_mask = 16'h0CFC;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout  = \myprocessor|lw_0|out[11]~28_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[10]~24_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|lw_0|out[10]~24_combout ),
	.datac(\myprocessor|lw_0|out[11]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10 .lut_mask = 16'h785A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~11 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~11_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10  & VCC)) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10 )))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10 )) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~12  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout  & (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10 )) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10 ) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~11_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~12 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~11 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~11_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[12]~69_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70 .lut_mask = 16'hE0F0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout  = \myprocessor|lw_0|out[10]~24_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout )))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[10]~24_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11 .lut_mask = 16'hF05A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~9 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~9_combout  = ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout  $ (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~8 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~8 ))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~8 )))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~8 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~9_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~10 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~9 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~9_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[11]~70_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N11
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~7_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~8  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~7_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~8 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~7 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~7_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[10]~71_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor~combout  = \myprocessor|lw_0|out[9]~22_combout  $ (((!\myprocessor|lw_0|out[8]~19_combout  & (\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout  
// & !\myprocessor|lw_0|out[7]~21_combout ))))

	.dataa(\myprocessor|lw_0|out[8]~19_combout ),
	.datab(\myprocessor|lw_0|out[9]~22_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout ),
	.datad(\myprocessor|lw_0|out[7]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor .lut_mask = 16'hCC9C;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|lw_0|out[9]~22_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[9]~22_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor~combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12 .lut_mask = 16'h0FCC;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout  = \myprocessor|lw_0|out[8]~19_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[7]~21_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout )))))

	.dataa(\myprocessor|lw_0|out[7]~21_combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout ),
	.datac(\myprocessor|lw_0|out[8]~19_combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13 .lut_mask = 16'h4BF0;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~5_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~3 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~5_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~6 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~5 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~5_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[9]~72_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~2_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[8]~67_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N29
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14_combout  = \myprocessor|lw_0|out[7]~21_combout  $ (((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout  & \myprocessor|select_data_opB|out[31]~1_combout )))

	.dataa(\myprocessor|lw_0|out[7]~21_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14 .lut_mask = 16'hA5AA;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor~combout  = \myprocessor|lw_0|out[6]~13_combout  $ (((\myprocessor|lw_0|out[5]~17_combout ) # ((\myprocessor|lw_0|out[4]~15_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ))))

	.dataa(\myprocessor|lw_0|out[6]~13_combout ),
	.datab(\myprocessor|lw_0|out[5]~17_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|lw_0|out[4]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor .lut_mask = 16'h5565;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|lw_0|out[6]~13_combout ))

	.dataa(\myprocessor|lw_0|out[6]~13_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~16_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~14 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~17  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~14 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~14 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~14 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~16_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~17 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~16 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~16_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[6]~79_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout  = \myprocessor|lw_0|out[5]~17_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[4]~15_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ),
	.datab(\myprocessor|lw_0|out[4]~15_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|lw_0|out[5]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16 .lut_mask = 16'h2FD0;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~13 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~13_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11  & VCC)) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11 )))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11 )) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~14  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout  & (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11 )) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11 ) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~13_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~14 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~13 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~13_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[5]~78_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~13_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77 .lut_mask = 16'hE0F0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout  = \myprocessor|lw_0|out[4]~15_combout  $ (((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout  & \myprocessor|select_data_opB|out[31]~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|lw_0|out[4]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17 .lut_mask = 16'hCF30;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor~combout  = \myprocessor|lw_0|out[3]~9_combout  $ (((\myprocessor|lw_0|out[2]~7_combout ) # ((\myprocessor|lw_0|out[1]~11_combout ) # (\myprocessor|lw_0|out[0]~5_combout ))))

	.dataa(\myprocessor|lw_0|out[2]~7_combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(\myprocessor|lw_0|out[0]~5_combout ),
	.datad(\myprocessor|lw_0|out[3]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor .lut_mask = 16'h01FE;
defparam \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor~combout )) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[3]~9_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor~combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|lw_0|out[3]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~10_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~8 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~8 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~8 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~8 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~10_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~10 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~10_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[4]~77_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75 .lut_mask = 16'hE0F0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~7_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~8  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~7_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~8 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~7 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~7_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[3]~75_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~7_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N13
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout  = \myprocessor|lw_0|out[2]~7_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|lw_0|out[1]~11_combout ) # (\myprocessor|lw_0|out[0]~5_combout )))))

	.dataa(\myprocessor|lw_0|out[2]~7_combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|lw_0|out[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19 .lut_mask = 16'h5A6A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout  = \myprocessor|lw_0|out[1]~11_combout  $ (((\myprocessor|lw_0|out[0]~5_combout  & \myprocessor|select_data_opB|out[31]~1_combout )))

	.dataa(\myprocessor|lw_0|out[1]~11_combout ),
	.datab(\myprocessor|lw_0|out[0]~5_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20 .lut_mask = 16'h6A6A;
defparam \myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~5_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~4 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~4 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~4 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~4 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~5_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~6 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~5 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~5_combout )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~5_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[2]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[33].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[33].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[33].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[33].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[33].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[33].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~3 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~3_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~4  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~3_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~4 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~3 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~3_combout )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~3_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[32].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[32].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[32].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[32].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[32].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q ) # (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[32].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~0_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout  & (\myprocessor|lw_0|out[0]~5_combout  $ (VCC))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout  & (\myprocessor|lw_0|out[0]~5_combout  & VCC))
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout  & \myprocessor|lw_0|out[0]~5_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout ),
	.datab(\myprocessor|lw_0|out[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~0_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~1 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~0 .lut_mask = 16'h6688;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~19 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~19_combout  = \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83_combout  $ (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~17  $ 
// (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14_combout ),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~17 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~19 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~19_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[7]~83_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N27
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout ) # 
// ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout  & \myprocessor|lw_0|out[0]~5_combout )))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout  & 
// (\myprocessor|lw_0|out[0]~5_combout  & \myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout ),
	.datab(\myprocessor|lw_0|out[0]~5_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[1]~64_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[1]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe~q  & \myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[34].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~0_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[2]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1_combout  & \myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe~q )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[3]~18_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~1_combout ),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[35].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2 .lut_mask = 16'hE8C0;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2_combout  & \myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe~q )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[4]~17_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~2_combout ),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[36].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3 .lut_mask = 16'hE8C0;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3_combout ) # 
// ((\myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe~q  & 
// (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[5]~16_combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[37].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[38].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[6]~15_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[39].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[7]~14_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1 .lut_mask = 16'h00CC;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~19 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~19_combout  = \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74_combout  $ (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~17  $ 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6_combout ),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~17 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~19 .lut_mask = 16'h5AA5;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~19_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[15]~74_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N25
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6_combout ) # 
// ((\myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe~q  & 
// (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[40].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[8]~13_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry0|orG~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0 .lut_mask = 16'hEC80;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[41].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[9]~12_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[42].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[10]~11_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[11]~10_combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[43].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3 .lut_mask = 16'hEC80;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[44].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[12]~9_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[45].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[13]~8_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe~q  & \myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[46].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~5_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[14]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[47].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[15]~6_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7_combout )

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1 .lut_mask = 16'h00AA;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~18 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~18_combout  = \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout  $ (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~16  $ 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout ),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~16 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~18 .lut_mask = 16'h5AA5;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~18_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[54].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[54].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[54].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[54].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[54].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[54].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65 .lut_mask = 16'hC8CC;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~7_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout ) # 
// ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  & \myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout )))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout  & 
// (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout  & \myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~7 .lut_mask = 16'hE8C0;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~0_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ) # 
// ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout )))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout  & 
// ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ) # (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[22]~65_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[23]~66_combout ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[23]~22_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[22]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~0 .lut_mask = 16'hFCA8;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7_combout ) # 
// ((\myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe~q  & 
// (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[48].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[16]~5_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry1|or1~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout  & (\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe~q  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[17]~4_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[49].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2 .lut_mask = 16'hEA80;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2_combout ) # 
// ((\myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe~q  & 
// (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[50].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[18]~3_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3_combout ) # 
// ((\myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe~q  & 
// (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[51].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[19]~2_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4_combout ) # 
// ((\myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout )))) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe~q  & 
// (\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[52].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[20]~1_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5 .lut_mask = 16'hF880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~6 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~6_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~0_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout  & 
// ((\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5_combout ) # (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5_combout  & \myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[21]~58_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~0_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~5_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[21]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~6 .lut_mask = 16'hC880;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~8 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~8_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~7_combout ) # (\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~7_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~8 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~8_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|p_carry2|or1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1 .lut_mask = 16'h00CC;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~12 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~12_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~13  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[28]~29_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~10 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~12_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~12 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~14_combout  = ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout  $ (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28_combout  $ 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~13 )))) # (GND)
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15  = CARRY((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout  & ((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28_combout ) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~13 ))) # (!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout  & (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~13 )))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[29]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~13 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~14 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15  & VCC)) # (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15 )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15 ) # (GND)))))
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~17  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15 )) # (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15 ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[30]~27_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout ),
	.cout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~17 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout  = \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout  $ (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~17  $ 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg2|out[31]~30_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg2|out[31]~30_combout ),
	.cin(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~17 ),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18 .lut_mask = 16'h3CC3;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~24 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~24_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout )) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~24 .lut_mask = 16'hACAC;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N9
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[62].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[62].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[62].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[62].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[62].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[62].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37 .lut_mask = 16'hAA8A;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~25 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~25_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~25 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[61].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[61].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[61].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[61].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[61].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[61].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~14_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[29]~85_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[60].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[60].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[60].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[60].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout  = (\myprocessor|my_multdiv|multiply|myReg|loop[60].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[60].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86 .lut_mask = 16'hF0D0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~12_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[28]~86_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \myprocessor|and_mul_o~4 (
// Equation(s):
// \myprocessor|and_mul_o~4_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout  & (((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout  & 
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout )) # (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ))) # (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout  
// & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout ) # (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout 
// ))))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_mul_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_mul_o~4 .lut_mask = 16'h8F0E;
defparam \myprocessor|and_mul_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~0_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[32]~36_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~9 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~9_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout  & 
// \myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout )))) # (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~9 .lut_mask = 16'hE444;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~10 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~10_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout  & \myprocessor|my_multdiv|multiply|and33_1|my_and~9_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_1|my_and~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~10 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~9 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~9_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (((!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout )))) # (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~9 .lut_mask = 16'h111B;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~10 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~10_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout  & 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout  & \myprocessor|my_multdiv|multiply|and33_2|my_and~9_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_2|my_and~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~10 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \myprocessor|and_mul_o~5 (
// Equation(s):
// \myprocessor|and_mul_o~5_combout  = (\myprocessor|and_mul_o~4_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout  & (\myprocessor|my_multdiv|multiply|and33_1|my_and~10_combout ))) # 
// (!\myprocessor|and_mul_o~4_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout  & ((\myprocessor|my_multdiv|multiply|and33_2|my_and~10_combout ))))

	.dataa(\myprocessor|and_mul_o~4_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ),
	.datac(\myprocessor|my_multdiv|multiply|and33_1|my_and~10_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_2|my_and~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_mul_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_mul_o~5 .lut_mask = 16'h9180;
defparam \myprocessor|and_mul_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~6 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~6_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ) # 
// ((!\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout  & !\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~6 .lut_mask = 16'h3031;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~7_combout  = (\myprocessor|my_multdiv|multiply|and33_2|my_and~6_combout  & ((!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(\myprocessor|my_multdiv|multiply|and33_2|my_and~6_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~7 .lut_mask = 16'h30F0;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~8 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~8_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4_combout  & (\myprocessor|my_multdiv|multiply|and33_2|my_and~7_combout  & 
// ((!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ) # (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_2|my_and~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~8 .lut_mask = 16'h0700;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~5_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18_combout  & 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15_combout  & !\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~5 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~0_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25_combout  & 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24_combout  & !\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~0 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~1_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout  & 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21_combout  & \myprocessor|my_multdiv|multiply|and33_2|my_and~0_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_2|my_and~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~2_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4_combout  & (\myprocessor|my_multdiv|multiply|and33_2|my_and~1_combout  & 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24_combout  & !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4_combout ),
	.datab(\myprocessor|my_multdiv|multiply|and33_2|my_and~1_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~2 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~3 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~3_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22_combout  & (\myprocessor|my_multdiv|multiply|and33_2|my_and~2_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|and33_2|my_and~2_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~3 .lut_mask = 16'h0050;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~4_combout  = (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20_combout  & 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14_combout  & \myprocessor|my_multdiv|multiply|and33_2|my_and~3_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_2|my_and~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~4 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \myprocessor|and_mul_o~1 (
// Equation(s):
// \myprocessor|and_mul_o~1_combout  = ((!\myprocessor|my_multdiv|multiply|and33_2|my_and~4_combout ) # (!\myprocessor|my_multdiv|multiply|and33_2|my_and~5_combout )) # (!\myprocessor|my_multdiv|multiply|and33_2|my_and~8_combout )

	.dataa(\myprocessor|my_multdiv|multiply|and33_2|my_and~8_combout ),
	.datab(\myprocessor|my_multdiv|multiply|and33_2|my_and~5_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|and33_2|my_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_mul_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_mul_o~1 .lut_mask = 16'h77FF;
defparam \myprocessor|and_mul_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~5 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~5_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15_combout  & \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~12_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~18_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~15_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~5 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~0_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24_combout  & \myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~23_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~25_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~24_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~0 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~1 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~1_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21_combout  & \myprocessor|my_multdiv|multiply|and33_1|my_and~0_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~18_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~15_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~21_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_1|my_and~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~1 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~2 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~2_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24_combout  & 
// (\myprocessor|my_multdiv|multiply|and33_1|my_and~1_combout  & \myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add1|full_adder0|my_xor~4_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~24_combout ),
	.datac(\myprocessor|my_multdiv|multiply|and33_1|my_and~1_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~2 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~3 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~3_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21_combout  & 
// \myprocessor|my_multdiv|multiply|and33_1|my_and~2_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~22_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~21_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|and33_1|my_and~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~3 .lut_mask = 16'h8800;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~4 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~4_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14_combout  & \myprocessor|my_multdiv|multiply|and33_1|my_and~3_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~17_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~20_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~14_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_1|my_and~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~4 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~6 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~6_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ) # 
// ((\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout  & \myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[25]~82_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~21_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_32bit|out[26]~81_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~6 .lut_mask = 16'hC8C0;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~7_combout  = (\myprocessor|my_multdiv|multiply|and33_1|my_and~6_combout  & ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout ) # 
// (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(\myprocessor|my_multdiv|multiply|and33_1|my_and~6_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~7 .lut_mask = 16'hF030;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_1|my_and~8 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_1|my_and~8_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4_combout  & (\myprocessor|my_multdiv|multiply|and33_1|my_and~7_combout  & 
// ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout ) # (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~7_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_1|my_and~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_1|my_and~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~8 .lut_mask = 16'hB000;
defparam \myprocessor|my_multdiv|multiply|and33_1|my_and~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \myprocessor|and_mul_o~2 (
// Equation(s):
// \myprocessor|and_mul_o~2_combout  = ((!\myprocessor|my_multdiv|multiply|and33_1|my_and~8_combout ) # (!\myprocessor|my_multdiv|multiply|and33_1|my_and~4_combout )) # (!\myprocessor|my_multdiv|multiply|and33_1|my_and~5_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|and33_1|my_and~5_combout ),
	.datac(\myprocessor|my_multdiv|multiply|and33_1|my_and~4_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_1|my_and~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_mul_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_mul_o~2 .lut_mask = 16'h3FFF;
defparam \myprocessor|and_mul_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \myprocessor|and_mul_o~3 (
// Equation(s):
// \myprocessor|and_mul_o~3_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout  & ((\myprocessor|and_mul_o~2_combout ))) # (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout  & 
// (\myprocessor|and_mul_o~1_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ),
	.datab(\myprocessor|and_mul_o~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|and_mul_o~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_mul_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_mul_o~3 .lut_mask = 16'hEE44;
defparam \myprocessor|and_mul_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \myprocessor|and_mul_o~6 (
// Equation(s):
// \myprocessor|and_mul_o~6_combout  = (\myprocessor|and_mul_o~0_combout  & ((\myprocessor|my_multdiv|data_exception~10_combout ) # ((\myprocessor|and_mul_o~3_combout ) # (!\myprocessor|and_mul_o~5_combout ))))

	.dataa(\myprocessor|and_mul_o~0_combout ),
	.datab(\myprocessor|my_multdiv|data_exception~10_combout ),
	.datac(\myprocessor|and_mul_o~5_combout ),
	.datad(\myprocessor|and_mul_o~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_mul_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_mul_o~6 .lut_mask = 16'hAA8A;
defparam \myprocessor|and_mul_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[1]~22 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[1]~22_combout  = (\myprocessor|mul_or_div_started~combout  & (!\myprocessor|and_mul_o~6_combout  & ((\myprocessor|DX_ir|loop[2].a_dffe~q ) # (!\myprocessor|and_add_o~1_combout )))) # 
// (!\myprocessor|mul_or_div_started~combout  & (((\myprocessor|DX_ir|loop[2].a_dffe~q )) # (!\myprocessor|and_add_o~1_combout )))

	.dataa(\myprocessor|mul_or_div_started~combout ),
	.datab(\myprocessor|and_add_o~1_combout ),
	.datac(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datad(\myprocessor|and_mul_o~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[1]~22 .lut_mask = 16'h51F3;
defparam \myprocessor|my_regfile|choose_r30|out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[1]~23 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[1]~23_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|X_control|and_17~0_combout  & (\myprocessor|DX_ir|loop[1].a_dffe~q )) # (!\myprocessor|X_control|and_17~0_combout  & 
// ((\myprocessor|my_regfile|choose_r30|out[1]~22_combout ))))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|my_regfile|choose_r30|out[1]~22_combout ))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|X_control|and_17~0_combout ),
	.datac(\myprocessor|DX_ir|loop[1].a_dffe~q ),
	.datad(\myprocessor|my_regfile|choose_r30|out[1]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[1]~23 .lut_mask = 16'hF780;
defparam \myprocessor|my_regfile|choose_r30|out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \myprocessor|my_regfile|register30|loop[1].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[1]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[1]~12 (
// Equation(s):
// \myprocessor|choose_readA_data|out[1]~12_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|select_write_data_1|out[1]~60_combout )) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|my_regfile|register30|loop[1].a_dffe~q )))))

	.dataa(\myprocessor|select_write_data_1|out[1]~60_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[1].a_dffe~q ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[1]~12 .lut_mask = 16'hA0C0;
defparam \myprocessor|choose_readA_data|out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \myprocessor|my_regfile|register31|loop[1].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[1]~60_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[1]~13 (
// Equation(s):
// \myprocessor|choose_readA_data|out[1]~13_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[1]~12_combout ) # ((\myprocessor|my_regfile|register31|loop[1].a_dffe~q  & 
// \myprocessor|choose_readA_data|out[0]~6_combout ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|choose_readA_data|out[1]~12_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[1].a_dffe~q ),
	.datad(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[1]~13 .lut_mask = 16'h5444;
defparam \myprocessor|choose_readA_data|out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \myprocessor|DX_readA|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readA_data|out[1]~13_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \myprocessor|lw_0|out[1]~10 (
// Equation(s):
// \myprocessor|lw_0|out[1]~10_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[1].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[1].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[1].a_dffe~q ))))

	.dataa(\myprocessor|and_0~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[1].a_dffe~q ),
	.datac(\myprocessor|DX_readA|loop[1].a_dffe~q ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[1]~10 .lut_mask = 16'hD8F0;
defparam \myprocessor|lw_0|out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \myprocessor|lw_0|out[1]~11 (
// Equation(s):
// \myprocessor|lw_0|out[1]~11_combout  = (\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[1]~60_combout ))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[1]~10_combout ))

	.dataa(\myprocessor|lw_0|out[1]~10_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[1]~60_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[1]~11 .lut_mask = 16'hF0AA;
defparam \myprocessor|lw_0|out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[7]~7 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[7]~7_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[1]~11_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[5]~17_combout )))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[1]~11_combout ),
	.datad(\myprocessor|lw_0|out[5]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[7]~7 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|left_shifter|select2|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[5]~8 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[5]~8_combout  = (\myprocessor|my_alu|left_shifter|select2|out[4]~4_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|lw_0|out[3]~9_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select2|out[7]~7_combout )))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[4]~4_combout ),
	.datac(\myprocessor|lw_0|out[3]~9_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[7]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[5]~8 .lut_mask = 16'hC480;
defparam \myprocessor|my_alu|left_shifter|select2|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[5]~88 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[5]~88_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & (((\myprocessor|select_data_opB|out[5]~9_combout ) # (\myprocessor|lw_0|out[5]~17_combout )))) # (!\myprocessor|my_alu|data_result[0]~2_combout  & 
// (\myprocessor|my_alu|data_result[0]~1_combout  & (\myprocessor|select_data_opB|out[5]~9_combout  & \myprocessor|lw_0|out[5]~17_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datac(\myprocessor|select_data_opB|out[5]~9_combout ),
	.datad(\myprocessor|lw_0|out[5]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[5]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[5]~88 .lut_mask = 16'hECC0;
defparam \myprocessor|select_multdiv_mux|out[5]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[4]~6 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[4]~6_combout  = (\myprocessor|my_alu|left_shifter|select2|out[4]~4_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|lw_0|out[2]~7_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select2|out[6]~5_combout )))))

	.dataa(\myprocessor|lw_0|out[2]~7_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[6]~5_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[4]~6 .lut_mask = 16'hB800;
defparam \myprocessor|my_alu|left_shifter|select2|out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[5]~87 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[5]~87_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[4]~6_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & 
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datac(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[5]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[5]~87 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[5]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[5]~89 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[5]~89_combout  = (\myprocessor|select_multdiv_mux|out[5]~88_combout ) # ((\myprocessor|select_multdiv_mux|out[5]~87_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[5]~8_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[5]~8_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[5]~88_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[5]~87_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[5]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[5]~89 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[5]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[5]~11 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[5]~11_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select8|out[11]~18_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select8|out[7]~7_combout )))))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[11]~18_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[7]~7_combout ),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[5]~11 .lut_mask = 16'hD800;
defparam \myprocessor|my_alu|right_shifter|select2|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[5]~8 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[5]~8_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[21]~46_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[5]~17_combout ))))

	.dataa(\myprocessor|lw_0|out[5]~17_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[21]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[5]~8 .lut_mask = 16'h0E02;
defparam \myprocessor|my_alu|right_shifter|select8|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[5]~10 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[5]~10_combout  = (\myprocessor|my_alu|right_shifter|select8|out[5]~8_combout ) # ((\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|right_shifter|select8|out[5]~9_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[5]~9_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[5]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[5]~10 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_alu|right_shifter|select8|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[5]~8 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[5]~8_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select8|out[9]~14_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select8|out[5]~10_combout )))

	.dataa(\myprocessor|my_alu|right_shifter|select8|out[9]~14_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[5]~10_combout ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[5]~8 .lut_mask = 16'hAACC;
defparam \myprocessor|my_alu|right_shifter|select2|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[5]~86 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[5]~86_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[5]~11_combout ) # ((!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// \myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[5]~11_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[5]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[5]~86 .lut_mask = 16'hB0A0;
defparam \myprocessor|select_multdiv_mux|out[5]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[5]~90 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[5]~90_combout  = (\myprocessor|select_multdiv_mux|out[5]~89_combout ) # ((\myprocessor|select_multdiv_mux|out[5]~86_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[6]~13_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~61_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[5]~89_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[6]~13_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[5]~86_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[5]~90 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout  $ 
// (((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout ) # (!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder5|my_xor .lut_mask = 16'h3C0F;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[5]~91 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[5]~91_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ) # 
// (\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder5|my_xor~combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[5]~90_combout  & 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[5]~90_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[5]~91 .lut_mask = 16'hCEC2;
defparam \myprocessor|select_multdiv_mux|out[5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[5]~92 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[5]~92_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[5]~91_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ))) # 
// (!\myprocessor|select_multdiv_mux|out[5]~91_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[5]~91_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[5]~91_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[5]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[5]~92 .lut_mask = 16'hF388;
defparam \myprocessor|select_multdiv_mux|out[5]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N15
dffeas \myprocessor|XM_op_result|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[5]~92_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \myprocessor|XM_readB|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[15]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[15].a_dffe~q ,\myprocessor|XM_readB|loop[14].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[14].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[14].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[14].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[14].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[14].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \myprocessor|MW_data_out|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[14].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \myprocessor|MW_op_result|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[14].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[14]~42 (
// Equation(s):
// \myprocessor|select_write_data_1|out[14]~42_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & (\myprocessor|MW_data_out|loop[14].a_dffe~q )) # (!\myprocessor|W_control|and_10~combout  & 
// ((\myprocessor|MW_op_result|loop[14].a_dffe~q )))))

	.dataa(\myprocessor|MW_data_out|loop[14].a_dffe~q ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|MW_op_result|loop[14].a_dffe~q ),
	.datad(\myprocessor|W_control|and_10~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[14]~42 .lut_mask = 16'h2230;
defparam \myprocessor|select_write_data_1|out[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[14]~30 (
// Equation(s):
// \myprocessor|choose_readB_data|out[14]~30_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[14].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[14]~42_combout )))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datac(\myprocessor|my_regfile|register30|loop[14].a_dffe~q ),
	.datad(\myprocessor|select_write_data_1|out[14]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[14]~30 .lut_mask = 16'hA280;
defparam \myprocessor|choose_readB_data|out[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \myprocessor|DX_readB|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[14]~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \myprocessor|lw_1|out[14]~28 (
// Equation(s):
// \myprocessor|lw_1|out[14]~28_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[14].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[14].a_dffe~q ))))

	.dataa(\myprocessor|and_1~0_combout ),
	.datab(\myprocessor|DX_readB|loop[14].a_dffe~q ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|XM_op_result|loop[14].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[14]~28 .lut_mask = 16'h0E04;
defparam \myprocessor|lw_1|out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \myprocessor|lw_1|out[14]~29 (
// Equation(s):
// \myprocessor|lw_1|out[14]~29_combout  = (\myprocessor|lw_1|out[14]~28_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[14]~42_combout ))

	.dataa(gnd),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|select_write_data_1|out[14]~42_combout ),
	.datad(\myprocessor|lw_1|out[14]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[14]~29 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \myprocessor|XM_readB|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|lw_1|out[14]~29_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[15].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[15].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[15].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[15].a_dffe~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|MW_data_out|loop[15].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \myprocessor|MW_data_out|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[15].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \myprocessor|MW_op_result|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[15].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[15]~43 (
// Equation(s):
// \myprocessor|select_write_data_1|out[15]~43_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & (\myprocessor|MW_data_out|loop[15].a_dffe~q )) # (!\myprocessor|W_control|and_10~combout  & 
// ((\myprocessor|MW_op_result|loop[15].a_dffe~q )))))

	.dataa(\myprocessor|W_control|and_10~combout ),
	.datab(\myprocessor|MW_data_out|loop[15].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[15].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[15]~43 .lut_mask = 16'h00D8;
defparam \myprocessor|select_write_data_1|out[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \myprocessor|lw_0|out[15]~32 (
// Equation(s):
// \myprocessor|lw_0|out[15]~32_combout  = (\myprocessor|lw_0|out[15]~31_combout ) # ((\myprocessor|select_write_data_1|out[15]~43_combout  & \myprocessor|and_2~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[15]~43_combout ),
	.datac(\myprocessor|lw_0|out[15]~31_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[15]~32 .lut_mask = 16'hFCF0;
defparam \myprocessor|lw_0|out[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[7]~6 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[7]~6_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[23]~52_combout ) # ((\myprocessor|DX_ir|loop[10].a_dffe~q )))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (((!\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|lw_0|out[7]~21_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[23]~52_combout ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[7]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[7]~6 .lut_mask = 16'hADA8;
defparam \myprocessor|my_alu|right_shifter|select8|out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[7]~7 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[7]~7_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select8|out[7]~6_combout  & ((\myprocessor|lw_0|out[31]~3_combout ))) # 
// (!\myprocessor|my_alu|right_shifter|select8|out[7]~6_combout  & (\myprocessor|lw_0|out[15]~32_combout )))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select8|out[7]~6_combout ))))

	.dataa(\myprocessor|lw_0|out[15]~32_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[7]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[7]~7 .lut_mask = 16'hF388;
defparam \myprocessor|my_alu|right_shifter|select8|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[7]~15 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[7]~15_combout  = (!\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select8|out[9]~14_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|my_alu|right_shifter|select8|out[7]~7_combout ))))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[7]~7_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[9]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[7]~15 .lut_mask = 16'h5410;
defparam \myprocessor|my_alu|right_shifter|select2|out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14_combout  = \myprocessor|my_alu|choose_operandB|out[7]~9_combout  $ (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~13  $ (\myprocessor|lw_0|out[7]~21_combout ))

	.dataa(\myprocessor|my_alu|choose_operandB|out[7]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|lw_0|out[7]~21_combout ),
	.cin(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~13 ),
	.combout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14 .lut_mask = 16'hA55A;
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[7]~101 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[7]~101_combout  = (\myprocessor|select_data_opB|out[7]~12_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|lw_0|out[7]~21_combout  & \myprocessor|my_alu|data_result[0]~1_combout )))) # 
// (!\myprocessor|select_data_opB|out[7]~12_combout  & (\myprocessor|lw_0|out[7]~21_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ))))

	.dataa(\myprocessor|select_data_opB|out[7]~12_combout ),
	.datab(\myprocessor|lw_0|out[7]~21_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[7]~101_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[7]~101 .lut_mask = 16'hEE80;
defparam \myprocessor|select_multdiv_mux|out[7]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[7]~102 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[7]~102_combout  = (\myprocessor|select_multdiv_mux|out[7]~101_combout ) # ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14_combout  & \myprocessor|my_alu|decoder|decoder0|and1~1_combout ))

	.dataa(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_multdiv_mux|out[7]~101_combout ),
	.datad(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[7]~102_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[7]~102 .lut_mask = 16'hFAF0;
defparam \myprocessor|select_multdiv_mux|out[7]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[7]~100 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[7]~100_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[6]~10_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[7]~12_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (((\myprocessor|my_alu|left_shifter|select2|out[7]~12_combout  & \myprocessor|select_multdiv_mux|out[1]~52_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[6]~10_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[7]~12_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[7]~100_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[7]~100 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[7]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[7]~103 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[7]~103_combout  = (\myprocessor|select_multdiv_mux|out[7]~102_combout ) # ((\myprocessor|select_multdiv_mux|out[7]~100_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~61_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[8]~17_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[7]~102_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[7]~100_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[8]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[7]~103_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[7]~103 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[7]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[7]~104 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[7]~104_combout  = (\myprocessor|select_multdiv_mux|out[7]~103_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[7]~15_combout ) # 
// (\myprocessor|my_alu|right_shifter|select2|out[7]~14_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[7]~15_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[7]~103_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[7]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[7]~104_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[7]~104 .lut_mask = 16'hFCEC;
defparam \myprocessor|select_multdiv_mux|out[7]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder7|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout  $ 
// (((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout ) # ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~20_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~17_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder7|my_xor .lut_mask = 16'h3633;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[7]~105 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[7]~105_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ) # 
// ((\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder7|my_xor~combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// (\myprocessor|select_multdiv_mux|out[7]~104_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[7]~104_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[7]~105_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[7]~105 .lut_mask = 16'hBA98;
defparam \myprocessor|select_multdiv_mux|out[7]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[7]~106 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[7]~106_combout  = (\myprocessor|select_multdiv_mux|out[7]~105_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout ) # ((!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))) 
// # (!\myprocessor|select_multdiv_mux|out[7]~105_combout  & (((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11_combout  & \myprocessor|XM_op_result|loop[6].a_dffe~1_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~23_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[7]~105_combout ),
	.datad(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[7]~106_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[7]~106 .lut_mask = 16'hACF0;
defparam \myprocessor|select_multdiv_mux|out[7]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N23
dffeas \myprocessor|XM_op_result|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[7]~106_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \myprocessor|lw_0|out[7]~20 (
// Equation(s):
// \myprocessor|lw_0|out[7]~20_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & ((\myprocessor|XM_op_result|loop[7].a_dffe~q ))) # (!\myprocessor|and_0~1_combout  & (\myprocessor|DX_readA|loop[7].a_dffe~q ))))

	.dataa(\myprocessor|and_0~1_combout ),
	.datab(\myprocessor|DX_readA|loop[7].a_dffe~q ),
	.datac(\myprocessor|XM_op_result|loop[7].a_dffe~q ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[7]~20 .lut_mask = 16'h00E4;
defparam \myprocessor|lw_0|out[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \myprocessor|lw_0|out[7]~21 (
// Equation(s):
// \myprocessor|lw_0|out[7]~21_combout  = (\myprocessor|lw_0|out[7]~20_combout ) # ((\myprocessor|select_write_data_1|out[7]~67_combout  & \myprocessor|and_2~3_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[7]~67_combout ),
	.datac(\myprocessor|lw_0|out[7]~20_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[7]~21 .lut_mask = 16'hFCF0;
defparam \myprocessor|lw_0|out[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[23]~9 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[23]~9_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[15]~32_combout )) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// ((\myprocessor|lw_0|out[23]~52_combout )))))

	.dataa(\myprocessor|lw_0|out[15]~32_combout ),
	.datab(\myprocessor|lw_0|out[23]~52_combout ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[23]~9 .lut_mask = 16'h00AC;
defparam \myprocessor|my_alu|left_shifter|select8|out[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[23]~10 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[23]~10_combout  = (\myprocessor|my_alu|left_shifter|select8|out[23]~9_combout ) # ((!\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[7]~21_combout  & \myprocessor|DX_ir|loop[11].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[7]~21_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[23]~9_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[23]~10 .lut_mask = 16'hF4F0;
defparam \myprocessor|my_alu|left_shifter|select8|out[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[25]~24 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[25]~24_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select8|out[19]~8_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select8|out[23]~10_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select8|out[23]~10_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[19]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[25]~24 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|left_shifter|select2|out[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[23]~229 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[23]~229_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q 
//  & (\myprocessor|my_alu|left_shifter|select2|out[25]~24_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[25]~24_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[23]~229_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[23]~229 .lut_mask = 16'hC840;
defparam \myprocessor|select_multdiv_mux|out[23]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[23]~227 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[23]~227_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[20]~23_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  
// & ((\myprocessor|my_alu|left_shifter|select4|out[22]~27_combout )))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[20]~23_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[22]~27_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[23]~227_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[23]~227 .lut_mask = 16'hAC00;
defparam \myprocessor|select_multdiv_mux|out[23]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[23]~41 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[23]~41_combout  = (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[27]~56_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|lw_0|out[23]~52_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[23]~52_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[27]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[23]~41 .lut_mask = 16'h5404;
defparam \myprocessor|my_alu|right_shifter|select2|out[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[23]~42 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[23]~42_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|lw_0|out[29]~64_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|lw_0|out[25]~58_combout ))))

	.dataa(\myprocessor|lw_0|out[25]~58_combout ),
	.datab(\myprocessor|lw_0|out[29]~64_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[23]~42 .lut_mask = 16'hC0A0;
defparam \myprocessor|my_alu|right_shifter|select2|out[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[23]~43 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[23]~43_combout  = (\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout  & (((\myprocessor|lw_0|out[31]~3_combout )))) # (!\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout  & 
// ((\myprocessor|my_alu|right_shifter|select2|out[23]~41_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[23]~42_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[23]~41_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[23]~42_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[23]~43 .lut_mask = 16'hCCFA;
defparam \myprocessor|my_alu|right_shifter|select2|out[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[23]~228 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[23]~228_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[24]~46_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[23]~43_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (\myprocessor|my_alu|right_shifter|select2|out[23]~43_combout  & (\myprocessor|select_multdiv_mux|out[1]~55_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[23]~43_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[24]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[23]~228_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[23]~228 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[23]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[23]~230 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[23]~230_combout  = (\myprocessor|select_multdiv_mux|out[23]~229_combout ) # ((\myprocessor|select_multdiv_mux|out[23]~227_combout ) # (\myprocessor|select_multdiv_mux|out[23]~228_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[23]~229_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[23]~227_combout ),
	.datac(gnd),
	.datad(\myprocessor|select_multdiv_mux|out[23]~228_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[23]~230_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[23]~230 .lut_mask = 16'hFFEE;
defparam \myprocessor|select_multdiv_mux|out[23]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14_combout  = (\myprocessor|lw_0|out[22]~48_combout  & ((\myprocessor|my_alu|choose_operandB|out[22]~24_combout  & (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13  & VCC)) # 
// (!\myprocessor|my_alu|choose_operandB|out[22]~24_combout  & (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13 )))) # (!\myprocessor|lw_0|out[22]~48_combout  & ((\myprocessor|my_alu|choose_operandB|out[22]~24_combout  & 
// (!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13 )) # (!\myprocessor|my_alu|choose_operandB|out[22]~24_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~15  = CARRY((\myprocessor|lw_0|out[22]~48_combout  & (!\myprocessor|my_alu|choose_operandB|out[22]~24_combout  & !\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13 )) # 
// (!\myprocessor|lw_0|out[22]~48_combout  & ((!\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13 ) # (!\myprocessor|my_alu|choose_operandB|out[22]~24_combout ))))

	.dataa(\myprocessor|lw_0|out[22]~48_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[22]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~13 ),
	.combout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16_combout  = \myprocessor|lw_0|out[23]~52_combout  $ (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~15  $ (!\myprocessor|my_alu|choose_operandB|out[23]~25_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[23]~52_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|choose_operandB|out[23]~25_combout ),
	.cin(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16 .lut_mask = 16'h3CC3;
defparam \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[23]~231 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[23]~231_combout  = (\myprocessor|select_data_opB|out[23]~2_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[23]~52_combout )))) # 
// (!\myprocessor|select_data_opB|out[23]~2_combout  & (\myprocessor|my_alu|data_result[0]~2_combout  & ((\myprocessor|lw_0|out[23]~52_combout ))))

	.dataa(\myprocessor|select_data_opB|out[23]~2_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datad(\myprocessor|lw_0|out[23]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[23]~231_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[23]~231 .lut_mask = 16'hEC88;
defparam \myprocessor|select_multdiv_mux|out[23]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[23]~232 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[23]~232_combout  = (\myprocessor|select_multdiv_mux|out[23]~230_combout ) # ((\myprocessor|select_multdiv_mux|out[23]~231_combout ) # ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16_combout  & 
// \myprocessor|my_alu|decoder|decoder0|and1~1_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[23]~230_combout ),
	.datab(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[23]~231_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[23]~232_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[23]~232 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[23]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder7|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout  $ 
// (((!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout  & 
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder7|my_xor .lut_mask = 16'hC9CC;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[23]~233 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[23]~233_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder7|my_xor~combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// (\myprocessor|select_multdiv_mux|out[23]~232_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[23]~232_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add2|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[23]~233_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[23]~233 .lut_mask = 16'hA4F4;
defparam \myprocessor|select_multdiv_mux|out[23]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[23]~234 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[23]~234_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[23]~233_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout )) # 
// (!\myprocessor|select_multdiv_mux|out[23]~233_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[23]~233_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~25_combout ),
	.datac(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[23]~233_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[23]~234_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[23]~234 .lut_mask = 16'hDDA0;
defparam \myprocessor|select_multdiv_mux|out[23]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \myprocessor|XM_op_result|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[23]~234_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N15
dffeas \myprocessor|MW_op_result|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[23].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N29
dffeas \myprocessor|XM_readB|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[22]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \myprocessor|XM_readB|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[23]~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[23].a_dffe~q ,\myprocessor|XM_readB|loop[22].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[23].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[23].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[23].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[23].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[23].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \myprocessor|MW_data_out|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[23].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[23]~51 (
// Equation(s):
// \myprocessor|select_write_data_1|out[23]~51_combout  = (\myprocessor|MW_ir|loop[31].a_dffe~q  & (((\myprocessor|MW_op_result|loop[23].a_dffe~q )))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|W_control|and_10~0_combout  & 
// ((\myprocessor|MW_data_out|loop[23].a_dffe~q ))) # (!\myprocessor|W_control|and_10~0_combout  & (\myprocessor|MW_op_result|loop[23].a_dffe~q ))))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|W_control|and_10~0_combout ),
	.datac(\myprocessor|MW_op_result|loop[23].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[23].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[23]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[23]~51 .lut_mask = 16'hF4B0;
defparam \myprocessor|select_write_data_1|out[23]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[23]~39 (
// Equation(s):
// \myprocessor|choose_readB_data|out[23]~39_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[23]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datad(\myprocessor|select_write_data_1|out[23]~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[23]~39 .lut_mask = 16'hF000;
defparam \myprocessor|choose_readB_data|out[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \myprocessor|DX_readB|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[23]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \myprocessor|lw_1|out[23]~46 (
// Equation(s):
// \myprocessor|lw_1|out[23]~46_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[23].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[23].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[23].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|XM_op_result|loop[23].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[23]~46 .lut_mask = 16'h3022;
defparam \myprocessor|lw_1|out[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \myprocessor|lw_1|out[23]~47 (
// Equation(s):
// \myprocessor|lw_1|out[23]~47_combout  = (\myprocessor|lw_1|out[23]~46_combout ) # ((!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|select_write_data_1|out[23]~51_combout  & \myprocessor|and_3~10_combout )))

	.dataa(\myprocessor|lw_1|out[23]~46_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|select_write_data_1|out[23]~51_combout ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[23]~47 .lut_mask = 16'hBAAA;
defparam \myprocessor|lw_1|out[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \myprocessor|select_data_opB|out[23]~2 (
// Equation(s):
// \myprocessor|select_data_opB|out[23]~2_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|lw_1|out[23]~47_combout )) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|DX_ir|loop[16].a_dffe~q ))))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[23]~47_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|lw_1|out[23]~47_combout ),
	.datad(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[23]~2 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_data_opB|out[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[23]~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout  = \myprocessor|select_data_opB|out[23]~2_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[22]~3_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout )))))

	.dataa(\myprocessor|select_data_opB|out[23]~2_combout ),
	.datab(\myprocessor|select_data_opB|out[22]~3_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[23]~2 .lut_mask = 16'h6A5A;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[24]~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[24]~0_combout ))

	.dataa(\myprocessor|select_data_opB|out[24]~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[24]~0 .lut_mask = 16'h0AFA;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[11]~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout  = \myprocessor|select_data_opB|out[11]~15_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[10]~16_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout )))))

	.dataa(\myprocessor|select_data_opB|out[11]~15_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|select_data_opB|out[10]~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[11]~12 .lut_mask = 16'h6A66;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder6|my_xor~combout  = \myprocessor|select_data_opB|out[6]~8_combout  $ (((\myprocessor|select_data_opB|out[4]~10_combout ) # ((\myprocessor|select_data_opB|out[5]~9_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ))))

	.dataa(\myprocessor|select_data_opB|out[4]~10_combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|select_data_opB|out[6]~8_combout ),
	.datad(\myprocessor|select_data_opB|out[5]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder6|my_xor .lut_mask = 16'h0F4B;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[6]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder6|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[6]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|select_data_opB|out[6]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder6|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[6]~17 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~0 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~0_combout  = (!\myprocessor|select_data_opB|out[1]~7_combout  & (!\myprocessor|select_data_opB|out[0]~4_combout  & \myprocessor|my_multdiv|updated_optype~0_combout ))

	.dataa(\myprocessor|select_data_opB|out[1]~7_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~0 .lut_mask = 16'h0500;
defparam \myprocessor|my_multdiv|data_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~1 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~1_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout  & (\myprocessor|my_multdiv|data_exception~0_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & 
// !\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.datab(\myprocessor|my_multdiv|data_exception~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~1 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|data_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~2 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~2_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout 
//  & \myprocessor|my_multdiv|data_exception~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~2 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|data_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[9]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[9]~11_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|select_data_opB|out[9]~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder1|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[9]~14 .lut_mask = 16'h30FC;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[8]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout  = \myprocessor|select_data_opB|out[8]~13_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[7]~12_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ),
	.datab(\myprocessor|select_data_opB|out[7]~12_combout ),
	.datac(\myprocessor|select_data_opB|out[8]~13_combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[8]~15 .lut_mask = 16'h2DF0;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~3 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~3_combout  = (\myprocessor|my_multdiv|data_exception~2_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout  & 
// !\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout )))

	.dataa(\myprocessor|my_multdiv|data_exception~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~3 .lut_mask = 16'h0002;
defparam \myprocessor|my_multdiv|data_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~4 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~4_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout  & (\myprocessor|my_multdiv|data_exception~3_combout  & 
// !\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ),
	.datac(\myprocessor|my_multdiv|data_exception~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~4 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|data_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~5 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~5_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout 
//  & \myprocessor|my_multdiv|data_exception~4_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~5 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|data_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~6 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~6_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout  & 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout  & \myprocessor|my_multdiv|data_exception~5_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~6 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|data_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~7 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~7_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout 
//  & \myprocessor|my_multdiv|data_exception~6_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~7 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|data_exception~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout  = (!\myprocessor|select_data_opB|out[24]~0_combout  & (!\myprocessor|select_data_opB|out[22]~3_combout  & (!\myprocessor|select_data_opB|out[23]~2_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout )))

	.dataa(\myprocessor|select_data_opB|out[24]~0_combout ),
	.datab(\myprocessor|select_data_opB|out[22]~3_combout ),
	.datac(\myprocessor|select_data_opB|out[23]~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[25]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout  = \myprocessor|select_data_opB|out[25]~26_combout  $ (((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout  & 
// \myprocessor|select_data_opB|out[31]~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|select_data_opB|out[25]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[25]~22 .lut_mask = 16'hAF50;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[25]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~8 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~8_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout  & (\myprocessor|my_multdiv|data_exception~7_combout  & 
// !\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout ),
	.datac(\myprocessor|my_multdiv|data_exception~7_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~8 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|data_exception~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~9 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~9_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout  & 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout  & \myprocessor|my_multdiv|data_exception~8_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~9 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|data_exception~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~10 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~10_combout  = (!\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout  & 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout  & \myprocessor|my_multdiv|data_exception~9_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~10 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|data_exception~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \myprocessor|set_rstatus_we~2 (
// Equation(s):
// \myprocessor|set_rstatus_we~2_combout  = (\myprocessor|my_multdiv|data_resultRDY~0_combout  & (\myprocessor|X_control|and_7~2_combout  & ((\myprocessor|my_multdiv|data_exception~10_combout ) # (!\myprocessor|my_multdiv|updated_optype~0_combout ))))

	.dataa(\myprocessor|my_multdiv|data_resultRDY~0_combout ),
	.datab(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.datac(\myprocessor|X_control|and_7~2_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|set_rstatus_we~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|set_rstatus_we~2 .lut_mask = 16'hA020;
defparam \myprocessor|set_rstatus_we~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|and33_2|my_and~11 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|and33_2|my_and~11_combout  = (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (((!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout  & 
// !\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout )))) # (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout  & (!\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[0]~35_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[63]~37_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~18_combout ),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|and33_2|my_and~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~11 .lut_mask = 16'h111B;
defparam \myprocessor|my_multdiv|multiply|and33_2|my_and~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~15 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~15_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout  & 
// (\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ))) # (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout  & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout  
// & (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout  & \myprocessor|my_multdiv|multiply|and33_2|my_and~11_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~21_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~11_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_2|my_and~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~15 .lut_mask = 16'h8180;
defparam \myprocessor|my_multdiv|data_exception~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~11 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~11_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout ) # ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout ) # 
// ((!\myprocessor|my_multdiv|multiply|and33_2|my_and~5_combout ) # (!\myprocessor|my_multdiv|multiply|and33_2|my_and~4_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~22_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~23_combout ),
	.datac(\myprocessor|my_multdiv|multiply|and33_2|my_and~4_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_2|my_and~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~11 .lut_mask = 16'hEFFF;
defparam \myprocessor|my_multdiv|data_exception~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~12 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~12_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout ) # ((\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ) # 
// ((\myprocessor|my_multdiv|data_exception~11_combout ) # (!\myprocessor|my_multdiv|multiply|and33_2|my_and~8_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ),
	.datac(\myprocessor|my_multdiv|multiply|and33_2|my_and~8_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~12 .lut_mask = 16'hFFEF;
defparam \myprocessor|my_multdiv|data_exception~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~13 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~13_combout  = (\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout  & (\myprocessor|my_multdiv|multiply|and33_1|my_and~5_combout  & 
// \myprocessor|my_multdiv|multiply|and33_1|my_and~8_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|adder_sum32|add2|full_adder0|my_xor~25_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|and33_1|my_and~5_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_1|my_and~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~13 .lut_mask = 16'hA000;
defparam \myprocessor|my_multdiv|data_exception~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~14 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~14_combout  = (\myprocessor|my_multdiv|multiply|and33_1|my_and~4_combout  & (\myprocessor|my_multdiv|data_exception~13_combout  & \myprocessor|my_multdiv|multiply|and33_1|my_and~10_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|and33_1|my_and~4_combout ),
	.datac(\myprocessor|my_multdiv|data_exception~13_combout ),
	.datad(\myprocessor|my_multdiv|multiply|and33_1|my_and~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~14 .lut_mask = 16'hC000;
defparam \myprocessor|my_multdiv|data_exception~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|data_exception~16 (
// Equation(s):
// \myprocessor|my_multdiv|data_exception~16_combout  = ((\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout  & ((!\myprocessor|my_multdiv|data_exception~14_combout ))) # 
// (!\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout  & (\myprocessor|my_multdiv|data_exception~12_combout ))) # (!\myprocessor|my_multdiv|data_exception~15_combout )

	.dataa(\myprocessor|my_multdiv|data_exception~15_combout ),
	.datab(\myprocessor|my_multdiv|data_exception~12_combout ),
	.datac(\myprocessor|my_multdiv|multiply|adder_sum32|add3|full_adder0|my_xor~20_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_exception~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_exception~16 .lut_mask = 16'h5DFD;
defparam \myprocessor|my_multdiv|data_exception~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \myprocessor|set_rstatus_we~3 (
// Equation(s):
// \myprocessor|set_rstatus_we~3_combout  = (\myprocessor|X_control|and_17~combout ) # ((\myprocessor|set_rstatus_we~2_combout  & ((\myprocessor|my_multdiv|data_exception~10_combout ) # (\myprocessor|my_multdiv|data_exception~16_combout ))))

	.dataa(\myprocessor|my_multdiv|data_exception~10_combout ),
	.datab(\myprocessor|X_control|and_17~combout ),
	.datac(\myprocessor|set_rstatus_we~2_combout ),
	.datad(\myprocessor|my_multdiv|data_exception~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|set_rstatus_we~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|set_rstatus_we~3 .lut_mask = 16'hFCEC;
defparam \myprocessor|set_rstatus_we~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[3]~7 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[3]~7_combout  = (\myprocessor|X_control|and_17~combout  & ((\myprocessor|DX_ir|loop[3].a_dffe~q ) # ((!\myprocessor|set_rstatus_we~3_combout  & \myprocessor|my_regfile|choose_r30|out[2]~5_combout )))) # 
// (!\myprocessor|X_control|and_17~combout  & (((!\myprocessor|set_rstatus_we~3_combout  & \myprocessor|my_regfile|choose_r30|out[2]~5_combout ))))

	.dataa(\myprocessor|X_control|and_17~combout ),
	.datab(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.datac(\myprocessor|set_rstatus_we~3_combout ),
	.datad(\myprocessor|my_regfile|choose_r30|out[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[3]~7 .lut_mask = 16'h8F88;
defparam \myprocessor|my_regfile|choose_r30|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N25
dffeas \myprocessor|my_regfile|register30|loop[3].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[3]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[3]~10 (
// Equation(s):
// \myprocessor|choose_readA_data|out[3]~10_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[3]~62_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[3].a_dffe~q ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[3].a_dffe~q ),
	.datac(\myprocessor|select_write_data_1|out[3]~62_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[3]~10 .lut_mask = 16'hA088;
defparam \myprocessor|choose_readA_data|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[3]~11 (
// Equation(s):
// \myprocessor|choose_readA_data|out[3]~11_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[3]~10_combout ) # ((\myprocessor|my_regfile|register31|loop[3].a_dffe~q  & 
// \myprocessor|choose_readA_data|out[0]~6_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[3].a_dffe~q ),
	.datab(\myprocessor|choose_readA_data|out[3]~10_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datad(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[3]~11 .lut_mask = 16'h0E0C;
defparam \myprocessor|choose_readA_data|out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N3
dffeas \myprocessor|DX_readA|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readA_data|out[3]~11_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \myprocessor|lw_0|out[3]~8 (
// Equation(s):
// \myprocessor|lw_0|out[3]~8_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[3].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[3].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[3].a_dffe~q ))))

	.dataa(\myprocessor|and_0~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[3].a_dffe~q ),
	.datac(\myprocessor|DX_readA|loop[3].a_dffe~q ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[3]~8 .lut_mask = 16'hD8F0;
defparam \myprocessor|lw_0|out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \myprocessor|lw_0|out[3]~9 (
// Equation(s):
// \myprocessor|lw_0|out[3]~9_combout  = (\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[3]~62_combout ))) # (!\myprocessor|and_2~3_combout  & (\myprocessor|lw_0|out[3]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[3]~8_combout ),
	.datac(\myprocessor|select_write_data_1|out[3]~62_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[3]~9 .lut_mask = 16'hF0CC;
defparam \myprocessor|lw_0|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout  = (\myprocessor|lw_0|out[0]~5_combout  & (\myprocessor|select_data_opB|out[0]~4_combout  $ (VCC))) # (!\myprocessor|lw_0|out[0]~5_combout  & (\myprocessor|select_data_opB|out[0]~4_combout  & 
// VCC))
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1  = CARRY((\myprocessor|lw_0|out[0]~5_combout  & \myprocessor|select_data_opB|out[0]~4_combout ))

	.dataa(\myprocessor|lw_0|out[0]~5_combout ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout ),
	.cout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0 .lut_mask = 16'h6688;
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2_combout  = (\myprocessor|my_alu|choose_operandB|out[1]~2_combout  & ((\myprocessor|lw_0|out[1]~11_combout  & (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1  & VCC)) # 
// (!\myprocessor|lw_0|out[1]~11_combout  & (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1 )))) # (!\myprocessor|my_alu|choose_operandB|out[1]~2_combout  & ((\myprocessor|lw_0|out[1]~11_combout  & 
// (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1 )) # (!\myprocessor|lw_0|out[1]~11_combout  & ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~3  = CARRY((\myprocessor|my_alu|choose_operandB|out[1]~2_combout  & (!\myprocessor|lw_0|out[1]~11_combout  & !\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1 )) # 
// (!\myprocessor|my_alu|choose_operandB|out[1]~2_combout  & ((!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1 ) # (!\myprocessor|lw_0|out[1]~11_combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[1]~2_combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~1 ),
	.combout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2_combout ),
	.cout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4_combout  = ((\myprocessor|lw_0|out[2]~7_combout  $ (\myprocessor|my_alu|choose_operandB|out[2]~3_combout  $ (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~3 )))) # (GND)
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5  = CARRY((\myprocessor|lw_0|out[2]~7_combout  & ((\myprocessor|my_alu|choose_operandB|out[2]~3_combout ) # (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~3 ))) # 
// (!\myprocessor|lw_0|out[2]~7_combout  & (\myprocessor|my_alu|choose_operandB|out[2]~3_combout  & !\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~3 )))

	.dataa(\myprocessor|lw_0|out[2]~7_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~3 ),
	.combout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4_combout ),
	.cout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6_combout  = (\myprocessor|my_alu|choose_operandB|out[3]~4_combout  & ((\myprocessor|lw_0|out[3]~9_combout  & (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5  & VCC)) # 
// (!\myprocessor|lw_0|out[3]~9_combout  & (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5 )))) # (!\myprocessor|my_alu|choose_operandB|out[3]~4_combout  & ((\myprocessor|lw_0|out[3]~9_combout  & 
// (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5 )) # (!\myprocessor|lw_0|out[3]~9_combout  & ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~7  = CARRY((\myprocessor|my_alu|choose_operandB|out[3]~4_combout  & (!\myprocessor|lw_0|out[3]~9_combout  & !\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5 )) # 
// (!\myprocessor|my_alu|choose_operandB|out[3]~4_combout  & ((!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5 ) # (!\myprocessor|lw_0|out[3]~9_combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[3]~4_combout ),
	.datab(\myprocessor|lw_0|out[3]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~5 ),
	.combout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6_combout ),
	.cout(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[4]~81 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[4]~81_combout  = (\myprocessor|lw_0|out[4]~15_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|select_data_opB|out[4]~10_combout )))) # 
// (!\myprocessor|lw_0|out[4]~15_combout  & (((\myprocessor|select_data_opB|out[4]~10_combout  & \myprocessor|my_alu|data_result[0]~2_combout ))))

	.dataa(\myprocessor|lw_0|out[4]~15_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datac(\myprocessor|select_data_opB|out[4]~10_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[4]~81 .lut_mask = 16'hFA80;
defparam \myprocessor|select_multdiv_mux|out[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[2]~1 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[2]~1_combout  = (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (!\myprocessor|DX_ir|loop[10].a_dffe~q  & !\myprocessor|DX_ir|loop[9].a_dffe~q ))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[2]~1 .lut_mask = 16'h0005;
defparam \myprocessor|my_alu|left_shifter|select2|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[3]~3 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[3]~3_combout  = (\myprocessor|my_alu|left_shifter|select2|out[2]~1_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|lw_0|out[1]~11_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|lw_0|out[3]~9_combout )))))

	.dataa(\myprocessor|lw_0|out[1]~11_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[3]~9_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[3]~3 .lut_mask = 16'hB800;
defparam \myprocessor|my_alu|left_shifter|select2|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[4]~80 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[4]~80_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[4]~6_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~58_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[3]~3_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~52_combout  & (((\myprocessor|select_multdiv_mux|out[1]~58_combout  & \myprocessor|my_alu|left_shifter|select2|out[3]~3_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[4]~6_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[3]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[4]~80 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[4]~82 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[4]~82_combout  = (\myprocessor|select_multdiv_mux|out[4]~81_combout ) # ((\myprocessor|select_multdiv_mux|out[4]~80_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & 
// \myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8_combout )))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datab(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[4]~81_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[4]~80_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[4]~82 .lut_mask = 16'hFFF8;
defparam \myprocessor|select_multdiv_mux|out[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[4]~79 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[4]~79_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[5]~11_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[5]~8_combout  & 
// !\myprocessor|DX_ir|loop[8].a_dffe~q ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[5]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[4]~79 .lut_mask = 16'hAA08;
defparam \myprocessor|select_multdiv_mux|out[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[4]~3 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[4]~3_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[20]~42_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[4]~15_combout )))))

	.dataa(\myprocessor|lw_0|out[20]~42_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[4]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[4]~3 .lut_mask = 16'h2320;
defparam \myprocessor|my_alu|right_shifter|select8|out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[4]~5 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[4]~5_combout  = (\myprocessor|my_alu|right_shifter|select8|out[4]~3_combout ) # ((\myprocessor|my_alu|right_shifter|select8|out[4]~4_combout  & \myprocessor|DX_ir|loop[10].a_dffe~q ))

	.dataa(\myprocessor|my_alu|right_shifter|select8|out[4]~4_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[4]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[4]~5 .lut_mask = 16'hFF88;
defparam \myprocessor|my_alu|right_shifter|select8|out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[4]~6 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[4]~6_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select8|out[8]~11_combout ) # ((\myprocessor|my_alu|right_shifter|select8|out[8]~12_combout )))) # 
// (!\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select8|out[4]~5_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select8|out[8]~11_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[8]~12_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[4]~5_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[4]~6 .lut_mask = 16'hEEF0;
defparam \myprocessor|my_alu|right_shifter|select2|out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[4]~10 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[4]~10_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select2|out[4]~9_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select2|out[4]~6_combout )))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[4]~9_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[4]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[4]~10 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_alu|right_shifter|select2|out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[4]~83 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[4]~83_combout  = (\myprocessor|select_multdiv_mux|out[4]~82_combout ) # ((\myprocessor|select_multdiv_mux|out[4]~79_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[4]~10_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[4]~82_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[4]~79_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[4]~10_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[4]~83 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[4]~84 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[4]~84_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[4]~83_combout )))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[4]~83_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[4]~84 .lut_mask = 16'hE3E0;
defparam \myprocessor|select_multdiv_mux|out[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[4]~85 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[4]~85_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout  $ 
// (((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout  & !\myprocessor|select_multdiv_mux|out[4]~84_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// (((\myprocessor|select_multdiv_mux|out[4]~84_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[4]~84_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[4]~85 .lut_mask = 16'hEC1C;
defparam \myprocessor|select_multdiv_mux|out[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N5
dffeas \myprocessor|XM_op_result|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[4]~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \myprocessor|XM_readB|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[27]~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[27].a_dffe~q ,\myprocessor|XM_readB|loop[26].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X55_Y38_N29
dffeas \myprocessor|MW_data_out|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [27]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \myprocessor|MW_op_result|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[27].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[27]~55 (
// Equation(s):
// \myprocessor|select_write_data_1|out[27]~55_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|MW_op_result|loop[27].a_dffe~q ))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// (\myprocessor|MW_data_out|loop[27].a_dffe~q )))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[27].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_data_out|loop[27].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[27].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[27]~55 .lut_mask = 16'hF0D8;
defparam \myprocessor|select_write_data_1|out[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[27]~45 (
// Equation(s):
// \myprocessor|choose_readA_data|out[27]~45_combout  = (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & (\myprocessor|select_write_data_1|out[27]~55_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|writereadA_and~5_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datac(\myprocessor|select_write_data_1|out[27]~55_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[27]~45 .lut_mask = 16'h0020;
defparam \myprocessor|choose_readA_data|out[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \myprocessor|DX_readA|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[27]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \myprocessor|lw_0|out[27]~55 (
// Equation(s):
// \myprocessor|lw_0|out[27]~55_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|and_0~0_combout  & (\myprocessor|XM_op_result|loop[27].a_dffe~q )) # (!\myprocessor|and_0~0_combout  & ((\myprocessor|DX_readA|loop[27].a_dffe~q 
// ))))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (((\myprocessor|DX_readA|loop[27].a_dffe~q ))))

	.dataa(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datab(\myprocessor|and_0~0_combout ),
	.datac(\myprocessor|XM_op_result|loop[27].a_dffe~q ),
	.datad(\myprocessor|DX_readA|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[27]~55 .lut_mask = 16'hF780;
defparam \myprocessor|lw_0|out[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \myprocessor|lw_0|out[27]~56 (
// Equation(s):
// \myprocessor|lw_0|out[27]~56_combout  = (\myprocessor|and_2~3_combout  & (\myprocessor|select_write_data_1|out[27]~55_combout  & ((!\myprocessor|W_control|and_13~1_combout )))) # (!\myprocessor|and_2~3_combout  & (((\myprocessor|lw_0|out[27]~55_combout 
// ))))

	.dataa(\myprocessor|select_write_data_1|out[27]~55_combout ),
	.datab(\myprocessor|lw_0|out[27]~55_combout ),
	.datac(\myprocessor|and_2~3_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[27]~56 .lut_mask = 16'h0CAC;
defparam \myprocessor|lw_0|out[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[27]~54 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[27]~54_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|lw_0|out[29]~64_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|lw_0|out[27]~56_combout )))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[29]~64_combout ),
	.datac(\myprocessor|lw_0|out[27]~56_combout ),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[27]~54 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|right_shifter|select2|out[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[29]~1 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q ) # (\myprocessor|DX_ir|loop[9].a_dffe~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[29]~1 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_alu|left_shifter|select4|out[29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[27]~55 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[27]~55_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & (((\myprocessor|lw_0|out[31]~3_combout )))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & 
// ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select2|out[27]~54_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[27]~54_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[27]~55 .lut_mask = 16'hFE02;
defparam \myprocessor|my_alu|right_shifter|select2|out[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[26]~306 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[26]~306_combout  = (\myprocessor|my_alu|data_result[0]~0_combout  & \myprocessor|lw_0|out[26]~54_combout )

	.dataa(\myprocessor|my_alu|data_result[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|lw_0|out[26]~54_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[26]~306_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[26]~306 .lut_mask = 16'hAA00;
defparam \myprocessor|select_multdiv_mux|out[26]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[26]~52 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[26]~52_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[31]~3_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[28]~62_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[28]~62_combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[26]~52 .lut_mask = 16'hA820;
defparam \myprocessor|my_alu|right_shifter|select2|out[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[26]~51 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[26]~51_combout  = (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|lw_0|out[30]~60_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|lw_0|out[26]~54_combout )))))

	.dataa(\myprocessor|lw_0|out[30]~60_combout ),
	.datab(\myprocessor|lw_0|out[26]~54_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[26]~51 .lut_mask = 16'h0A0C;
defparam \myprocessor|my_alu|right_shifter|select2|out[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[26]~53 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[26]~53_combout  = (\myprocessor|my_alu|right_shifter|select2|out[25]~49_combout  & (((\myprocessor|lw_0|out[31]~3_combout )))) # (!\myprocessor|my_alu|right_shifter|select2|out[25]~49_combout  & 
// ((\myprocessor|my_alu|right_shifter|select2|out[26]~52_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[26]~51_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[26]~52_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[26]~51_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[25]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[26]~53 .lut_mask = 16'hCCFA;
defparam \myprocessor|my_alu|right_shifter|select2|out[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[26]~28 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[26]~28_combout  = \myprocessor|select_data_opB|out[26]~27_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[25]~26_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout )))))

	.dataa(\myprocessor|select_data_opB|out[25]~26_combout ),
	.datab(\myprocessor|select_data_opB|out[26]~27_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[26]~28 .lut_mask = 16'h6C3C;
defparam \myprocessor|my_alu|choose_operandB|out[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[25]~27 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[25]~27_combout  = \myprocessor|select_data_opB|out[25]~26_combout  $ (((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout  & \myprocessor|my_alu|decoder|decoder0|and1~combout )))

	.dataa(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|select_data_opB|out[25]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[25]~27 .lut_mask = 16'hAF50;
defparam \myprocessor|my_alu|choose_operandB|out[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4_combout  = ((\myprocessor|my_alu|choose_operandB|out[25]~27_combout  $ (\myprocessor|lw_0|out[25]~58_combout  $ (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5  = CARRY((\myprocessor|my_alu|choose_operandB|out[25]~27_combout  & ((\myprocessor|lw_0|out[25]~58_combout ) # (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~3 ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[25]~27_combout  & (\myprocessor|lw_0|out[25]~58_combout  & !\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_alu|choose_operandB|out[25]~27_combout ),
	.datab(\myprocessor|lw_0|out[25]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4_combout ),
	.cout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6_combout  = (\myprocessor|lw_0|out[26]~54_combout  & ((\myprocessor|my_alu|choose_operandB|out[26]~28_combout  & (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5  & VCC)) # 
// (!\myprocessor|my_alu|choose_operandB|out[26]~28_combout  & (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5 )))) # (!\myprocessor|lw_0|out[26]~54_combout  & ((\myprocessor|my_alu|choose_operandB|out[26]~28_combout  & 
// (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5 )) # (!\myprocessor|my_alu|choose_operandB|out[26]~28_combout  & ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~7  = CARRY((\myprocessor|lw_0|out[26]~54_combout  & (!\myprocessor|my_alu|choose_operandB|out[26]~28_combout  & !\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5 )) # 
// (!\myprocessor|lw_0|out[26]~54_combout  & ((!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5 ) # (!\myprocessor|my_alu|choose_operandB|out[26]~28_combout ))))

	.dataa(\myprocessor|lw_0|out[26]~54_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[26]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~5 ),
	.combout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6_combout ),
	.cout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[26]~252 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[26]~252_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6_combout ) # ((\myprocessor|my_alu|right_shifter|select2|out[26]~53_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))) # (!\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & (\myprocessor|my_alu|right_shifter|select2|out[26]~53_combout  & (\myprocessor|select_multdiv_mux|out[1]~55_combout )))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[26]~53_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[26]~252_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[26]~252 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[26]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[26]~253 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[26]~253_combout  = (\myprocessor|select_multdiv_mux|out[26]~252_combout ) # ((\myprocessor|select_data_opB|out[26]~27_combout  & ((\myprocessor|select_multdiv_mux|out[26]~306_combout ) # 
// (\myprocessor|my_alu|data_result[0]~2_combout ))) # (!\myprocessor|select_data_opB|out[26]~27_combout  & (\myprocessor|select_multdiv_mux|out[26]~306_combout  & \myprocessor|my_alu|data_result[0]~2_combout )))

	.dataa(\myprocessor|select_data_opB|out[26]~27_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[26]~306_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[26]~252_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[26]~253_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[26]~253 .lut_mask = 16'hFEF8;
defparam \myprocessor|select_multdiv_mux|out[26]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[25]~13 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[25]~13_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[9]~22_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[25]~58_combout ))))

	.dataa(\myprocessor|lw_0|out[25]~58_combout ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[9]~22_combout ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[25]~13 .lut_mask = 16'h00E2;
defparam \myprocessor|my_alu|left_shifter|select8|out[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[25]~14 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[25]~14_combout  = (\myprocessor|my_alu|left_shifter|select8|out[25]~13_combout ) # ((\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|left_shifter|select8|out[25]~3_combout ))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select8|out[25]~3_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[25]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[25]~14 .lut_mask = 16'hFF88;
defparam \myprocessor|my_alu|left_shifter|select8|out[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[25]~29 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[25]~29_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[25]~24_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select8|out[25]~14_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select8|out[25]~14_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[25]~24_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[25]~29 .lut_mask = 16'hCACA;
defparam \myprocessor|my_alu|left_shifter|select4|out[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[25]~25 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[25]~25_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select2|out[25]~24_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select4|out[25]~29_combout )))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[25]~24_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[25]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[25]~25 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_alu|left_shifter|select2|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[24]~11 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[24]~11_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[8]~19_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[24]~50_combout ))))

	.dataa(\myprocessor|lw_0|out[24]~50_combout ),
	.datab(\myprocessor|lw_0|out[8]~19_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[24]~11 .lut_mask = 16'h00CA;
defparam \myprocessor|my_alu|left_shifter|select8|out[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[24]~12 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[24]~12_combout  = (\myprocessor|my_alu|left_shifter|select8|out[24]~11_combout ) # ((\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|left_shifter|select8|out[24]~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[24]~11_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[24]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[24]~12 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_alu|left_shifter|select8|out[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[24]~28 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[24]~28_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[24]~22_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select8|out[24]~12_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[24]~22_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[24]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[24]~28 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|left_shifter|select4|out[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select16|out[22]~2 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select16|out[22]~2_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[6]~13_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[22]~48_combout )))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[6]~13_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[22]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select16|out[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select16|out[22]~2 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|left_shifter|select16|out[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[26]~26 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[26]~26_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[14]~30_combout )))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select16|out[22]~2_combout ))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select16|out[22]~2_combout ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[14]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[26]~26 .lut_mask = 16'h5C0C;
defparam \myprocessor|my_alu|left_shifter|select4|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[26]~15 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[26]~15_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[10]~24_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[26]~54_combout )))))

	.dataa(\myprocessor|lw_0|out[10]~24_combout ),
	.datab(\myprocessor|lw_0|out[26]~54_combout ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[26]~15 .lut_mask = 16'h0A0C;
defparam \myprocessor|my_alu|left_shifter|select8|out[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[26]~5 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[26]~5_combout  = (\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[2]~7_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[18]~36_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[2]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[26]~5 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_alu|left_shifter|select8|out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[26]~16 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[26]~16_combout  = (\myprocessor|my_alu|left_shifter|select8|out[26]~15_combout ) # ((\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|left_shifter|select8|out[26]~5_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select8|out[26]~15_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[26]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[26]~16 .lut_mask = 16'hFAAA;
defparam \myprocessor|my_alu|left_shifter|select8|out[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[26]~30 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[26]~30_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[26]~26_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select8|out[26]~16_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[26]~26_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[26]~16_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[26]~30 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_alu|left_shifter|select4|out[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[27]~250 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[27]~250_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[24]~28_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select4|out[26]~30_combout )))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[24]~28_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[26]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[27]~250_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[27]~250 .lut_mask = 16'hF5A0;
defparam \myprocessor|select_multdiv_mux|out[27]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[26]~251 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[26]~251_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|select_multdiv_mux|out[27]~250_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[25]~25_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~58_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~52_combout  & (\myprocessor|my_alu|left_shifter|select2|out[25]~25_combout  & (\myprocessor|select_multdiv_mux|out[1]~58_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[25]~25_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[27]~250_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[26]~251_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[26]~251 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[26]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[26]~254 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[26]~254_combout  = (\myprocessor|select_multdiv_mux|out[26]~253_combout ) # ((\myprocessor|select_multdiv_mux|out[26]~251_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~61_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[27]~55_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[27]~55_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[26]~253_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[26]~251_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[26]~254_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[26]~254 .lut_mask = 16'hFFF8;
defparam \myprocessor|select_multdiv_mux|out[26]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[26]~255 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[26]~255_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30_combout ) # ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))) # 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & \myprocessor|select_multdiv_mux|out[26]~254_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[26]~254_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[26]~255_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[26]~255 .lut_mask = 16'hADA8;
defparam \myprocessor|select_multdiv_mux|out[26]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2 .lut_mask = 16'h0300;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[26]~256 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[26]~256_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout  $ (((!\myprocessor|select_multdiv_mux|out[26]~255_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[26]~255_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[26]~255_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[26]~256_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[26]~256 .lut_mask = 16'hCA9A;
defparam \myprocessor|select_multdiv_mux|out[26]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \myprocessor|XM_op_result|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[26]~256_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \myprocessor|MW_op_result|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[26].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[26].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[26].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[26].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[26].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[26].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \myprocessor|MW_data_out|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[26].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[26]~54 (
// Equation(s):
// \myprocessor|select_write_data_1|out[26]~54_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[26].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[26].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[26].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[26].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[26].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[26]~54 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[26]~42 (
// Equation(s):
// \myprocessor|choose_readB_data|out[26]~42_combout  = (\myprocessor|select_write_data_1|out[26]~54_combout  & \myprocessor|choose_readB_data|out[17]~48_combout )

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[26]~54_combout ),
	.datac(gnd),
	.datad(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[26]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[26]~42 .lut_mask = 16'hCC00;
defparam \myprocessor|choose_readB_data|out[26]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \myprocessor|DX_readB|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readB_data|out[26]~42_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \myprocessor|lw_1|out[26]~52 (
// Equation(s):
// \myprocessor|lw_1|out[26]~52_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[26].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[26].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[26].a_dffe~q ),
	.datab(\myprocessor|and_1~0_combout ),
	.datac(\myprocessor|DX_readB|loop[26].a_dffe~q ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[26]~52 .lut_mask = 16'h00B8;
defparam \myprocessor|lw_1|out[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \myprocessor|lw_1|out[26]~53 (
// Equation(s):
// \myprocessor|lw_1|out[26]~53_combout  = (\myprocessor|lw_1|out[26]~52_combout ) # ((\myprocessor|and_3~10_combout  & (\myprocessor|select_write_data_1|out[26]~54_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|select_write_data_1|out[26]~54_combout ),
	.datac(\myprocessor|lw_1|out[26]~52_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[26]~53 .lut_mask = 16'hF0F8;
defparam \myprocessor|lw_1|out[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \myprocessor|select_data_opB|out[26]~27 (
// Equation(s):
// \myprocessor|select_data_opB|out[26]~27_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[26]~53_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[26]~53_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[26]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[26]~27 .lut_mask = 16'hEF40;
defparam \myprocessor|select_data_opB|out[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor~combout  = \myprocessor|select_data_opB|out[27]~28_combout  $ (((!\myprocessor|select_data_opB|out[26]~27_combout  & (!\myprocessor|select_data_opB|out[25]~26_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ))))

	.dataa(\myprocessor|select_data_opB|out[27]~28_combout ),
	.datab(\myprocessor|select_data_opB|out[26]~27_combout ),
	.datac(\myprocessor|select_data_opB|out[25]~26_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor .lut_mask = 16'hA9AA;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[27]~29 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[27]~29_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|my_alu|decoder|decoder0|and1~combout  & (\myprocessor|select_data_opB|out[27]~28_combout ))

	.dataa(\myprocessor|select_data_opB|out[27]~28_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[27]~29 .lut_mask = 16'h0AFA;
defparam \myprocessor|my_alu|choose_operandB|out[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8_combout  = ((\myprocessor|my_alu|choose_operandB|out[27]~29_combout  $ (\myprocessor|lw_0|out[27]~56_combout  $ (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~7 )))) # (GND)
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9  = CARRY((\myprocessor|my_alu|choose_operandB|out[27]~29_combout  & ((\myprocessor|lw_0|out[27]~56_combout ) # (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~7 ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[27]~29_combout  & (\myprocessor|lw_0|out[27]~56_combout  & !\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~7 )))

	.dataa(\myprocessor|my_alu|choose_operandB|out[27]~29_combout ),
	.datab(\myprocessor|lw_0|out[27]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~7 ),
	.combout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[28]~56 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[28]~56_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|lw_0|out[30]~60_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|lw_0|out[28]~62_combout )))

	.dataa(\myprocessor|lw_0|out[30]~60_combout ),
	.datab(\myprocessor|lw_0|out[28]~62_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[28]~56 .lut_mask = 16'hACAC;
defparam \myprocessor|my_alu|right_shifter|select2|out[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[28]~57 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[28]~57_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & (\myprocessor|lw_0|out[31]~3_combout )) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & 
// ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[31]~3_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select2|out[28]~56_combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[28]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[28]~57 .lut_mask = 16'hABA8;
defparam \myprocessor|my_alu|right_shifter|select2|out[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[27]~257 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[27]~257_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[27]~55_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~61_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[28]~57_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~55_combout  & (((\myprocessor|select_multdiv_mux|out[1]~61_combout  & \myprocessor|my_alu|right_shifter|select2|out[28]~57_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[27]~55_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[28]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[27]~257_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[27]~257 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[27]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[27]~258 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[27]~258_combout  = (\myprocessor|select_multdiv_mux|out[27]~257_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~58_combout  & \myprocessor|select_multdiv_mux|out[27]~250_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_multdiv_mux|out[27]~257_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[27]~250_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[27]~258_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[27]~258 .lut_mask = 16'hFCCC;
defparam \myprocessor|select_multdiv_mux|out[27]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[27]~259 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[27]~259_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & (((\myprocessor|select_data_opB|out[27]~28_combout ) # (\myprocessor|lw_0|out[27]~56_combout )))) # (!\myprocessor|my_alu|data_result[0]~2_combout  & 
// (\myprocessor|my_alu|data_result[0]~1_combout  & (\myprocessor|select_data_opB|out[27]~28_combout  & \myprocessor|lw_0|out[27]~56_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datac(\myprocessor|select_data_opB|out[27]~28_combout ),
	.datad(\myprocessor|lw_0|out[27]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[27]~259_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[27]~259 .lut_mask = 16'hEAA0;
defparam \myprocessor|select_multdiv_mux|out[27]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[27]~260 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[27]~260_combout  = (\myprocessor|select_multdiv_mux|out[27]~258_combout ) # ((\myprocessor|select_multdiv_mux|out[27]~259_combout ) # ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8_combout  & 
// \myprocessor|my_alu|decoder|decoder0|and1~1_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[27]~258_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[27]~259_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[27]~260_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[27]~260 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[27]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[27]~27 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[27]~27_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[25]~29_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select2|out[29]~26_combout ))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[29]~26_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[25]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[27]~27 .lut_mask = 16'hFA50;
defparam \myprocessor|my_alu|left_shifter|select2|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[27]~261 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[27]~261_combout  = (\myprocessor|select_multdiv_mux|out[27]~260_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & \myprocessor|my_alu|left_shifter|select2|out[27]~27_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[27]~260_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[27]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[27]~261_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[27]~261 .lut_mask = 16'hFCF0;
defparam \myprocessor|select_multdiv_mux|out[27]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout  $ 
// (((!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|my_xor .lut_mask = 16'hA5AA;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[27]~262 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[27]~262_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|my_xor~combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// (\myprocessor|select_multdiv_mux|out[27]~261_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[27]~261_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[27]~262_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[27]~262 .lut_mask = 16'hA4F4;
defparam \myprocessor|select_multdiv_mux|out[27]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[27]~263 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[27]~263_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[27]~262_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout )) # 
// (!\myprocessor|select_multdiv_mux|out[27]~262_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[27]~262_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[28]~31_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[27]~262_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[27]~263_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[27]~263 .lut_mask = 16'hAFC0;
defparam \myprocessor|select_multdiv_mux|out[27]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N15
dffeas \myprocessor|XM_op_result|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[27]~263_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[27]~43 (
// Equation(s):
// \myprocessor|choose_readB_data|out[27]~43_combout  = (\myprocessor|select_write_data_1|out[27]~55_combout  & \myprocessor|choose_readB_data|out[17]~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[27]~55_combout ),
	.datad(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[27]~43 .lut_mask = 16'hF000;
defparam \myprocessor|choose_readB_data|out[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \myprocessor|DX_readB|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[27]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \myprocessor|lw_1|out[27]~54 (
// Equation(s):
// \myprocessor|lw_1|out[27]~54_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[27].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[27].a_dffe~q )))))

	.dataa(\myprocessor|and_1~0_combout ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|XM_op_result|loop[27].a_dffe~q ),
	.datad(\myprocessor|DX_readB|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[27]~54 .lut_mask = 16'h3120;
defparam \myprocessor|lw_1|out[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \myprocessor|lw_1|out[27]~55 (
// Equation(s):
// \myprocessor|lw_1|out[27]~55_combout  = (\myprocessor|lw_1|out[27]~54_combout ) # ((!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|select_write_data_1|out[27]~55_combout  & \myprocessor|and_3~10_combout )))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|lw_1|out[27]~54_combout ),
	.datac(\myprocessor|select_write_data_1|out[27]~55_combout ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[27]~55 .lut_mask = 16'hDCCC;
defparam \myprocessor|lw_1|out[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \myprocessor|select_data_opB|out[27]~28 (
// Equation(s):
// \myprocessor|select_data_opB|out[27]~28_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[27]~55_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[27]~55_combout ))))

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|select_imm_or~0_combout ),
	.datac(\myprocessor|lw_1|out[27]~55_combout ),
	.datad(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[27]~28 .lut_mask = 16'hF0B8;
defparam \myprocessor|select_data_opB|out[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout  = (!\myprocessor|select_data_opB|out[27]~28_combout  & (!\myprocessor|select_data_opB|out[26]~27_combout  & (!\myprocessor|select_data_opB|out[25]~26_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout )))

	.dataa(\myprocessor|select_data_opB|out[27]~28_combout ),
	.datab(\myprocessor|select_data_opB|out[26]~27_combout ),
	.datac(\myprocessor|select_data_opB|out[25]~26_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[29]~31 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[29]~31_combout  = \myprocessor|select_data_opB|out[29]~30_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|select_data_opB|out[28]~29_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout )))))

	.dataa(\myprocessor|select_data_opB|out[29]~30_combout ),
	.datab(\myprocessor|select_data_opB|out[28]~29_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[29]~31 .lut_mask = 16'h6A5A;
defparam \myprocessor|my_alu|choose_operandB|out[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \myprocessor|my_alu|choose_operandB|out[28]~30 (
// Equation(s):
// \myprocessor|my_alu|choose_operandB|out[28]~30_combout  = \myprocessor|select_data_opB|out[28]~29_combout  $ (((\myprocessor|my_alu|decoder|decoder0|and1~combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[28]~29_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|choose_operandB|out[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|choose_operandB|out[28]~30 .lut_mask = 16'hCC3C;
defparam \myprocessor|my_alu|choose_operandB|out[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10_combout  = (\myprocessor|my_alu|choose_operandB|out[28]~30_combout  & ((\myprocessor|lw_0|out[28]~62_combout  & (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9  & VCC)) # 
// (!\myprocessor|lw_0|out[28]~62_combout  & (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9 )))) # (!\myprocessor|my_alu|choose_operandB|out[28]~30_combout  & ((\myprocessor|lw_0|out[28]~62_combout  & 
// (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9 )) # (!\myprocessor|lw_0|out[28]~62_combout  & ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~11  = CARRY((\myprocessor|my_alu|choose_operandB|out[28]~30_combout  & (!\myprocessor|lw_0|out[28]~62_combout  & !\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9 )) # 
// (!\myprocessor|my_alu|choose_operandB|out[28]~30_combout  & ((!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9 ) # (!\myprocessor|lw_0|out[28]~62_combout ))))

	.dataa(\myprocessor|my_alu|choose_operandB|out[28]~30_combout ),
	.datab(\myprocessor|lw_0|out[28]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10_combout ),
	.cout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12_combout  = ((\myprocessor|my_alu|choose_operandB|out[29]~31_combout  $ (\myprocessor|lw_0|out[29]~64_combout  $ (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~11 )))) # (GND)
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13  = CARRY((\myprocessor|my_alu|choose_operandB|out[29]~31_combout  & ((\myprocessor|lw_0|out[29]~64_combout ) # (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~11 ))) # 
// (!\myprocessor|my_alu|choose_operandB|out[29]~31_combout  & (\myprocessor|lw_0|out[29]~64_combout  & !\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~11 )))

	.dataa(\myprocessor|my_alu|choose_operandB|out[29]~31_combout ),
	.datab(\myprocessor|lw_0|out[29]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~11 ),
	.combout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12_combout ),
	.cout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12 .lut_mask = 16'h698E;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14_combout  = (\myprocessor|lw_0|out[30]~60_combout  & ((\myprocessor|my_alu|choose_operandB|out[30]~32_combout  & (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13  & VCC)) # 
// (!\myprocessor|my_alu|choose_operandB|out[30]~32_combout  & (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13 )))) # (!\myprocessor|lw_0|out[30]~60_combout  & ((\myprocessor|my_alu|choose_operandB|out[30]~32_combout  & 
// (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13 )) # (!\myprocessor|my_alu|choose_operandB|out[30]~32_combout  & ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13 ) # (GND)))))
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~15  = CARRY((\myprocessor|lw_0|out[30]~60_combout  & (!\myprocessor|my_alu|choose_operandB|out[30]~32_combout  & !\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13 )) # 
// (!\myprocessor|lw_0|out[30]~60_combout  & ((!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13 ) # (!\myprocessor|my_alu|choose_operandB|out[30]~32_combout ))))

	.dataa(\myprocessor|lw_0|out[30]~60_combout ),
	.datab(\myprocessor|my_alu|choose_operandB|out[30]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~13 ),
	.combout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14 .lut_mask = 16'h9617;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout  = \myprocessor|lw_0|out[31]~3_combout  $ (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~15  $ (!\myprocessor|my_alu|choose_operandB|out[31]~33_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|choose_operandB|out[31]~33_combout ),
	.cin(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16 .lut_mask = 16'h3CC3;
defparam \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \myprocessor|and_addi_o~1 (
// Equation(s):
// \myprocessor|and_addi_o~1_combout  = (\myprocessor|and_addi_o~0_combout  & ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout  & ((!\myprocessor|my_alu|overflow_calc~0_combout ))) # 
// (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout  & (!\myprocessor|my_alu|overflow_calc~1_combout ))))

	.dataa(\myprocessor|and_addi_o~0_combout ),
	.datab(\myprocessor|my_alu|overflow_calc~1_combout ),
	.datac(\myprocessor|my_alu|overflow_calc~0_combout ),
	.datad(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_addi_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_addi_o~1 .lut_mask = 16'h0A22;
defparam \myprocessor|and_addi_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \myprocessor|set_rstatus_we~4 (
// Equation(s):
// \myprocessor|set_rstatus_we~4_combout  = (\myprocessor|and_add_o~1_combout ) # ((\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|X_control|and_17~0_combout ))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|X_control|and_17~0_combout ),
	.datac(gnd),
	.datad(\myprocessor|and_add_o~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|set_rstatus_we~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|set_rstatus_we~4 .lut_mask = 16'hFF88;
defparam \myprocessor|set_rstatus_we~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \myprocessor|set_rstatus_we (
// Equation(s):
// \myprocessor|set_rstatus_we~combout  = (\myprocessor|and_addi_o~1_combout ) # ((\myprocessor|set_rstatus_we~4_combout ) # ((\myprocessor|X_control|and_7~2_combout  & \myprocessor|and_mul_o~6_combout )))

	.dataa(\myprocessor|and_addi_o~1_combout ),
	.datab(\myprocessor|X_control|and_7~2_combout ),
	.datac(\myprocessor|set_rstatus_we~4_combout ),
	.datad(\myprocessor|and_mul_o~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|set_rstatus_we~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|set_rstatus_we .lut_mask = 16'hFEFA;
defparam \myprocessor|set_rstatus_we .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \myprocessor|my_regfile|register30|loop[10].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[10]~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[10]~26 (
// Equation(s):
// \myprocessor|choose_readA_data|out[10]~26_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[10]~70_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[10].a_dffe~q ))))

	.dataa(\myprocessor|my_regfile|register30|loop[10].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datad(\myprocessor|select_write_data_1|out[10]~70_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[10]~26 .lut_mask = 16'hE020;
defparam \myprocessor|choose_readA_data|out[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \myprocessor|my_regfile|register31|loop[10].a_dffe~feeder (
// Equation(s):
// \myprocessor|my_regfile|register31|loop[10].a_dffe~feeder_combout  = \myprocessor|select_write_data_1|out[10]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|select_write_data_1|out[10]~70_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|register31|loop[10].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[10].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_regfile|register31|loop[10].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \myprocessor|my_regfile|register31|loop[10].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|register31|loop[10].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[10]~27 (
// Equation(s):
// \myprocessor|choose_readA_data|out[10]~27_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[10]~26_combout ) # ((\myprocessor|choose_readA_data|out[0]~6_combout  & 
// \myprocessor|my_regfile|register31|loop[10].a_dffe~q ))))

	.dataa(\myprocessor|choose_readA_data|out[10]~26_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datac(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.datad(\myprocessor|my_regfile|register31|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[10]~27 .lut_mask = 16'h3222;
defparam \myprocessor|choose_readA_data|out[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \myprocessor|DX_readA|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[10]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \myprocessor|lw_0|out[10]~23 (
// Equation(s):
// \myprocessor|lw_0|out[10]~23_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & (\myprocessor|XM_op_result|loop[10].a_dffe~q )) # (!\myprocessor|and_0~1_combout  & ((\myprocessor|DX_readA|loop[10].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[10].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[10].a_dffe~q ),
	.datac(\myprocessor|and_0~1_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[10]~23 .lut_mask = 16'h00AC;
defparam \myprocessor|lw_0|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \myprocessor|lw_0|out[10]~24 (
// Equation(s):
// \myprocessor|lw_0|out[10]~24_combout  = (\myprocessor|lw_0|out[10]~23_combout ) # ((\myprocessor|select_write_data_1|out[10]~70_combout  & \myprocessor|and_2~3_combout ))

	.dataa(\myprocessor|lw_0|out[10]~23_combout ),
	.datab(\myprocessor|select_write_data_1|out[10]~70_combout ),
	.datac(gnd),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[10]~24 .lut_mask = 16'hEEAA;
defparam \myprocessor|lw_0|out[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[18]~6 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[18]~6_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & (\myprocessor|lw_0|out[10]~24_combout  & ((!\myprocessor|DX_ir|loop[11].a_dffe~q )))) # (!\myprocessor|DX_ir|loop[10].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select8|out[26]~5_combout ))))

	.dataa(\myprocessor|lw_0|out[10]~24_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select8|out[26]~5_combout ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[18]~6 .lut_mask = 16'h0CAC;
defparam \myprocessor|my_alu|left_shifter|select8|out[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[22]~27 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[22]~27_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select8|out[18]~6_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select4|out[26]~26_combout )))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[18]~6_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[26]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[22]~27 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_alu|left_shifter|select4|out[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[25]~239 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[25]~239_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[22]~27_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select4|out[24]~28_combout )))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[22]~27_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[24]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[25]~239_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[25]~239 .lut_mask = 16'hF5A0;
defparam \myprocessor|select_multdiv_mux|out[25]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[25]~243 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[25]~243_combout  = (\myprocessor|select_multdiv_mux|out[25]~239_combout  & ((\myprocessor|select_multdiv_mux|out[1]~58_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[25]~25_combout )))) # (!\myprocessor|select_multdiv_mux|out[25]~239_combout  & (((\myprocessor|select_multdiv_mux|out[1]~52_combout  & \myprocessor|my_alu|left_shifter|select2|out[25]~25_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[25]~239_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[25]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[25]~243_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[25]~243 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[25]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[25]~244 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[25]~244_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[26]~53_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[25]~50_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[25]~50_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[26]~53_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[25]~50_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[25]~244_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[25]~244 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[25]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[25]~246 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[25]~246_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & ((\myprocessor|select_data_opB|out[25]~26_combout ) # ((\myprocessor|lw_0|out[25]~58_combout )))) # (!\myprocessor|my_alu|data_result[0]~2_combout  & 
// (\myprocessor|select_data_opB|out[25]~26_combout  & (\myprocessor|lw_0|out[25]~58_combout  & \myprocessor|my_alu|data_result[0]~1_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datab(\myprocessor|select_data_opB|out[25]~26_combout ),
	.datac(\myprocessor|lw_0|out[25]~58_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[25]~246_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[25]~246 .lut_mask = 16'hE8A8;
defparam \myprocessor|select_multdiv_mux|out[25]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[25]~245 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[25]~245_combout  = (!\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4_combout  & \myprocessor|my_alu|decoder|decoder0|and1~0_combout ))

	.dataa(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[25]~245_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[25]~245 .lut_mask = 16'h5000;
defparam \myprocessor|select_multdiv_mux|out[25]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[25]~247 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[25]~247_combout  = (\myprocessor|select_multdiv_mux|out[25]~243_combout ) # ((\myprocessor|select_multdiv_mux|out[25]~244_combout ) # ((\myprocessor|select_multdiv_mux|out[25]~246_combout ) # 
// (\myprocessor|select_multdiv_mux|out[25]~245_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[25]~243_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[25]~244_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[25]~246_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[25]~245_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[25]~247_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[25]~247 .lut_mask = 16'hFFFE;
defparam \myprocessor|select_multdiv_mux|out[25]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout  $ 
// (((!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|my_xor .lut_mask = 16'hC3CC;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[25]~248 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[25]~248_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|my_xor~combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[25]~247_combout  & 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[25]~247_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[25]~248_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[25]~248 .lut_mask = 16'hC2CE;
defparam \myprocessor|select_multdiv_mux|out[25]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[25]~249 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[25]~249_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[25]~248_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout ))) # 
// (!\myprocessor|select_multdiv_mux|out[25]~248_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[25]~248_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~7_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[25]~248_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[25]~249_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[25]~249 .lut_mask = 16'hCFA0;
defparam \myprocessor|select_multdiv_mux|out[25]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \myprocessor|XM_op_result|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[25]~249_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[25]~41 (
// Equation(s):
// \myprocessor|choose_readB_data|out[25]~41_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[25]~53_combout )

	.dataa(gnd),
	.datab(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datac(gnd),
	.datad(\myprocessor|select_write_data_1|out[25]~53_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[25]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[25]~41 .lut_mask = 16'hCC00;
defparam \myprocessor|choose_readB_data|out[25]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \myprocessor|DX_readB|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[25]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \myprocessor|lw_1|out[25]~50 (
// Equation(s):
// \myprocessor|lw_1|out[25]~50_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[25].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[25].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[25].a_dffe~q ),
	.datab(\myprocessor|DX_readB|loop[25].a_dffe~q ),
	.datac(\myprocessor|and_1~0_combout ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[25]~50 .lut_mask = 16'h00AC;
defparam \myprocessor|lw_1|out[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \myprocessor|lw_1|out[25]~51 (
// Equation(s):
// \myprocessor|lw_1|out[25]~51_combout  = (\myprocessor|lw_1|out[25]~50_combout ) # ((\myprocessor|select_write_data_1|out[25]~53_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|and_3~10_combout )))

	.dataa(\myprocessor|lw_1|out[25]~50_combout ),
	.datab(\myprocessor|select_write_data_1|out[25]~53_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[25]~51 .lut_mask = 16'hAEAA;
defparam \myprocessor|lw_1|out[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \myprocessor|select_data_opB|out[25]~26 (
// Equation(s):
// \myprocessor|select_data_opB|out[25]~26_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[25]~51_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[25]~51_combout )))))

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|lw_1|out[25]~51_combout ),
	.datad(\myprocessor|select_imm_or~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[25]~26 .lut_mask = 16'hE2F0;
defparam \myprocessor|select_data_opB|out[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[26]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout  = \myprocessor|select_data_opB|out[26]~27_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[25]~26_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout )))))

	.dataa(\myprocessor|select_data_opB|out[25]~26_combout ),
	.datab(\myprocessor|select_data_opB|out[26]~27_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[26]~23 .lut_mask = 16'h6C3C;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[27]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[26].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[26].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29 .lut_mask = 16'hEE44;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[26]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[25].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[25].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N31
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[25]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[24].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|myReg|loop[24].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[24]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[23].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[23].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26 .lut_mask = 16'hD8D8;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~304 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~304_combout  = (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & (\myprocessor|my_alu|data_result[0]~0_combout  & ((\myprocessor|select_data_opB|out[22]~3_combout ) # (\myprocessor|lw_0|out[22]~48_combout ))))

	.dataa(\myprocessor|select_data_opB|out[22]~3_combout ),
	.datab(\myprocessor|lw_0|out[22]~48_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~304_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~304 .lut_mask = 16'hE000;
defparam \myprocessor|select_multdiv_mux|out[22]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~219 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~219_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  & ((\myprocessor|lw_0|out[31]~3_combout ))) # 
// (!\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout  & (\myprocessor|my_alu|right_shifter|select2|out[22]~39_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select2|out[22]~39_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[21]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~219 .lut_mask = 16'hC088;
defparam \myprocessor|select_multdiv_mux|out[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~220 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~220_combout  = (\myprocessor|select_multdiv_mux|out[22]~304_combout ) # ((\myprocessor|select_multdiv_mux|out[22]~219_combout ) # ((\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// \myprocessor|select_multdiv_mux|out[22]~203_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[22]~304_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|select_multdiv_mux|out[22]~203_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[22]~219_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~220 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~221 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~221_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select4|out[22]~27_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (\myprocessor|select_multdiv_mux|out[1]~52_combout  & (\myprocessor|my_alu|left_shifter|select4|out[22]~27_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[22]~27_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[21]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~221 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~222 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~222_combout  = (\myprocessor|select_multdiv_mux|out[22]~221_combout  & (((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & \myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q ))) # (!\myprocessor|select_multdiv_mux|out[22]~221_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[22]~221_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~222 .lut_mask = 16'hCE0A;
defparam \myprocessor|select_multdiv_mux|out[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~223 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~223_combout  = (\myprocessor|select_multdiv_mux|out[22]~222_combout ) # ((\myprocessor|select_data_opB|out[22]~3_combout  & (\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[22]~48_combout )))

	.dataa(\myprocessor|select_data_opB|out[22]~3_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[22]~222_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datad(\myprocessor|lw_0|out[22]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~223 .lut_mask = 16'hECCC;
defparam \myprocessor|select_multdiv_mux|out[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~224 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~224_combout  = (\myprocessor|select_multdiv_mux|out[22]~220_combout ) # ((\myprocessor|select_multdiv_mux|out[22]~223_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~61_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[23]~43_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[22]~220_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[23]~43_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[22]~223_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~224 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~225 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~225_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[22]~224_combout )))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[23]~26_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[22]~224_combout ),
	.datad(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~225_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~225 .lut_mask = 16'hEE50;
defparam \myprocessor|select_multdiv_mux|out[22]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~2_combout  = (\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout  & !\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~2 .lut_mask = 16'h000C;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[22]~226 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[22]~226_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout  $ (((!\myprocessor|select_multdiv_mux|out[22]~225_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~2_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|select_multdiv_mux|out[22]~225_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add2|full_adder0|my_xor~22_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[22]~225_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry2|and8~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[22]~226_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[22]~226 .lut_mask = 16'hD8D2;
defparam \myprocessor|select_multdiv_mux|out[22]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \myprocessor|XM_op_result|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[22]~226_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N31
dffeas \myprocessor|MW_op_result|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[22].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[22].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[22].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[22].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[22].a_dffe~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|MW_data_out|loop[22].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N1
dffeas \myprocessor|MW_data_out|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[22].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[22]~50 (
// Equation(s):
// \myprocessor|select_write_data_1|out[22]~50_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[22].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[22].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[22].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[22].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[22].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[22]~50 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[22]~41 (
// Equation(s):
// \myprocessor|choose_readA_data|out[22]~41_combout  = (\myprocessor|select_write_data_1|out[22]~50_combout  & (\myprocessor|writereadA_and~5_combout  & (!\myprocessor|W_control|and_13~1_combout  & !\myprocessor|DX_readA|loop[9].a_dffe~5_combout )))

	.dataa(\myprocessor|select_write_data_1|out[22]~50_combout ),
	.datab(\myprocessor|writereadA_and~5_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[22]~41 .lut_mask = 16'h0008;
defparam \myprocessor|choose_readA_data|out[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N21
dffeas \myprocessor|DX_readA|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[22]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \myprocessor|lw_0|out[22]~47 (
// Equation(s):
// \myprocessor|lw_0|out[22]~47_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[22].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[22].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[22].a_dffe~q ))))

	.dataa(\myprocessor|and_0~0_combout ),
	.datab(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datac(\myprocessor|XM_op_result|loop[22].a_dffe~q ),
	.datad(\myprocessor|DX_readA|loop[22].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[22]~47 .lut_mask = 16'hF780;
defparam \myprocessor|lw_0|out[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \myprocessor|lw_0|out[22]~48 (
// Equation(s):
// \myprocessor|lw_0|out[22]~48_combout  = (\myprocessor|and_2~3_combout  & (!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|select_write_data_1|out[22]~50_combout ))) # (!\myprocessor|and_2~3_combout  & (((\myprocessor|lw_0|out[22]~47_combout ))))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|and_2~3_combout ),
	.datac(\myprocessor|select_write_data_1|out[22]~50_combout ),
	.datad(\myprocessor|lw_0|out[22]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[22]~48 .lut_mask = 16'h7340;
defparam \myprocessor|lw_0|out[22]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[14]~23 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[14]~23_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[31]~3_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[22]~48_combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[22]~48_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[14]~23 .lut_mask = 16'h88C0;
defparam \myprocessor|my_alu|right_shifter|select8|out[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select8|out[14]~24 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select8|out[14]~24_combout  = (\myprocessor|my_alu|right_shifter|select8|out[14]~23_combout ) # ((!\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|right_shifter|select8|out[6]~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[14]~23_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[6]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select8|out[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select8|out[14]~24 .lut_mask = 16'hF3F0;
defparam \myprocessor|my_alu|right_shifter|select8|out[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[8]~16 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[8]~16_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select8|out[14]~24_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select8|out[10]~16_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[14]~24_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select8|out[10]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[8]~16 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|right_shifter|select2|out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[9]~119 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[9]~119_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  
// & (\myprocessor|my_alu|right_shifter|select2|out[8]~16_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[8]~16_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[9]~119_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[9]~119 .lut_mask = 16'hA808;
defparam \myprocessor|select_multdiv_mux|out[9]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[9]~117 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[9]~117_combout  = (\myprocessor|select_data_opB|out[9]~11_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|lw_0|out[9]~22_combout  & \myprocessor|my_alu|data_result[0]~1_combout )))) # 
// (!\myprocessor|select_data_opB|out[9]~11_combout  & (\myprocessor|lw_0|out[9]~22_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ))))

	.dataa(\myprocessor|select_data_opB|out[9]~11_combout ),
	.datab(\myprocessor|lw_0|out[9]~22_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[9]~117_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[9]~117 .lut_mask = 16'hEE80;
defparam \myprocessor|select_multdiv_mux|out[9]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[9]~118 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[9]~118_combout  = (\myprocessor|select_multdiv_mux|out[9]~117_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & \myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[9]~117_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[9]~118_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[9]~118 .lut_mask = 16'hEEAA;
defparam \myprocessor|select_multdiv_mux|out[9]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[9]~120 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[9]~120_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[9]~18_combout ) # ((\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// \myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[9]~18_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[9]~120_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[9]~120 .lut_mask = 16'hC8C0;
defparam \myprocessor|select_multdiv_mux|out[9]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[9]~15 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[9]~15_combout  = (\myprocessor|my_alu|left_shifter|select2|out[8]~13_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select2|out[7]~11_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[9]~5_combout )))))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[7]~11_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[9]~5_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[8]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[9]~15 .lut_mask = 16'hAC00;
defparam \myprocessor|my_alu|left_shifter|select2|out[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[9]~116 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[9]~116_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[8]~14_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[9]~15_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (\myprocessor|my_alu|left_shifter|select2|out[9]~15_combout  & (\myprocessor|select_multdiv_mux|out[1]~52_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[9]~15_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[8]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[9]~116_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[9]~116 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[9]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[9]~121 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[9]~121_combout  = (\myprocessor|select_multdiv_mux|out[9]~119_combout ) # ((\myprocessor|select_multdiv_mux|out[9]~118_combout ) # ((\myprocessor|select_multdiv_mux|out[9]~120_combout ) # 
// (\myprocessor|select_multdiv_mux|out[9]~116_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[9]~119_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[9]~118_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[9]~120_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[9]~116_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[9]~121_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[9]~121 .lut_mask = 16'hFFFE;
defparam \myprocessor|select_multdiv_mux|out[9]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder1|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout  $ 
// (((\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout  & !\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout )))

	.dataa(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder1|my_xor .lut_mask = 16'hCC66;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[9]~122 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[9]~122_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder1|my_xor~combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// (\myprocessor|select_multdiv_mux|out[9]~121_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[9]~121_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder1|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[9]~122_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[9]~122 .lut_mask = 16'h98DC;
defparam \myprocessor|select_multdiv_mux|out[9]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[9]~123 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[9]~123_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[9]~122_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout ))) # 
// (!\myprocessor|select_multdiv_mux|out[9]~122_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[9]~122_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~7_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[9]~122_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[9]~123_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[9]~123 .lut_mask = 16'hF388;
defparam \myprocessor|select_multdiv_mux|out[9]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \myprocessor|XM_op_result|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[9]~123_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \myprocessor|MW_op_result|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[9].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[9].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[9].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[9].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[9].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[9].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \myprocessor|MW_data_out|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[9].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[9]~37 (
// Equation(s):
// \myprocessor|select_write_data_1|out[9]~37_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[9].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[9].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[9].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[9].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[9]~37 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[9]~69 (
// Equation(s):
// \myprocessor|select_write_data_1|out[9]~69_combout  = (\myprocessor|W_control|and_13~0_combout  & ((\myprocessor|MW_ir|loop[29].a_dffe~q  & ((\myprocessor|select_write_data_1|out[9]~37_combout ))) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & 
// (\myprocessor|MW_pc_plus_one|loop[9].a_dffe~q )))) # (!\myprocessor|W_control|and_13~0_combout  & (((\myprocessor|select_write_data_1|out[9]~37_combout ))))

	.dataa(\myprocessor|W_control|and_13~0_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[9].a_dffe~q ),
	.datad(\myprocessor|select_write_data_1|out[9]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[9]~69 .lut_mask = 16'hFD20;
defparam \myprocessor|select_write_data_1|out[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[9]~21 (
// Equation(s):
// \myprocessor|choose_readB_data|out[9]~21_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[9].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[9]~69_combout )))))

	.dataa(\myprocessor|my_regfile|register30|loop[9].a_dffe~q ),
	.datab(\myprocessor|select_write_data_1|out[9]~69_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[9]~21 .lut_mask = 16'hAC00;
defparam \myprocessor|choose_readB_data|out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[9]~22 (
// Equation(s):
// \myprocessor|choose_readB_data|out[9]~22_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[9]~21_combout ) # ((\myprocessor|my_regfile|register31|loop[9].a_dffe~q  & 
// \myprocessor|choose_readB_data|out[0]~3_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[9].a_dffe~q ),
	.datab(\myprocessor|choose_readB_data|out[9]~21_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datad(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[9]~22 .lut_mask = 16'hE0C0;
defparam \myprocessor|choose_readB_data|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \myprocessor|DX_readB|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[9]~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \myprocessor|lw_1|out[9]~18 (
// Equation(s):
// \myprocessor|lw_1|out[9]~18_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[9].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[9].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[9].a_dffe~q ),
	.datab(\myprocessor|DX_readB|loop[9].a_dffe~q ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[9]~18 .lut_mask = 16'h0A0C;
defparam \myprocessor|lw_1|out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \myprocessor|lw_1|out[9]~19 (
// Equation(s):
// \myprocessor|lw_1|out[9]~19_combout  = (\myprocessor|lw_1|out[9]~18_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[9]~69_combout ))

	.dataa(gnd),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|select_write_data_1|out[9]~69_combout ),
	.datad(\myprocessor|lw_1|out[9]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[9]~19 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \myprocessor|select_data_opB|out[9]~11 (
// Equation(s):
// \myprocessor|select_data_opB|out[9]~11_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[9]~19_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[9].a_dffe~q 
// )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[9]~19_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[9]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[9]~11 .lut_mask = 16'hFD20;
defparam \myprocessor|select_data_opB|out[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout  = (!\myprocessor|select_data_opB|out[9]~11_combout  & (!\myprocessor|select_data_opB|out[7]~12_combout  & (!\myprocessor|select_data_opB|out[8]~13_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout )))

	.dataa(\myprocessor|select_data_opB|out[9]~11_combout ),
	.datab(\myprocessor|select_data_opB|out[7]~12_combout ),
	.datac(\myprocessor|select_data_opB|out[8]~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[10]~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout  = \myprocessor|select_data_opB|out[10]~16_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|select_data_opB|out[10]~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[10]~13 .lut_mask = 16'hF03C;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N29
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[11].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[10].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N27
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[9].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[8].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11 .lut_mask = 16'hD8D8;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[7].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|multiply|myReg|loop[6].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|multiply|myReg|loop[6].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9 .lut_mask = 16'hDD88;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[5].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[5].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8 .lut_mask = 16'hEE44;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[4].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[4].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7 .lut_mask = 16'hE4E4;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[3]~74 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[3]~74_combout  = (\myprocessor|select_data_opB|out[3]~5_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[3]~9_combout )))) # 
// (!\myprocessor|select_data_opB|out[3]~5_combout  & (((\myprocessor|lw_0|out[3]~9_combout  & \myprocessor|my_alu|data_result[0]~2_combout ))))

	.dataa(\myprocessor|select_data_opB|out[3]~5_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datac(\myprocessor|lw_0|out[3]~9_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[3]~74 .lut_mask = 16'hFA80;
defparam \myprocessor|select_multdiv_mux|out[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[3]~73 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[3]~73_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[3]~3_combout )))) # (!\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & (((\myprocessor|select_multdiv_mux|out[1]~52_combout  & \myprocessor|my_alu|left_shifter|select2|out[3]~3_combout ))))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datab(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[3]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[3]~73 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[2]~2 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[2]~2_combout  = (\myprocessor|my_alu|left_shifter|select2|out[2]~1_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|lw_0|out[0]~5_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|lw_0|out[2]~7_combout ))))

	.dataa(\myprocessor|lw_0|out[2]~7_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[2]~1_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[2]~2 .lut_mask = 16'hC808;
defparam \myprocessor|my_alu|left_shifter|select2|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[3]~75 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[3]~75_combout  = (\myprocessor|select_multdiv_mux|out[3]~74_combout ) # ((\myprocessor|select_multdiv_mux|out[3]~73_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~58_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[2]~2_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[3]~74_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[3]~73_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[2]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[3]~75 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[29]~0 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q ) # ((!\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|DX_ir|loop[11].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[29]~0 .lut_mask = 16'hFF30;
defparam \myprocessor|my_alu|left_shifter|select4|out[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[3]~2 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[3]~2_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (((\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout )))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  
// & ((\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & ((\myprocessor|my_alu|right_shifter|select16|out[11]~1_combout ))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & (\myprocessor|lw_0|out[3]~9_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datab(\myprocessor|lw_0|out[3]~9_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select16|out[11]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[3]~2 .lut_mask = 16'hF4A4;
defparam \myprocessor|my_alu|right_shifter|select4|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[3]~3 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[3]~3_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & ((\myprocessor|my_alu|right_shifter|select4|out[3]~2_combout  & ((\myprocessor|my_alu|right_shifter|select8|out[7]~7_combout ))) # 
// (!\myprocessor|my_alu|right_shifter|select4|out[3]~2_combout  & (\myprocessor|lw_0|out[19]~44_combout )))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (((\myprocessor|my_alu|right_shifter|select4|out[3]~2_combout ))))

	.dataa(\myprocessor|lw_0|out[19]~44_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select8|out[7]~7_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[3]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[3]~3 .lut_mask = 16'hF388;
defparam \myprocessor|my_alu|right_shifter|select4|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[3]~72 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[3]~72_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[3]~72 .lut_mask = 16'hA820;
defparam \myprocessor|select_multdiv_mux|out[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[3]~76 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[3]~76_combout  = (\myprocessor|select_multdiv_mux|out[3]~75_combout ) # ((\myprocessor|select_multdiv_mux|out[3]~72_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~61_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[4]~10_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[3]~75_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[4]~10_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[3]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[3]~76 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout  $ 
// (((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ) # ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout ) # 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder3|my_xor .lut_mask = 16'h3336;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[3]~77 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[3]~77_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ) # 
// ((\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder3|my_xor~combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// (\myprocessor|select_multdiv_mux|out[3]~76_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[3]~76_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add0|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[3]~77 .lut_mask = 16'hBA98;
defparam \myprocessor|select_multdiv_mux|out[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[3]~78 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[3]~78_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[3]~77_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout ))) # 
// (!\myprocessor|select_multdiv_mux|out[3]~77_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[3]~77_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~11_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[3]~77_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[3]~78 .lut_mask = 16'hF388;
defparam \myprocessor|select_multdiv_mux|out[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N25
dffeas \myprocessor|XM_op_result|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[3]~78_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \myprocessor|XM_readB|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[3]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[3].a_dffe~q ,\myprocessor|XM_readB|loop[2].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009041041041;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[2].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[2].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[2].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[2].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[2].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \myprocessor|MW_data_out|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[2].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N25
dffeas \myprocessor|MW_op_result|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[2].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[2]~31 (
// Equation(s):
// \myprocessor|select_write_data_1|out[2]~31_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|MW_op_result|loop[2].a_dffe~q ))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// (\myprocessor|MW_data_out|loop[2].a_dffe~q )))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[2].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_data_out|loop[2].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[2].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[2]~31 .lut_mask = 16'hF0D8;
defparam \myprocessor|select_write_data_1|out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[2]~61 (
// Equation(s):
// \myprocessor|select_write_data_1|out[2]~61_combout  = (\myprocessor|MW_ir|loop[29].a_dffe~q  & (((\myprocessor|select_write_data_1|out[2]~31_combout )))) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & ((\myprocessor|W_control|and_13~0_combout  & 
// (\myprocessor|MW_pc_plus_one|loop[2].a_dffe~q )) # (!\myprocessor|W_control|and_13~0_combout  & ((\myprocessor|select_write_data_1|out[2]~31_combout )))))

	.dataa(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|W_control|and_13~0_combout ),
	.datac(\myprocessor|MW_pc_plus_one|loop[2].a_dffe~q ),
	.datad(\myprocessor|select_write_data_1|out[2]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[2]~61 .lut_mask = 16'hFB40;
defparam \myprocessor|select_write_data_1|out[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[2]~7 (
// Equation(s):
// \myprocessor|choose_readB_data|out[2]~7_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|my_regfile|register30|loop[2].a_dffe~q ))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|select_write_data_1|out[2]~61_combout ))))

	.dataa(\myprocessor|select_write_data_1|out[2]~61_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[2].a_dffe~q ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[2]~7 .lut_mask = 16'hCA00;
defparam \myprocessor|choose_readB_data|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[2]~8 (
// Equation(s):
// \myprocessor|choose_readB_data|out[2]~8_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[2]~7_combout ) # ((\myprocessor|choose_readB_data|out[0]~3_combout  & 
// \myprocessor|my_regfile|register31|loop[2].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datab(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[2].a_dffe~q ),
	.datad(\myprocessor|choose_readB_data|out[2]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[2]~8 .lut_mask = 16'hAA80;
defparam \myprocessor|choose_readB_data|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \myprocessor|DX_readB|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readB_data|out[2]~8_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \myprocessor|lw_1|out[2]~4 (
// Equation(s):
// \myprocessor|lw_1|out[2]~4_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[2].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[2].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[2].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|DX_readB|loop[2].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[2]~4 .lut_mask = 16'h2230;
defparam \myprocessor|lw_1|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \myprocessor|lw_1|out[2]~5 (
// Equation(s):
// \myprocessor|lw_1|out[2]~5_combout  = (\myprocessor|lw_1|out[2]~4_combout ) # ((\myprocessor|select_write_data_1|out[2]~61_combout  & \myprocessor|and_3~10_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[2]~61_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|lw_1|out[2]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[2]~5 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \myprocessor|XM_readB|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[2]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[3].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[3].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[3].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[3].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[3].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \myprocessor|MW_data_out|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[3].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \myprocessor|MW_op_result|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[3].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[3]~32 (
// Equation(s):
// \myprocessor|select_write_data_1|out[3]~32_combout  = (\myprocessor|MW_ir|loop[31].a_dffe~q  & (((\myprocessor|MW_op_result|loop[3].a_dffe~q )))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|W_control|and_10~0_combout  & 
// (\myprocessor|MW_data_out|loop[3].a_dffe~q )) # (!\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_op_result|loop[3].a_dffe~q )))))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|MW_data_out|loop[3].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[3].a_dffe~q ),
	.datad(\myprocessor|W_control|and_10~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[3]~32 .lut_mask = 16'hE4F0;
defparam \myprocessor|select_write_data_1|out[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \myprocessor|PC_adder_1|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a3  $ (((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a2  & 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1  & \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ))))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add0|full_adder3|my_xor .lut_mask = 16'h7F80;
defparam \myprocessor|PC_adder_1|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \myprocessor|MW_pc_plus_one|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[3]~62 (
// Equation(s):
// \myprocessor|select_write_data_1|out[3]~62_combout  = (\myprocessor|MW_ir|loop[29].a_dffe~q  & (\myprocessor|select_write_data_1|out[3]~32_combout )) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & ((\myprocessor|W_control|and_13~0_combout  & 
// ((\myprocessor|MW_pc_plus_one|loop[3].a_dffe~q ))) # (!\myprocessor|W_control|and_13~0_combout  & (\myprocessor|select_write_data_1|out[3]~32_combout ))))

	.dataa(\myprocessor|select_write_data_1|out[3]~32_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[3].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[3]~62 .lut_mask = 16'hB8AA;
defparam \myprocessor|select_write_data_1|out[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[3]~9 (
// Equation(s):
// \myprocessor|choose_readB_data|out[3]~9_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|my_regfile|register30|loop[3].a_dffe~q ))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|select_write_data_1|out[3]~62_combout ))))

	.dataa(\myprocessor|select_write_data_1|out[3]~62_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|my_regfile|register30|loop[3].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[3]~9 .lut_mask = 16'hC808;
defparam \myprocessor|choose_readB_data|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[3]~10 (
// Equation(s):
// \myprocessor|choose_readB_data|out[3]~10_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[3]~9_combout ) # ((\myprocessor|choose_readB_data|out[0]~3_combout  & 
// \myprocessor|my_regfile|register31|loop[3].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datab(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[3].a_dffe~q ),
	.datad(\myprocessor|choose_readB_data|out[3]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[3]~10 .lut_mask = 16'hAA80;
defparam \myprocessor|choose_readB_data|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \myprocessor|DX_readB|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readB_data|out[3]~10_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \myprocessor|lw_1|out[3]~6 (
// Equation(s):
// \myprocessor|lw_1|out[3]~6_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[3].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[3].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[3].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|DX_readB|loop[3].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[3]~6 .lut_mask = 16'h2230;
defparam \myprocessor|lw_1|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \myprocessor|lw_1|out[3]~7 (
// Equation(s):
// \myprocessor|lw_1|out[3]~7_combout  = (\myprocessor|lw_1|out[3]~6_combout ) # ((\myprocessor|select_write_data_1|out[3]~62_combout  & \myprocessor|and_3~10_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[3]~62_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|lw_1|out[3]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[3]~7 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \myprocessor|select_data_opB|out[3]~5 (
// Equation(s):
// \myprocessor|select_data_opB|out[3]~5_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[3]~7_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & (\myprocessor|DX_ir|loop[3].a_dffe~q 
// )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[3]~7_combout ))))

	.dataa(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.datab(\myprocessor|select_imm_or~0_combout ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[3]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[3]~5 .lut_mask = 16'hFB08;
defparam \myprocessor|select_data_opB|out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[3]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[3]~5_combout ))

	.dataa(\myprocessor|select_data_opB|out[3]~5_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add0|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[3]~20 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[3].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|multiply|myReg|loop[3].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[2]~66 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[2]~66_combout  = (\myprocessor|lw_0|out[2]~7_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|select_data_opB|out[2]~6_combout )))) # 
// (!\myprocessor|lw_0|out[2]~7_combout  & (((\myprocessor|my_alu|data_result[0]~2_combout  & \myprocessor|select_data_opB|out[2]~6_combout ))))

	.dataa(\myprocessor|lw_0|out[2]~7_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datad(\myprocessor|select_data_opB|out[2]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[2]~66 .lut_mask = 16'hF8A0;
defparam \myprocessor|select_multdiv_mux|out[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[0]~0 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[0]~0_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q ) # ((\myprocessor|DX_ir|loop[8].a_dffe~q ) # ((\myprocessor|DX_ir|loop[10].a_dffe~q ) # (\myprocessor|DX_ir|loop[11].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[0]~0 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|left_shifter|select2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~59 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~59_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & !\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout )

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~59 .lut_mask = 16'h0A0A;
defparam \myprocessor|select_multdiv_mux|out[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[2]~65 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[2]~65_combout  = (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4_combout  & ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout ) # ((\myprocessor|lw_0|out[1]~11_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~59_combout )))) # (!\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4_combout  & (\myprocessor|lw_0|out[1]~11_combout  & ((\myprocessor|select_multdiv_mux|out[1]~59_combout ))))

	.dataa(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4_combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[2]~65 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[2]~67 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[2]~67_combout  = (\myprocessor|select_multdiv_mux|out[2]~66_combout ) # ((\myprocessor|select_multdiv_mux|out[2]~65_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[2]~2_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[2]~66_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[2]~2_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[2]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[2]~67 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[2]~68 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[2]~68_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[5]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[2]~68 .lut_mask = 16'hA808;
defparam \myprocessor|select_multdiv_mux|out[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[2]~0 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[2]~0_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & ((\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ) # ((\myprocessor|my_alu|right_shifter|select16|out[10]~0_combout 
// )))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (\myprocessor|lw_0|out[2]~7_combout )))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datac(\myprocessor|lw_0|out[2]~7_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select16|out[10]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[2]~0 .lut_mask = 16'hBA98;
defparam \myprocessor|my_alu|right_shifter|select4|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select4|out[2]~1 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select4|out[2]~1_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & ((\myprocessor|my_alu|right_shifter|select4|out[2]~0_combout  & (\myprocessor|my_alu|right_shifter|select8|out[6]~2_combout )) # 
// (!\myprocessor|my_alu|right_shifter|select4|out[2]~0_combout  & ((\myprocessor|lw_0|out[18]~36_combout ))))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (((\myprocessor|my_alu|right_shifter|select4|out[2]~0_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select8|out[6]~2_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datac(\myprocessor|lw_0|out[18]~36_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[2]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select4|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select4|out[2]~1 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_alu|right_shifter|select4|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[2]~7 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[2]~7_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select2|out[4]~6_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select4|out[2]~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[4]~6_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[2]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[2]~7 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_alu|right_shifter|select2|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[2]~69 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[2]~69_combout  = (\myprocessor|select_multdiv_mux|out[2]~67_combout ) # ((\myprocessor|select_multdiv_mux|out[2]~68_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[2]~7_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[2]~67_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[2]~68_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[2]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[2]~69 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[2]~70 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[2]~70_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[2]~69_combout )))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[3]~6_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[2]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[2]~70 .lut_mask = 16'hE3E0;
defparam \myprocessor|select_multdiv_mux|out[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[2]~71 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[2]~71_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout  $ (((!\myprocessor|select_multdiv_mux|out[2]~70_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[2]~70_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[2]~70_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~8_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[2]~71 .lut_mask = 16'hCA9A;
defparam \myprocessor|select_multdiv_mux|out[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \myprocessor|XM_op_result|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[2]~71_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \myprocessor|XM_readB|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[1]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[1].a_dffe~q ,\myprocessor|XM_readB|loop[0].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018D34D34D34;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[1].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[1].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[1].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[1].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[1].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N21
dffeas \myprocessor|MW_data_out|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[1].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \myprocessor|MW_op_result|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[1].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[1]~30 (
// Equation(s):
// \myprocessor|select_write_data_1|out[1]~30_combout  = (\myprocessor|MW_ir|loop[31].a_dffe~q  & (((\myprocessor|MW_op_result|loop[1].a_dffe~q )))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|W_control|and_10~0_combout  & 
// (\myprocessor|MW_data_out|loop[1].a_dffe~q )) # (!\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_op_result|loop[1].a_dffe~q )))))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|MW_data_out|loop[1].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[1].a_dffe~q ),
	.datad(\myprocessor|W_control|and_10~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[1]~30 .lut_mask = 16'hE4F0;
defparam \myprocessor|select_write_data_1|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[1]~60 (
// Equation(s):
// \myprocessor|select_write_data_1|out[1]~60_combout  = (\myprocessor|MW_ir|loop[29].a_dffe~q  & (((\myprocessor|select_write_data_1|out[1]~30_combout )))) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & ((\myprocessor|W_control|and_13~0_combout  & 
// (\myprocessor|MW_pc_plus_one|loop[1].a_dffe~q )) # (!\myprocessor|W_control|and_13~0_combout  & ((\myprocessor|select_write_data_1|out[1]~30_combout )))))

	.dataa(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|W_control|and_13~0_combout ),
	.datac(\myprocessor|MW_pc_plus_one|loop[1].a_dffe~q ),
	.datad(\myprocessor|select_write_data_1|out[1]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[1]~60 .lut_mask = 16'hFB40;
defparam \myprocessor|select_write_data_1|out[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[1]~5 (
// Equation(s):
// \myprocessor|choose_readB_data|out[1]~5_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|my_regfile|register30|loop[1].a_dffe~q ))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|select_write_data_1|out[1]~60_combout ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datab(\myprocessor|select_write_data_1|out[1]~60_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|my_regfile|register30|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[1]~5 .lut_mask = 16'hA808;
defparam \myprocessor|choose_readB_data|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[1]~6 (
// Equation(s):
// \myprocessor|choose_readB_data|out[1]~6_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[1]~5_combout ) # ((\myprocessor|choose_readB_data|out[0]~3_combout  & 
// \myprocessor|my_regfile|register31|loop[1].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datab(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[1].a_dffe~q ),
	.datad(\myprocessor|choose_readB_data|out[1]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[1]~6 .lut_mask = 16'hAA80;
defparam \myprocessor|choose_readB_data|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \myprocessor|DX_readB|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readB_data|out[1]~6_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \myprocessor|lw_1|out[1]~2 (
// Equation(s):
// \myprocessor|lw_1|out[1]~2_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[1].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[1].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[1].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|DX_readB|loop[1].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[1]~2 .lut_mask = 16'h2230;
defparam \myprocessor|lw_1|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \myprocessor|lw_1|out[1]~3 (
// Equation(s):
// \myprocessor|lw_1|out[1]~3_combout  = (\myprocessor|lw_1|out[1]~2_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[1]~60_combout ))

	.dataa(gnd),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|select_write_data_1|out[1]~60_combout ),
	.datad(\myprocessor|lw_1|out[1]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[1]~3 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \myprocessor|select_data_opB|out[1]~7 (
// Equation(s):
// \myprocessor|select_data_opB|out[1]~7_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[1]~3_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & (\myprocessor|DX_ir|loop[1].a_dffe~q 
// )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[1]~3_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[1].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[1]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[1]~7 .lut_mask = 16'hEF40;
defparam \myprocessor|select_data_opB|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~298 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~298_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & (((\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & \myprocessor|my_alu|data_result[0]~0_combout )) # 
// (!\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ))) # (!\myprocessor|select_multdiv_mux|out[1]~52_combout  & (((\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & \myprocessor|my_alu|data_result[0]~0_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~298_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~298 .lut_mask = 16'hF222;
defparam \myprocessor|select_multdiv_mux|out[1]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~53 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~53_combout  = (\myprocessor|lw_0|out[1]~11_combout  & ((\myprocessor|select_multdiv_mux|out[1]~298_combout ) # ((\myprocessor|select_data_opB|out[1]~7_combout  & \myprocessor|my_alu|data_result[0]~1_combout ))))

	.dataa(\myprocessor|select_data_opB|out[1]~7_combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~298_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~53 .lut_mask = 16'hC8C0;
defparam \myprocessor|select_multdiv_mux|out[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[1]~4 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[1]~4_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (((\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ) # (\myprocessor|lw_0|out[17]~40_combout )))) # 
// (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (\myprocessor|lw_0|out[1]~11_combout  & (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout )))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datad(\myprocessor|lw_0|out[17]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[1]~4 .lut_mask = 16'hAEA4;
defparam \myprocessor|my_alu|right_shifter|select2|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select2|out[1]~5 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select2|out[1]~5_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & ((\myprocessor|my_alu|right_shifter|select2|out[1]~4_combout  & (\myprocessor|my_alu|right_shifter|select8|out[5]~10_combout )) # 
// (!\myprocessor|my_alu|right_shifter|select2|out[1]~4_combout  & ((\myprocessor|my_alu|right_shifter|select16|out[9]~2_combout ))))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & 
// (((\myprocessor|my_alu|right_shifter|select2|out[1]~4_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select8|out[5]~10_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select16|out[9]~2_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[1]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select2|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select2|out[1]~5 .lut_mask = 16'hAFC0;
defparam \myprocessor|my_alu|right_shifter|select2|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~56 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~56_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select2|out[1]~5_combout )))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[1]~5_combout ),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~56 .lut_mask = 16'h88C0;
defparam \myprocessor|select_multdiv_mux|out[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~57 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~57_combout  = (\myprocessor|select_multdiv_mux|out[1]~56_combout ) # ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2_combout  & \myprocessor|my_alu|decoder|decoder0|and1~1_combout ))

	.dataa(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~57 .lut_mask = 16'hFFA0;
defparam \myprocessor|select_multdiv_mux|out[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~54 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~54_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & ((\myprocessor|select_imm_or~1_combout  & (\myprocessor|lw_1|out[1]~3_combout )) # (!\myprocessor|select_imm_or~1_combout  & 
// ((\myprocessor|DX_ir|loop[1].a_dffe~q )))))

	.dataa(\myprocessor|lw_1|out[1]~3_combout ),
	.datab(\myprocessor|select_imm_or~1_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datad(\myprocessor|DX_ir|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~54 .lut_mask = 16'hB080;
defparam \myprocessor|select_multdiv_mux|out[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~60 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~60_combout  = (\myprocessor|select_multdiv_mux|out[1]~57_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~54_combout ) # ((\myprocessor|lw_0|out[0]~5_combout  & \myprocessor|select_multdiv_mux|out[1]~59_combout 
// )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~57_combout ),
	.datab(\myprocessor|lw_0|out[0]~5_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~59_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~54_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~60 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~62 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~62_combout  = (\myprocessor|select_multdiv_mux|out[1]~53_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~60_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~61_combout  & 
// \myprocessor|my_alu|right_shifter|select2|out[2]~7_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~53_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~60_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[2]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~62 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~63 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~63_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5_combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|select_multdiv_mux|out[1]~62_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~62_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[2]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~63 .lut_mask = 16'hF2C2;
defparam \myprocessor|select_multdiv_mux|out[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[1]~64 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[1]~64_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout  $ 
// (((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout  & !\myprocessor|select_multdiv_mux|out[1]~63_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|select_multdiv_mux|out[1]~63_combout 
// ))))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~63_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[1]~64 .lut_mask = 16'hF438;
defparam \myprocessor|select_multdiv_mux|out[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \myprocessor|XM_op_result|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[1]~64_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \myprocessor|MW_data_out|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [0]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \myprocessor|MW_op_result|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[0].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[0]~29 (
// Equation(s):
// \myprocessor|select_write_data_1|out[0]~29_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & (\myprocessor|MW_data_out|loop[0].a_dffe~q )) # (!\myprocessor|W_control|and_10~combout  & 
// ((\myprocessor|MW_op_result|loop[0].a_dffe~q )))))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|MW_data_out|loop[0].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[0].a_dffe~q ),
	.datad(\myprocessor|W_control|and_10~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[0]~29 .lut_mask = 16'h4450;
defparam \myprocessor|select_write_data_1|out[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \myprocessor|MW_pc_plus_one|loop[0].a_dffe~0 (
// Equation(s):
// \myprocessor|MW_pc_plus_one|loop[0].a_dffe~0_combout  = !\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\myprocessor|MW_pc_plus_one|loop[0].a_dffe~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[0].a_dffe~0 .lut_mask = 16'h00FF;
defparam \myprocessor|MW_pc_plus_one|loop[0].a_dffe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \myprocessor|MW_pc_plus_one|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_pc_plus_one|loop[0].a_dffe~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[0]~73 (
// Equation(s):
// \myprocessor|select_write_data_1|out[0]~73_combout  = (\myprocessor|select_write_data_1|out[0]~29_combout ) # ((\myprocessor|W_control|and_13~0_combout  & (!\myprocessor|MW_ir|loop[29].a_dffe~q  & \myprocessor|MW_pc_plus_one|loop[0].a_dffe~q )))

	.dataa(\myprocessor|select_write_data_1|out[0]~29_combout ),
	.datab(\myprocessor|W_control|and_13~0_combout ),
	.datac(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datad(\myprocessor|MW_pc_plus_one|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[0]~73 .lut_mask = 16'hAEAA;
defparam \myprocessor|select_write_data_1|out[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \myprocessor|my_regfile|register31|loop[0].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[0]~73_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \myprocessor|choose_rs5|out[0]~0 (
// Equation(s):
// \myprocessor|choose_rs5|out[0]~0_combout  = (\myprocessor|X_control|and_17~combout  & (\myprocessor|DX_ir|loop[0].a_dffe~q )) # (!\myprocessor|X_control|and_17~combout  & (((\myprocessor|DX_ir|loop[2].a_dffe~q ) # (!\myprocessor|X_control|and_7~2_combout 
// ))))

	.dataa(\myprocessor|DX_ir|loop[0].a_dffe~q ),
	.datab(\myprocessor|X_control|and_17~combout ),
	.datac(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datad(\myprocessor|X_control|and_7~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_rs5|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_rs5|out[0]~0 .lut_mask = 16'hB8BB;
defparam \myprocessor|choose_rs5|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \myprocessor|choose_rs5|out[0]~1 (
// Equation(s):
// \myprocessor|choose_rs5|out[0]~1_combout  = (\myprocessor|X_control|and_17~combout  & (\myprocessor|choose_rs5|out[0]~0_combout )) # (!\myprocessor|X_control|and_17~combout  & (!\myprocessor|and_addi_o~1_combout  & 
// ((\myprocessor|choose_rs5|out[0]~0_combout ) # (!\myprocessor|and_mul_o~6_combout ))))

	.dataa(\myprocessor|choose_rs5|out[0]~0_combout ),
	.datab(\myprocessor|X_control|and_17~combout ),
	.datac(\myprocessor|and_addi_o~1_combout ),
	.datad(\myprocessor|and_mul_o~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_rs5|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_rs5|out[0]~1 .lut_mask = 16'h8A8B;
defparam \myprocessor|choose_rs5|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \myprocessor|my_regfile|register30|loop[0].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_rs5|out[0]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[0]~5 (
// Equation(s):
// \myprocessor|choose_readA_data|out[0]~5_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|select_write_data_1|out[0]~73_combout )) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|my_regfile|register30|loop[0].a_dffe~q )))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datac(\myprocessor|select_write_data_1|out[0]~73_combout ),
	.datad(\myprocessor|my_regfile|register30|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[0]~5 .lut_mask = 16'hC480;
defparam \myprocessor|choose_readA_data|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[0]~7 (
// Equation(s):
// \myprocessor|choose_readA_data|out[0]~7_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[0]~5_combout ) # ((\myprocessor|my_regfile|register31|loop[0].a_dffe~q  & 
// \myprocessor|choose_readA_data|out[0]~6_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[0].a_dffe~q ),
	.datab(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.datac(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datad(\myprocessor|choose_readA_data|out[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[0]~7 .lut_mask = 16'h0F08;
defparam \myprocessor|choose_readA_data|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \myprocessor|DX_readA|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readA_data|out[0]~7_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \myprocessor|lw_0|out[0]~4 (
// Equation(s):
// \myprocessor|lw_0|out[0]~4_combout  = (\myprocessor|and_0~0_combout  & ((\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (\myprocessor|XM_op_result|loop[0].a_dffe~q )) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & 
// ((\myprocessor|DX_readA|loop[0].a_dffe~q ))))) # (!\myprocessor|and_0~0_combout  & (((\myprocessor|DX_readA|loop[0].a_dffe~q ))))

	.dataa(\myprocessor|and_0~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[0].a_dffe~q ),
	.datac(\myprocessor|DX_readA|loop[0].a_dffe~q ),
	.datad(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[0]~4 .lut_mask = 16'hD8F0;
defparam \myprocessor|lw_0|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \myprocessor|lw_0|out[0]~5 (
// Equation(s):
// \myprocessor|lw_0|out[0]~5_combout  = (\myprocessor|and_2~3_combout  & ((\myprocessor|select_write_data_1|out[0]~28_combout ) # ((\myprocessor|select_write_data_1|out[0]~29_combout )))) # (!\myprocessor|and_2~3_combout  & 
// (((\myprocessor|lw_0|out[0]~4_combout ))))

	.dataa(\myprocessor|select_write_data_1|out[0]~28_combout ),
	.datab(\myprocessor|select_write_data_1|out[0]~29_combout ),
	.datac(\myprocessor|lw_0|out[0]~4_combout ),
	.datad(\myprocessor|and_2~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[0]~5 .lut_mask = 16'hEEF0;
defparam \myprocessor|lw_0|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[0]~46 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[0]~46_combout  = (!\myprocessor|DX_ir|loop[7].a_dffe~q  & !\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[0]~46 .lut_mask = 16'h0033;
defparam \myprocessor|select_multdiv_mux|out[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[0]~47 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[0]~47_combout  = (\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & (((\myprocessor|select_multdiv_mux|out[0]~46_combout  & \myprocessor|lw_0|out[0]~5_combout )))) # 
// (!\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout ))

	.dataa(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[0]~46_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datad(\myprocessor|lw_0|out[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[0]~47 .lut_mask = 16'hCA0A;
defparam \myprocessor|select_multdiv_mux|out[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select1|out[0]~0 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select1|out[0]~0_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[16]~38_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[0]~5_combout )))))

	.dataa(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[16]~38_combout ),
	.datad(\myprocessor|lw_0|out[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~0 .lut_mask = 16'h3120;
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select1|out[0]~1 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select1|out[0]~1_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[24]~50_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[8]~19_combout )))))

	.dataa(\myprocessor|lw_0|out[24]~50_combout ),
	.datab(\myprocessor|lw_0|out[8]~19_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select1|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~1 .lut_mask = 16'hAC00;
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select1|out[0]~2 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select1|out[0]~2_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (((\myprocessor|my_alu|right_shifter|select8|out[4]~5_combout )))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select1|out[0]~0_combout ) # ((\myprocessor|my_alu|right_shifter|select1|out[0]~1_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select1|out[0]~0_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select8|out[4]~5_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select1|out[0]~1_combout ),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select1|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~2 .lut_mask = 16'hCCFA;
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select1|out[0]~3 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select1|out[0]~3_combout  = (!\myprocessor|DX_ir|loop[7].a_dffe~q  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|right_shifter|select4|out[2]~1_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|right_shifter|select1|out[0]~2_combout )))))

	.dataa(\myprocessor|my_alu|right_shifter|select4|out[2]~1_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select1|out[0]~2_combout ),
	.datad(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select1|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~3 .lut_mask = 16'h00B8;
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|right_shifter|select1|out[0]~4 (
// Equation(s):
// \myprocessor|my_alu|right_shifter|select1|out[0]~4_combout  = (\myprocessor|DX_ir|loop[7].a_dffe~q  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// (\myprocessor|my_alu|right_shifter|select2|out[1]~5_combout ))))

	.dataa(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|right_shifter|select2|out[1]~5_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[3]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|right_shifter|select1|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~4 .lut_mask = 16'hA820;
defparam \myprocessor|my_alu|right_shifter|select1|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[0]~45 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[0]~45_combout  = (\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & ((\myprocessor|my_alu|right_shifter|select1|out[0]~3_combout ) # 
// (\myprocessor|my_alu|right_shifter|select1|out[0]~4_combout ))))

	.dataa(\myprocessor|my_alu|right_shifter|select1|out[0]~3_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select1|out[0]~4_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datad(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[0]~45 .lut_mask = 16'hE000;
defparam \myprocessor|select_multdiv_mux|out[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[0]~48 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[0]~48_combout  = (\myprocessor|my_alu|decoder|decoder0|and1~0_combout  & ((\myprocessor|select_multdiv_mux|out[0]~45_combout ) # ((!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & 
// \myprocessor|select_multdiv_mux|out[0]~47_combout ))))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.datab(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[0]~47_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[0]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[0]~48 .lut_mask = 16'hAA20;
defparam \myprocessor|select_multdiv_mux|out[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[0]~49 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[0]~49_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & ((\myprocessor|select_data_opB|out[0]~4_combout ) # ((\myprocessor|lw_0|out[0]~5_combout )))) # (!\myprocessor|my_alu|data_result[0]~2_combout  & 
// (\myprocessor|select_data_opB|out[0]~4_combout  & (\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[0]~5_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datad(\myprocessor|lw_0|out[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[0]~49 .lut_mask = 16'hEA88;
defparam \myprocessor|select_multdiv_mux|out[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[0]~50 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[0]~50_combout  = (\myprocessor|select_multdiv_mux|out[0]~49_combout ) # ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout  & \myprocessor|my_alu|decoder|decoder0|and1~combout ))

	.dataa(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_multdiv_mux|out[0]~49_combout ),
	.datad(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[0]~50 .lut_mask = 16'hFAF0;
defparam \myprocessor|select_multdiv_mux|out[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[0]~44 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[0]~44_combout  = (\myprocessor|my_multdiv|updated_optype~0_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ))) # (!\myprocessor|my_multdiv|updated_optype~0_combout  & 
// (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[1]~4_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add0|full_adder1|my_xor~2_combout ),
	.datad(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[0]~44 .lut_mask = 16'hF0AA;
defparam \myprocessor|select_multdiv_mux|out[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[0]~51 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[0]~51_combout  = (\myprocessor|mul_or_div_started~combout  & (((\myprocessor|select_multdiv_mux|out[0]~44_combout )))) # (!\myprocessor|mul_or_div_started~combout  & ((\myprocessor|select_multdiv_mux|out[0]~48_combout ) 
// # ((\myprocessor|select_multdiv_mux|out[0]~50_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[0]~48_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[0]~50_combout ),
	.datac(\myprocessor|mul_or_div_started~combout ),
	.datad(\myprocessor|select_multdiv_mux|out[0]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[0]~51 .lut_mask = 16'hFE0E;
defparam \myprocessor|select_multdiv_mux|out[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \myprocessor|XM_op_result|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[0]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \myprocessor|MW_data_out|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [12]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \myprocessor|MW_op_result|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[12].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[12]~40 (
// Equation(s):
// \myprocessor|select_write_data_1|out[12]~40_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & (\myprocessor|MW_data_out|loop[12].a_dffe~q )) # (!\myprocessor|W_control|and_10~combout  & 
// ((\myprocessor|MW_op_result|loop[12].a_dffe~q )))))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|MW_data_out|loop[12].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[12].a_dffe~q ),
	.datad(\myprocessor|W_control|and_10~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[12]~40 .lut_mask = 16'h4450;
defparam \myprocessor|select_write_data_1|out[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \myprocessor|PC_adder_1|add1|full_adder1|and_2 (
// Equation(s):
// \myprocessor|PC_adder_1|add1|full_adder1|and_2~combout  = (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7  & 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a9  & \myprocessor|PC_adder_1|p_carry0|and7~1_combout )))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\myprocessor|PC_adder_1|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add1|full_adder1|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add1|full_adder1|and_2 .lut_mask = 16'h8000;
defparam \myprocessor|PC_adder_1|add1|full_adder1|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \myprocessor|PC_adder_1|add1|full_adder3|and_2 (
// Equation(s):
// \myprocessor|PC_adder_1|add1|full_adder3|and_2~combout  = (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a11  & 
// \myprocessor|PC_adder_1|add1|full_adder1|and_2~combout ))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(gnd),
	.datad(\myprocessor|PC_adder_1|add1|full_adder1|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add1|full_adder3|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add1|full_adder3|and_2 .lut_mask = 16'h8800;
defparam \myprocessor|PC_adder_1|add1|full_adder3|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \myprocessor|MW_pc_plus_one|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add1|full_adder3|and_2~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[12]~72 (
// Equation(s):
// \myprocessor|select_write_data_1|out[12]~72_combout  = (\myprocessor|select_write_data_1|out[12]~40_combout ) # ((!\myprocessor|MW_ir|loop[29].a_dffe~q  & (\myprocessor|MW_pc_plus_one|loop[12].a_dffe~q  & \myprocessor|W_control|and_13~0_combout )))

	.dataa(\myprocessor|select_write_data_1|out[12]~40_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[12].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[12]~72 .lut_mask = 16'hBAAA;
defparam \myprocessor|select_write_data_1|out[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[12]~27 (
// Equation(s):
// \myprocessor|choose_readB_data|out[12]~27_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|my_regfile|register30|loop[12].a_dffe~q ))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|select_write_data_1|out[12]~72_combout ))))

	.dataa(\myprocessor|select_write_data_1|out[12]~72_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datac(\myprocessor|my_regfile|register30|loop[12].a_dffe~q ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[12]~27 .lut_mask = 16'hE200;
defparam \myprocessor|choose_readB_data|out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[12]~28 (
// Equation(s):
// \myprocessor|choose_readB_data|out[12]~28_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[12]~27_combout ) # ((\myprocessor|choose_readB_data|out[0]~3_combout  & 
// \myprocessor|my_regfile|register31|loop[12].a_dffe~q ))))

	.dataa(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datac(\myprocessor|my_regfile|register31|loop[12].a_dffe~q ),
	.datad(\myprocessor|choose_readB_data|out[12]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[12]~28 .lut_mask = 16'hCC80;
defparam \myprocessor|choose_readB_data|out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \myprocessor|DX_readB|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[12]~28_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \myprocessor|lw_1|out[12]~24 (
// Equation(s):
// \myprocessor|lw_1|out[12]~24_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[12].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[12].a_dffe~q )))))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|XM_op_result|loop[12].a_dffe~q ),
	.datac(\myprocessor|DX_readB|loop[12].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[12]~24 .lut_mask = 16'h4450;
defparam \myprocessor|lw_1|out[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \myprocessor|lw_1|out[12]~25 (
// Equation(s):
// \myprocessor|lw_1|out[12]~25_combout  = (\myprocessor|lw_1|out[12]~24_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[12]~72_combout ))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[12]~72_combout ),
	.datad(\myprocessor|lw_1|out[12]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[12]~25 .lut_mask = 16'hFFA0;
defparam \myprocessor|lw_1|out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \myprocessor|select_data_opB|out[12]~14 (
// Equation(s):
// \myprocessor|select_data_opB|out[12]~14_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[12]~25_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[12].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[12]~25_combout )))))

	.dataa(\myprocessor|DX_ir|loop[12].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[12]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[12]~14 .lut_mask = 16'hEF20;
defparam \myprocessor|select_data_opB|out[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[12]~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor~combout ))) # 
// (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[12]~14_combout ))

	.dataa(\myprocessor|select_data_opB|out[12]~14_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add1|full_adder4|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[12]~11 .lut_mask = 16'h22EE;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N31
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[12].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[12].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15 .lut_mask = 16'hF0CC;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~137 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~137_combout  = (\myprocessor|select_data_opB|out[11]~15_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|lw_0|out[11]~28_combout  & \myprocessor|my_alu|data_result[0]~1_combout )))) # 
// (!\myprocessor|select_data_opB|out[11]~15_combout  & (\myprocessor|lw_0|out[11]~28_combout  & (\myprocessor|my_alu|data_result[0]~2_combout )))

	.dataa(\myprocessor|select_data_opB|out[11]~15_combout ),
	.datab(\myprocessor|lw_0|out[11]~28_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~137_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~137 .lut_mask = 16'hE8E0;
defparam \myprocessor|select_multdiv_mux|out[11]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~135 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~135_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ) # ((\myprocessor|my_alu|right_shifter|select4|out[11]~5_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~55_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~61_combout  & (\myprocessor|my_alu|right_shifter|select4|out[11]~5_combout  & (\myprocessor|select_multdiv_mux|out[1]~55_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~135_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~135 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[11]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~134 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~134_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|my_alu|right_shifter|select4|out[13]~9_combout ) # ((\myprocessor|my_alu|right_shifter|select4|out[14]~11_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~61_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~55_combout  & (((\myprocessor|my_alu|right_shifter|select4|out[14]~11_combout  & \myprocessor|select_multdiv_mux|out[1]~61_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[13]~9_combout ),
	.datac(\myprocessor|my_alu|right_shifter|select4|out[14]~11_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~134_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~134 .lut_mask = 16'hF888;
defparam \myprocessor|select_multdiv_mux|out[11]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~136 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~136_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|select_multdiv_mux|out[11]~134_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|select_multdiv_mux|out[11]~135_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[11]~135_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|select_multdiv_mux|out[11]~134_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~136_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~136 .lut_mask = 16'hFA0A;
defparam \myprocessor|select_multdiv_mux|out[11]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[10]~17 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[10]~17_combout  = (\myprocessor|my_alu|left_shifter|select2|out[10]~16_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[8]~3_combout )) # 
// (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[10]~7_combout )))))

	.dataa(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[10]~16_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[8]~3_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[10]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[10]~17 .lut_mask = 16'hC480;
defparam \myprocessor|my_alu|left_shifter|select2|out[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~132 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~132_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[11]~18_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[10]~17_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~58_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~52_combout  & (\myprocessor|my_alu|left_shifter|select2|out[10]~17_combout  & ((\myprocessor|select_multdiv_mux|out[1]~58_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[10]~17_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[11]~18_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~132_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~132 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[11]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~133 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~133_combout  = (!\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8_combout  & \myprocessor|my_alu|decoder|decoder0|and1~0_combout ))

	.dataa(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8_combout ),
	.datad(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~133_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~133 .lut_mask = 16'h5000;
defparam \myprocessor|select_multdiv_mux|out[11]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~138 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~138_combout  = (\myprocessor|select_multdiv_mux|out[11]~137_combout ) # ((\myprocessor|select_multdiv_mux|out[11]~136_combout ) # ((\myprocessor|select_multdiv_mux|out[11]~132_combout ) # 
// (\myprocessor|select_multdiv_mux|out[11]~133_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[11]~137_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[11]~136_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[11]~132_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[11]~133_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~138_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~138 .lut_mask = 16'hFFFE;
defparam \myprocessor|select_multdiv_mux|out[11]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout  $ 
// (((!\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder3|my_xor .lut_mask = 16'hC3F0;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~139 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~139_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder3|my_xor~combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// (\myprocessor|select_multdiv_mux|out[11]~138_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[11]~138_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add1|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~139_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~139 .lut_mask = 16'hC2F2;
defparam \myprocessor|select_multdiv_mux|out[11]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[11]~140 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[11]~140_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[11]~139_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ))) 
// # (!\myprocessor|select_multdiv_mux|out[11]~139_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[11]~139_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[12]~15_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~13_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[11]~139_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[11]~140_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[11]~140 .lut_mask = 16'hF588;
defparam \myprocessor|select_multdiv_mux|out[11]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \myprocessor|XM_op_result|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[11]~140_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \myprocessor|my_regfile|register31|loop[11].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|select_write_data_1|out[11]~71_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|W_control|and_13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register31|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register31|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register31|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \myprocessor|my_regfile|choose_r30|out[11]~15 (
// Equation(s):
// \myprocessor|my_regfile|choose_r30|out[11]~15_combout  = (\myprocessor|X_control|and_17~0_combout  & (\myprocessor|DX_ir|loop[31].a_dffe~q  & \myprocessor|DX_ir|loop[11].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|X_control|and_17~0_combout ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_regfile|choose_r30|out[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_regfile|choose_r30|out[11]~15 .lut_mask = 16'hC000;
defparam \myprocessor|my_regfile|choose_r30|out[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N13
dffeas \myprocessor|my_regfile|register30|loop[11].a_dffe (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_regfile|choose_r30|out[11]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|set_rstatus_we~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_regfile|register30|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_regfile|register30|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_regfile|register30|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[11]~30 (
// Equation(s):
// \myprocessor|choose_readA_data|out[11]~30_combout  = (\myprocessor|DX_readA|loop[9].a_dffe~0_combout  & ((\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & ((\myprocessor|select_write_data_1|out[11]~71_combout ))) # 
// (!\myprocessor|DX_readA|loop[9].a_dffe~2_combout  & (\myprocessor|my_regfile|register30|loop[11].a_dffe~q ))))

	.dataa(\myprocessor|my_regfile|register30|loop[11].a_dffe~q ),
	.datab(\myprocessor|DX_readA|loop[9].a_dffe~0_combout ),
	.datac(\myprocessor|select_write_data_1|out[11]~71_combout ),
	.datad(\myprocessor|DX_readA|loop[9].a_dffe~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[11]~30 .lut_mask = 16'hC088;
defparam \myprocessor|choose_readA_data|out[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[11]~31 (
// Equation(s):
// \myprocessor|choose_readA_data|out[11]~31_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & ((\myprocessor|choose_readA_data|out[11]~30_combout ) # ((\myprocessor|my_regfile|register31|loop[11].a_dffe~q  & 
// \myprocessor|choose_readA_data|out[0]~6_combout ))))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|my_regfile|register31|loop[11].a_dffe~q ),
	.datac(\myprocessor|choose_readA_data|out[0]~6_combout ),
	.datad(\myprocessor|choose_readA_data|out[11]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[11]~31 .lut_mask = 16'h5540;
defparam \myprocessor|choose_readA_data|out[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \myprocessor|DX_readA|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[11]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \myprocessor|lw_0|out[11]~27 (
// Equation(s):
// \myprocessor|lw_0|out[11]~27_combout  = (\myprocessor|find_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|and_0~0_combout  & (\myprocessor|XM_op_result|loop[11].a_dffe~q )) # (!\myprocessor|and_0~0_combout  & ((\myprocessor|DX_readA|loop[11].a_dffe~q 
// ))))) # (!\myprocessor|find_writeReg_0|reg_we_and~4_combout  & (((\myprocessor|DX_readA|loop[11].a_dffe~q ))))

	.dataa(\myprocessor|find_writeReg_0|reg_we_and~4_combout ),
	.datab(\myprocessor|XM_op_result|loop[11].a_dffe~q ),
	.datac(\myprocessor|and_0~0_combout ),
	.datad(\myprocessor|DX_readA|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[11]~27 .lut_mask = 16'hDF80;
defparam \myprocessor|lw_0|out[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \myprocessor|lw_0|out[11]~28 (
// Equation(s):
// \myprocessor|lw_0|out[11]~28_combout  = (\myprocessor|and_2~3_combout  & (\myprocessor|select_write_data_1|out[11]~71_combout )) # (!\myprocessor|and_2~3_combout  & ((\myprocessor|lw_0|out[11]~27_combout )))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[11]~71_combout ),
	.datad(\myprocessor|lw_0|out[11]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[11]~28 .lut_mask = 16'hF5A0;
defparam \myprocessor|lw_0|out[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[27]~17 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[27]~17_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & (\myprocessor|lw_0|out[11]~28_combout )) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// ((\myprocessor|lw_0|out[27]~56_combout )))))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|lw_0|out[11]~28_combout ),
	.datad(\myprocessor|lw_0|out[27]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[27]~17 .lut_mask = 16'h5140;
defparam \myprocessor|my_alu|left_shifter|select8|out[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select8|out[27]~18 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select8|out[27]~18_combout  = (\myprocessor|my_alu|left_shifter|select8|out[27]~17_combout ) # ((\myprocessor|DX_ir|loop[10].a_dffe~q  & \myprocessor|my_alu|left_shifter|select8|out[27]~7_combout ))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|left_shifter|select8|out[27]~17_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[27]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select8|out[27]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select8|out[27]~18 .lut_mask = 16'hFAF0;
defparam \myprocessor|my_alu|left_shifter|select8|out[27]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[29]~26 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[29]~26_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select8|out[23]~10_combout ))) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select8|out[27]~18_combout ))

	.dataa(\myprocessor|my_alu|left_shifter|select8|out[27]~18_combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[23]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[29]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[29]~26 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_alu|left_shifter|select2|out[29]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[29]~33 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[29]~33_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (((\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout )))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout 
//  & ((\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & ((\myprocessor|my_alu|left_shifter|select16|out[21]~1_combout ))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & (\myprocessor|lw_0|out[29]~64_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datab(\myprocessor|lw_0|out[29]~64_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select16|out[21]~1_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[29]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[29]~33 .lut_mask = 16'hFA44;
defparam \myprocessor|my_alu|left_shifter|select4|out[29]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[29]~34 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[29]~34_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~33_combout  & (((\myprocessor|my_alu|left_shifter|select8|out[25]~14_combout ) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout 
// )))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~33_combout  & (\myprocessor|lw_0|out[13]~34_combout  & (\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout )))

	.dataa(\myprocessor|lw_0|out[13]~34_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~33_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select8|out[25]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[29]~34 .lut_mask = 16'hEC2C;
defparam \myprocessor|my_alu|left_shifter|select4|out[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[29]~28 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[29]~28_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select2|out[29]~26_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  & 
// ((\myprocessor|my_alu|left_shifter|select4|out[29]~34_combout )))

	.dataa(\myprocessor|my_alu|left_shifter|select2|out[29]~26_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~34_combout ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[29]~28 .lut_mask = 16'hAACC;
defparam \myprocessor|my_alu|left_shifter|select2|out[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[28]~31 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[28]~31_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & (\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout )) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & 
// ((\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (\myprocessor|lw_0|out[12]~26_combout )) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & ((\myprocessor|lw_0|out[28]~62_combout )))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datac(\myprocessor|lw_0|out[12]~26_combout ),
	.datad(\myprocessor|lw_0|out[28]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[28]~31 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_alu|left_shifter|select4|out[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select4|out[28]~32 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select4|out[28]~32_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & ((\myprocessor|my_alu|left_shifter|select4|out[28]~31_combout  & (\myprocessor|my_alu|left_shifter|select8|out[24]~12_combout )) 
// # (!\myprocessor|my_alu|left_shifter|select4|out[28]~31_combout  & ((\myprocessor|my_alu|left_shifter|select16|out[20]~0_combout ))))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & 
// (((\myprocessor|my_alu|left_shifter|select4|out[28]~31_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select8|out[24]~12_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[28]~31_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select16|out[20]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select4|out[28]~32 .lut_mask = 16'hBCB0;
defparam \myprocessor|my_alu|left_shifter|select4|out[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~272 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~272_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[26]~30_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  
// & ((\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout )))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[26]~30_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~272_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~272 .lut_mask = 16'hB800;
defparam \myprocessor|select_multdiv_mux|out[29]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~275 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~275_combout  = (\myprocessor|lw_0|out[30]~60_combout  & (\myprocessor|select_multdiv_mux|out[1]~61_combout  & !\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|lw_0|out[30]~60_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~275_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~275 .lut_mask = 16'h00C0;
defparam \myprocessor|select_multdiv_mux|out[29]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~274 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~274_combout  = (\myprocessor|lw_0|out[31]~3_combout  & (\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout  & ((\myprocessor|select_multdiv_mux|out[1]~55_combout ) # 
// (\myprocessor|select_multdiv_mux|out[1]~61_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~274_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~274 .lut_mask = 16'hC800;
defparam \myprocessor|select_multdiv_mux|out[29]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~276 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~276_combout  = (\myprocessor|select_multdiv_mux|out[29]~275_combout ) # ((\myprocessor|select_multdiv_mux|out[29]~274_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & 
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12_combout )))

	.dataa(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[29]~275_combout ),
	.datac(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[29]~274_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~276_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~276 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[29]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~305 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~305_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & (\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout  & ((!\myprocessor|my_alu|data_result[0]~0_combout ) # 
// (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~55_combout  & (((!\myprocessor|my_alu|data_result[0]~0_combout ) # (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~305_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~305 .lut_mask = 16'h0DDD;
defparam \myprocessor|select_multdiv_mux|out[29]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~273 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~273_combout  = (\myprocessor|lw_0|out[29]~64_combout  & (((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|select_data_opB|out[29]~30_combout )) # (!\myprocessor|select_multdiv_mux|out[29]~305_combout 
// )))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[29]~305_combout ),
	.datac(\myprocessor|select_data_opB|out[29]~30_combout ),
	.datad(\myprocessor|lw_0|out[29]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~273_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~273 .lut_mask = 16'hB300;
defparam \myprocessor|select_multdiv_mux|out[29]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~277 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~277_combout  = (\myprocessor|select_multdiv_mux|out[29]~276_combout ) # ((\myprocessor|select_multdiv_mux|out[29]~273_combout ) # ((\myprocessor|my_alu|data_result[0]~2_combout  & 
// \myprocessor|select_data_opB|out[29]~30_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[29]~276_combout ),
	.datac(\myprocessor|select_data_opB|out[29]~30_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[29]~273_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~277_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~277 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[29]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~278 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~278_combout  = (\myprocessor|select_multdiv_mux|out[29]~272_combout ) # ((\myprocessor|select_multdiv_mux|out[29]~277_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~52_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[29]~28_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[29]~28_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[29]~272_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[29]~277_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~278_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~278 .lut_mask = 16'hFFF8;
defparam \myprocessor|select_multdiv_mux|out[29]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder1|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2 .lut_mask = 16'h0300;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout  $ 
// (((!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout )))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|my_xor .lut_mask = 16'h9A9A;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~279 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~279_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & ((!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|my_xor~combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// (\myprocessor|select_multdiv_mux|out[29]~278_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[29]~278_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~279_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~279 .lut_mask = 16'hC2F2;
defparam \myprocessor|select_multdiv_mux|out[29]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[29]~280 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[29]~280_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[29]~279_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout ))) 
// # (!\myprocessor|select_multdiv_mux|out[29]~279_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((\myprocessor|select_multdiv_mux|out[29]~279_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[30]~33_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[29]~279_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[29]~280_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[29]~280 .lut_mask = 16'hF388;
defparam \myprocessor|select_multdiv_mux|out[29]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \myprocessor|XM_op_result|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[29]~280_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \myprocessor|MW_op_result|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[29].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \myprocessor|XM_readB|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[28]~57_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \myprocessor|XM_readB|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[29]~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[29].a_dffe~q ,\myprocessor|XM_readB|loop[28].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[29].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[29].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[29].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[29].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[29].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \myprocessor|MW_data_out|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[29].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[29]~57 (
// Equation(s):
// \myprocessor|select_write_data_1|out[29]~57_combout  = (\myprocessor|MW_ir|loop[31].a_dffe~q  & (((\myprocessor|MW_op_result|loop[29].a_dffe~q )))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|W_control|and_10~0_combout  & 
// ((\myprocessor|MW_data_out|loop[29].a_dffe~q ))) # (!\myprocessor|W_control|and_10~0_combout  & (\myprocessor|MW_op_result|loop[29].a_dffe~q ))))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|W_control|and_10~0_combout ),
	.datac(\myprocessor|MW_op_result|loop[29].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[29].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[29]~57 .lut_mask = 16'hF4B0;
defparam \myprocessor|select_write_data_1|out[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[29]~45 (
// Equation(s):
// \myprocessor|choose_readB_data|out[29]~45_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[29]~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datad(\myprocessor|select_write_data_1|out[29]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[29]~45 .lut_mask = 16'hF000;
defparam \myprocessor|choose_readB_data|out[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \myprocessor|DX_readB|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[29]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \myprocessor|lw_1|out[29]~58 (
// Equation(s):
// \myprocessor|lw_1|out[29]~58_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[29].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[29].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[29].a_dffe~q ),
	.datab(\myprocessor|XM_op_result|loop[29].a_dffe~q ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[29]~58 .lut_mask = 16'h0C0A;
defparam \myprocessor|lw_1|out[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \myprocessor|lw_1|out[29]~59 (
// Equation(s):
// \myprocessor|lw_1|out[29]~59_combout  = (\myprocessor|lw_1|out[29]~58_combout ) # ((!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[29]~57_combout )))

	.dataa(\myprocessor|lw_1|out[29]~58_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|select_write_data_1|out[29]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[29]~59 .lut_mask = 16'hBAAA;
defparam \myprocessor|lw_1|out[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \myprocessor|select_data_opB|out[29]~30 (
// Equation(s):
// \myprocessor|select_data_opB|out[29]~30_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[29]~59_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[29]~59_combout )))))

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[29]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[29]~30 .lut_mask = 16'hEF20;
defparam \myprocessor|select_data_opB|out[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[29]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout  = \myprocessor|select_data_opB|out[29]~30_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|select_data_opB|out[28]~29_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout )))))

	.dataa(\myprocessor|select_data_opB|out[29]~30_combout ),
	.datab(\myprocessor|select_data_opB|out[28]~29_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[29]~26 .lut_mask = 16'h6A5A;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[29]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & \myprocessor|my_multdiv|myCounter|dff3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1 .lut_mask = 16'hF000;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # (!\myprocessor|my_multdiv|myCounter|dff3~q )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0 .lut_mask = 16'hCC0C;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14 .lut_mask = 16'h5404;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15 .lut_mask = 16'hC808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~16_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14_combout ) # (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~16 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout )))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (((!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~16_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10 .lut_mask = 16'hADA8;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout )) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2 .lut_mask = 16'hBB88;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout ) # 
// ((!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout )))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11 .lut_mask = 16'hBC8C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12 .lut_mask = 16'hC0A0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|select_data_opB|out[0]~4_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11 .lut_mask = 16'h0E04;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~13_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12_combout ) # (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~13 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout )))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & ((\myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1_combout ))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~13_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~13_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8_combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout )) # (!\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ))))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9 .lut_mask = 16'hBBC0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19 .lut_mask = 16'h4540;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9 .lut_mask = 16'h8A80;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8 .lut_mask = 16'h00CA;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~10_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9_combout ) # (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~10 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout )))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & ((\myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0_combout ))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~10_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~10_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0 .lut_mask = 16'hF2C2;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout ) # 
// ((!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout )))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0_combout  & (((\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1 .lut_mask = 16'hB8CC;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18 .lut_mask = 16'hA808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17 .lut_mask = 16'h3202;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~19_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18_combout ) # (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17_combout )

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~19 .lut_mask = 16'hFAFA;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout )))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (((!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~19_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20 .lut_mask = 16'hCBC8;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout )) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~21_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ) # 
// ((!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout )))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~20_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~21 .lut_mask = 16'hDA8A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~22_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~21_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~21_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~22 .lut_mask = 16'hCA00;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3_combout )) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (((\myprocessor|my_multdiv|myCounter|dff4~q  & \myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[23]~3_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40 .lut_mask = 16'hD888;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~18_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[27]~17_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12 .lut_mask = 16'hEFE0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[29]~11_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17 .lut_mask = 16'hDD88;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout  & (\myprocessor|my_multdiv|myCounter|dff4~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[21]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41 .lut_mask = 16'hEA40;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[25]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38 .lut_mask = 16'hFAD8;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92 .lut_mask = 16'hA808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~23_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~23 .lut_mask = 16'hE040;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~23_combout ) # ((\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & 
// (\myprocessor|my_multdiv|myCounter|dff3~q  & !\myprocessor|my_multdiv|myCounter|dff4~q )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27 .lut_mask = 16'hFF08;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88 .lut_mask = 16'hB080;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~20_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~20 .lut_mask = 16'hD080;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~20_combout ) # ((\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout  & 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & \myprocessor|my_multdiv|myCounter|dff3~q )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24 .lut_mask = 16'hFF20;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[22]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43 .lut_mask = 16'hEC20;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select16|out[20]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42 .lut_mask = 16'hF808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~12_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[24]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37 .lut_mask = 16'hFCB8;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87 .lut_mask = 16'h0E02;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~22_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~22 .lut_mask = 16'h8A80;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~22_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|select_data_opB|out[0]~4_combout  & 
// \myprocessor|my_multdiv|myCounter|dff3~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26 .lut_mask = 16'hFF40;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31 .lut_mask = 16'hEC20;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~21_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~21 .lut_mask = 16'hE020;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~21_combout ) # ((\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout  & 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & \myprocessor|my_multdiv|myCounter|dff3~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~21_combout ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25 .lut_mask = 16'hAEAA;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30 .lut_mask = 16'hF808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (((\myprocessor|my_multdiv|myCounter|dff4~q  & \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[19]~27_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34 .lut_mask = 16'hB888;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout )) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[18]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29 .lut_mask = 16'hEA40;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76 .lut_mask = 16'hBB88;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~42_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[16]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~41_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[17]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~75 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~75_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~75 .lut_mask = 16'hC808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~75_combout ) # ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76_combout  & 
// !\myprocessor|my_multdiv|myCounter|dff1~q ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~76_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~75_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77 .lut_mask = 16'hFF0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[17]~30_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[18]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[19]~34_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78 .lut_mask = 16'hEE22;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[16]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68 .lut_mask = 16'hEC20;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~67_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~27_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~71 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~71_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~71 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (((\myprocessor|my_multdiv|myCounter|dff4~q  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~71_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~70_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~71_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72 .lut_mask = 16'hACA0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~19_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q ) # ((\myprocessor|my_multdiv|myCounter|dff2~q ) # (\myprocessor|my_multdiv|myCounter|dff1~q 
// ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75 .lut_mask = 16'hAAA8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout )) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// ((\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|select_data_opB|out[0]~4_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~21_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22 .lut_mask = 16'hBB88;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62 .lut_mask = 16'hF808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~61 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~61_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75_combout ) # 
// ((!\myprocessor|my_multdiv|myCounter|dff2~q  & \myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~61 .lut_mask = 16'hA2A0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~61_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75_combout  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62_combout )))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~75_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~62_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63 .lut_mask = 16'hEAC0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56 .lut_mask = 16'hFA0A;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~65 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~65_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~65 .lut_mask = 16'h5550;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~64 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~64_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~64 .lut_mask = 16'h8A80;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~64_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56_combout  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~65_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~65_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66 .lut_mask = 16'hAA80;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~58 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~58_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[15]~24_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~58 .lut_mask = 16'hCA00;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~58_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~58_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60 .lut_mask = 16'hA2A0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~47 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~47_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~47 .lut_mask = 16'h5404;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~48 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~48_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~47_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~47_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[11]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~48 .lut_mask = 16'hDCCC;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~49 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~49_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~48_combout  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~48_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~49 .lut_mask = 16'hC8C8;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & \myprocessor|my_multdiv|myCounter|dff1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40 .lut_mask = 16'hF000;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~49_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout  & \myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~49_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[12]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50 .lut_mask = 16'hE0A0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff1~q  & \myprocessor|my_multdiv|myCounter|dff2~q 
// ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39 .lut_mask = 16'hE0C0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~42 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~42_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~42 .lut_mask = 16'h0E02;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~42_combout ) # ((\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~42_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43 .lut_mask = 16'hFAAA;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~40 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~40_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~40 .lut_mask = 16'h5044;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~40_combout ) # ((\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~40_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44 .lut_mask = 16'hA808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~31 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~31_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~31 .lut_mask = 16'hC480;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~31_combout ) # ((\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & 
// !\myprocessor|my_multdiv|myCounter|dff1~q ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32 .lut_mask = 16'hFF22;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~37 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~37_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q ) # (\myprocessor|my_multdiv|myCounter|dff1~q 
// ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~37 .lut_mask = 16'hC080;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~34 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~34_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|select_data_opB|out[0]~4_combout ))))

	.dataa(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~34 .lut_mask = 16'hC808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~34_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~34_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35 .lut_mask = 16'hF5F0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~37_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~37_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38 .lut_mask = 16'hB080;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout  & (\myprocessor|select_data_opB|out[0]~4_combout  & \myprocessor|my_multdiv|myCounter|dff0~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout ),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27 .lut_mask = 16'hC000;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~25_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~25 .lut_mask = 16'hA820;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & \myprocessor|my_multdiv|myCounter|dff2~q ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0 .lut_mask = 16'h8080;
defparam \myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout  = (\myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0_combout  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~25_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout  & \myprocessor|select_data_opB|out[0]~4_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~25_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~62_combout ),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26 .lut_mask = 16'hEA00;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|select_data_opB|out[0]~4_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout ),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28 .lut_mask = 16'hC840;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|select_data_opB|out[0]~4_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24_combout  = (\myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_one|select4|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24 .lut_mask = 16'hAC00;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~96 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~96_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~96_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~96 .lut_mask = 16'h8088;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~29 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~29_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~29 .lut_mask = 16'hA280;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~29_combout ) # ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23_combout  & 
// !\myprocessor|my_multdiv|myCounter|dff2~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~23_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30 .lut_mask = 16'hFF0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~96_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~96_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~32_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33 .lut_mask = 16'hA808;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~97 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~97_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q ) # 
// (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~97 .lut_mask = 16'hE000;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~97_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~97_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36 .lut_mask = 16'hA820;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~3_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~3 .lut_mask = 16'hE020;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~3_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4 .lut_mask = 16'hFF50;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout  = (\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45 .lut_mask = 16'h8C80;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~95 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~95_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & 
// \myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[7]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~95_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~95 .lut_mask = 16'h4000;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~95_combout ) # ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39_combout  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43_combout  & \myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~39_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~43_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~95_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46 .lut_mask = 16'hFF80;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~51 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~51_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff2~q  & 
// !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~51 .lut_mask = 16'hC0E0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~52 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~52_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[10]~18_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~52 .lut_mask = 16'h8C80;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~51_combout  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~52_combout ) # 
// ((!\myprocessor|my_multdiv|myCounter|dff0~q  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~51_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~52_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~41_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53 .lut_mask = 16'h8A88;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~54 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~54_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~54 .lut_mask = 16'hF0A0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~55 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~55_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[9]~14_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[8]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~55 .lut_mask = 16'h4540;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~54_combout  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~55_combout ) # 
// ((\myprocessor|my_multdiv|myCounter|dff1~q  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~54_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~55_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57 .lut_mask = 16'hA888;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~73 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~73_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[13]~26_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[14]~28_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~73 .lut_mask = 16'hCCAA;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~73_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~68_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~73_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74 .lut_mask = 16'hCAC0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[20]~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81 .lut_mask = 16'h4540;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82 .lut_mask = 16'hE020;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~35_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[21]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~78_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8 .lut_mask = 16'h0002;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[23]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86 .lut_mask = 16'hEE44;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select8|out[26]~9_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[22]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39 .lut_mask = 16'hEFE0;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[25]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89 .lut_mask = 16'hDD88;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90 .lut_mask = 16'hFC0C;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[24]~37_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91 .lut_mask = 16'h0E02;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2~combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[27]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93 .lut_mask = 16'h8C80;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2~combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2~combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93_combout  & ((\myprocessor|my_multdiv|myCounter|dff1~q ) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2~combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2 .lut_mask = 16'h080A;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[26]~39_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94 .lut_mask = 16'h0E04;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2~combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2~combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94_combout  & ((!\myprocessor|my_multdiv|myCounter|dff0~q ) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2~combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2 .lut_mask = 16'h004C;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select4|out[28]~9_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select2|out[30]~1_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16 .lut_mask = 16'hE200;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16_combout ) # ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout  & 
// !\myprocessor|my_multdiv|myCounter|dff0~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18 .lut_mask = 16'hF0FC;
defparam \myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder7|my_xor~combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19_combout  & (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18_combout ) 
// # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2~combout )))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19_combout  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~22_combout  $ (((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2~combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18_combout 
// )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~19_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[31]~22_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder7|my_xor .lut_mask = 16'hEE1E;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor~combout  = \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2~combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff0~q  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|and_2~combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[30]~16_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor .lut_mask = 16'h6566;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2~combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94_combout ) # ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout  & \myprocessor|my_multdiv|myCounter|dff0~q ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~17_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|and_2~combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[29]~94_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor .lut_mask = 16'h336C;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[28]~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[28]~62_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|lw_0|out[28]~62_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[28]~9 .lut_mask = 16'h3012;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout  = \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2~combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff1~q  & \myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|and_2~combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[28]~93_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor .lut_mask = 16'h595A;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor~combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91_combout  & (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90_combout )) 
// # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout ))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91_combout  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92_combout  $ (((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90_combout 
// )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~91_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~90_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[27]~92_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor .lut_mask = 16'hF3A6;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[27]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|lw_0|out[31]~3_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|lw_0|out[31]~3_combout  & (\myprocessor|lw_0|out[27]~56_combout ))))

	.dataa(\myprocessor|lw_0|out[27]~56_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[27]~17 .lut_mask = 16'h020E;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor~combout  = \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout  $ (((\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|and_2~combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~89_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor .lut_mask = 16'h36C6;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor~combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88_combout  & (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86_combout ) 
// # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout )))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87_combout  $ 
// (((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~88_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[25]~87_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~86_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor .lut_mask = 16'hEE1E;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor~combout  = \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout  $ (((\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[24]~83_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[26]~85_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor .lut_mask = 16'h1EB4;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[31]~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[31]~12_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|lw_0|out[31]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[31]~12 .lut_mask = 16'h0F00;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[23]~60 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[31]~12_combout  & (\myprocessor|lw_0|out[23]~52_combout  $ (((\myprocessor|lw_0|out[22]~48_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout )))))

	.dataa(\myprocessor|lw_0|out[22]~48_combout ),
	.datab(\myprocessor|lw_0|out[23]~52_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[23]~60 .lut_mask = 16'h6030;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[23]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[23]~62 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ) # (\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[23]~62 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[23]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor~combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82_combout ))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout  & ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81_combout ) # ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~81_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[23]~82_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor .lut_mask = 16'hFC56;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3 .lut_mask = 16'h0050;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4 .lut_mask = 16'h0004;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor .lut_mask = 16'h99AA;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout  & 
// !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2 .lut_mask = 16'h00F0;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout  = (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout  
// & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout  & (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3 .lut_mask = 16'h0002;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor .lut_mask = 16'hC3CC;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor .lut_mask = 16'hF0B4;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout  $ 
// (((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor .lut_mask = 16'hF05A;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor .lut_mask = 16'hCF30;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor .lut_mask = 16'hEF10;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor .lut_mask = 16'h9C9C;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder7|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder7|my_xor .lut_mask = 16'hA5AA;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor .lut_mask = 16'hE1F0;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor .lut_mask = 16'h99AA;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor .lut_mask = 16'hC3CC;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout  & \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor .lut_mask = 16'hEF10;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor .lut_mask = 16'hB4B4;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[10]~33 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[10]~33_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[10]~24_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|lw_0|out[10]~24_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[10]~33 .lut_mask = 16'h0C06;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  $ (((!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor .lut_mask = 16'hA5AA;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout  $ 
// (((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout  & !\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor .lut_mask = 16'hF30C;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout  $ (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor .lut_mask = 16'h55A5;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor~combout  = \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout  $ 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor .lut_mask = 16'hF00F;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24_combout  $ (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout ) # (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[3]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor .lut_mask = 16'h01FE;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout  $ (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[2]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor .lut_mask = 16'h05FA;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor~combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout  & (\myprocessor|select_data_opB|out[0]~4_combout  $ 
// (((\myprocessor|my_multdiv|myCounter|dff0~q  & \myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.datac(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor .lut_mask = 16'h7800;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[1]~54 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[1]~54_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[1]~11_combout  $ (((\myprocessor|lw_0|out[0]~5_combout  & \myprocessor|lw_0|out[31]~3_combout )))))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(\myprocessor|lw_0|out[0]~5_combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[1]~54 .lut_mask = 16'h1444;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout  $ (VCC))) # 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout  & VCC))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout  & \myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~1 .lut_mask = 16'h6688;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[0]~68 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|lw_0|out[0]~5_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|lw_0|out[0]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[0]~68 .lut_mask = 16'hDD88;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2  & VCC)) # (!\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2 )))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2 )) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2 ) # (GND)))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder1|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[0].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~1 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[1]~55 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[1]~54_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~q ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[1]~54_combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[1]~55 .lut_mask = 16'hFAF0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout  $ (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout  $ 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~2 ))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[1].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~1 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[2]~43 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[2]~43_combout  = \myprocessor|lw_0|out[2]~7_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[0]~5_combout ) # (\myprocessor|lw_0|out[1]~11_combout )))))

	.dataa(\myprocessor|lw_0|out[0]~5_combout ),
	.datab(\myprocessor|lw_0|out[1]~11_combout ),
	.datac(\myprocessor|lw_0|out[2]~7_combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[2]~43 .lut_mask = 16'h1EF0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[2]~44 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[2]~43_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[2]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[2]~44 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2  & VCC)) # (!\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2 )))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2 )) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2 ) # (GND)))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[2].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~1 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[3]~66 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[3]~66_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|lw_0|out[31]~3_combout  & (\myprocessor|lw_0|out[3]~9_combout ))))

	.dataa(\myprocessor|lw_0|out[3]~9_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder3|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[3]~66 .lut_mask = 16'h00E2;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[3]~67 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[3]~66_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[3]~66_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[3]~67 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout  $ (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor~combout  $ 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~2 ))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[3].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~1 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[4]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[4]~23_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[4]~15_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout )))))

	.dataa(\myprocessor|lw_0|out[4]~15_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[4]~23 .lut_mask = 16'h00A6;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[4]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[4]~23_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~q ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[4]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[4]~24 .lut_mask = 16'hFF88;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout  & 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2  & VCC)) # (!\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2 )))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2 )) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2 ) # (GND)))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder5|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[4].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~1 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[5]~50 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[5]~50_combout  = \myprocessor|lw_0|out[5]~17_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[4]~15_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout )))))

	.dataa(\myprocessor|lw_0|out[5]~17_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|lw_0|out[4]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[5]~50 .lut_mask = 16'h66A6;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[5]~51 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[5]~50_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[5]~50_combout ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[5]~51 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0_combout  = (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout )))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout  & 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ) # (\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~27_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[1]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0 .lut_mask = 16'hCA48;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout  & 
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1_combout ))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3 .lut_mask = 16'hE8B2;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4 .lut_mask = 16'hE8D4;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout  $ (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[5]~38_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[4]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor .lut_mask = 16'h0F4B;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout  $ (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor~combout  $ 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~2 ))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder6|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[5].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~1 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[6]~37 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[6]~37_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor~combout ))) # 
// (!\myprocessor|lw_0|out[31]~3_combout  & (\myprocessor|lw_0|out[6]~13_combout ))))

	.dataa(\myprocessor|lw_0|out[6]~13_combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add0|full_adder6|my_xor~combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[6]~37 .lut_mask = 16'h00CA;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[6]~38 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[6]~37_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~q ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[6]~37_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[6]~38 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout )))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4_combout  
// & (\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5 .lut_mask = 16'hE8D4;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder7|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout  $ (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[6]~33_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder7|my_xor .lut_mask = 16'h5A55;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~1_combout  = \myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout  $ (\myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~2  $ 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder7|my_xor~combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add0|full_adder7|my_xor~combout ),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[6].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~1 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[7]~64 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[7]~64_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[7]~21_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout )))))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout ),
	.datad(\myprocessor|lw_0|out[7]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[7]~64 .lut_mask = 16'h5104;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[7]~65 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[7]~64_combout ) # ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[7].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[7]~64_combout ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[7]~65 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout )))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5_combout  
// & (\myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~5_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[7]~45_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6 .lut_mask = 16'hE88E;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout  = CARRY(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2 .lut_mask = 16'h00CC;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~3_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~4  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~2_cout ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~3_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~4 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~3 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N9
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~3_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[8]~31 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[8]~31_combout  = \myprocessor|lw_0|out[8]~19_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[7]~21_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout )))))

	.dataa(\myprocessor|lw_0|out[8]~19_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry0|and7~1_combout ),
	.datad(\myprocessor|lw_0|out[7]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[8]~31 .lut_mask = 16'h66A6;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[8]~32 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[8]~31_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[8]~31_combout ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[8]~32 .lut_mask = 16'hCCF0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout  $ (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~4 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~4 ) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout  & 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor~combout  & !\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~4 )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder1|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[8].a_dffe~4 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~1 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N11
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[9]~47 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[9]~47_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|lw_0|out[31]~3_combout  & (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor~combout )) # 
// (!\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[9]~22_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder1|my_xor~combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|lw_0|out[9]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[9]~47 .lut_mask = 16'h0704;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[9]~48 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[9]~47_combout ) # ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout ))

	.dataa(\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[9]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[9]~48 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2 ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder2|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[9].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~1 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N13
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[10]~34 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[10]~33_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[10]~33_combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[10]~34 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor~combout  $ (\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor~combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~2 ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder3|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[10].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~1 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N15
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[11]~56 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[11]~56_combout  = \myprocessor|lw_0|out[11]~28_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[10]~24_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|lw_0|out[10]~24_combout ),
	.datac(\myprocessor|lw_0|out[11]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[11]~56 .lut_mask = 16'h785A;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[11]~57 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[11]~56_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[11]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[11]~57 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2 ) # (GND))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2 ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder4|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[11].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~1 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N17
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[12]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[12]~25_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|lw_0|out[31]~3_combout  & (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor~combout )) # 
// (!\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[12]~26_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder4|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|lw_0|out[12]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[12]~25 .lut_mask = 16'h1310;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[12]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[12]~25_combout ) # ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[12]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[12]~26 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout  $ (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout  & 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor~combout  & !\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder5|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[12].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~1 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N19
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[13]~52 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[13]~52_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[13]~34_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout )))))

	.dataa(\myprocessor|lw_0|out[13]~34_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[13]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[13]~52 .lut_mask = 16'h2212;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[13]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[13]~53 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[13]~52_combout ) # ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[13]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[13]~53 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2 ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder6|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[13].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~1 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N21
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[14]~39 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[14]~39_combout  = (\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[13]~34_combout ) # (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~1_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|lw_0|out[13]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[14]~39 .lut_mask = 16'hC4C4;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[14]~40 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (((\myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|lw_0|out[14]~30_combout  $ (((\myprocessor|my_multdiv|divide|select_RQB|out[14]~39_combout )))))

	.dataa(\myprocessor|lw_0|out[14]~30_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[14]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[14]~40 .lut_mask = 16'hC5CA;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~1_combout  = \myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout  $ (\myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~2  $ 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder7|my_xor~combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder7|my_xor~combout ),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[14].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~1 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N23
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[15]~63 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[15]~63_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (((\myprocessor|lw_0|out[15]~32_combout  & !\myprocessor|lw_0|out[31]~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_RQB|loop[15].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[15]~32_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[15]~63 .lut_mask = 16'hAA0C;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[15]~73 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[15]~63_combout ) # ((!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor~combout  & \myprocessor|lw_0|out[31]~3_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[15]~63_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add1|full_adder7|my_xor~combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[15]~73 .lut_mask = 16'hCDCC;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[15]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry0|and7~combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[8]~46_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry0|orG~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0 .lut_mask = 16'hEB82;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout  $ 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[9]~44_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add1|full_adder0|and_2~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1 .lut_mask = 16'hF990;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[10]~53_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2 .lut_mask = 16'hE8B2;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[11]~57_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3 .lut_mask = 16'hED84;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[12]~50_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4 .lut_mask = 16'hE8B2;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1_combout )))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4_combout 
//  & (\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[13]~66_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5 .lut_mask = 16'hE8D4;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout )))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5_combout 
//  & (\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~5_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[14]~63_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6 .lut_mask = 16'hE88E;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[15]~60_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~5_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7 .lut_mask = 16'hF990;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout  = CARRY(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7_combout )

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2 .lut_mask = 16'h00AA;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~3_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~4  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~2_cout ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~3_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~4 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~3 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N11
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~3_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[16]~29 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[16]~29_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[16]~38_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|lw_0|out[16]~38_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[16]~29 .lut_mask = 16'h0C06;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[16]~30 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[16]~29_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[16]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[16]~30 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout  $ (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~4 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~4 ) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout  & 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor~combout  & !\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~4 )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder1|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[16].a_dffe~4 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~1 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N13
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[17]~45 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[17]~45_combout  = \myprocessor|lw_0|out[17]~40_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[16]~38_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|lw_0|out[16]~38_combout ),
	.datac(\myprocessor|lw_0|out[17]~40_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry1|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[17]~45 .lut_mask = 16'h785A;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[17]~46 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[17]~45_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[17]~45_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[17]~46 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2 ) # (GND))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2 ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder2|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[17].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~1 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N15
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[18]~35 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[18]~35_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|lw_0|out[31]~3_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor~combout ))) # 
// (!\myprocessor|lw_0|out[31]~3_combout  & (\myprocessor|lw_0|out[18]~36_combout ))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|lw_0|out[18]~36_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder2|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[18]~35 .lut_mask = 16'h040E;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[18]~36 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[18]~35_combout ) # ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~q  & \myprocessor|my_multdiv|multiply|WideOr0~combout ))

	.dataa(\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[18]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[18]~36 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor~combout  $ (\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor~combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~2 ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder3|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[18].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~1 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N17
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[19]~58 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[19]~58_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[19]~44_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|lw_0|out[19]~44_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[19]~58 .lut_mask = 16'h0C06;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[19]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[19]~59 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[19]~58_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[19]~58_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[19]~59 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[19]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2 ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder4|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[19].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~1 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N19
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[20]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[20]~27_combout  = \myprocessor|lw_0|out[20]~42_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[19]~44_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout )))))

	.dataa(\myprocessor|lw_0|out[20]~42_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|lw_0|out[19]~44_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[20]~27 .lut_mask = 16'h6A66;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[20]~28 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[20]~27_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[20]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[20]~28 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout  $ (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout  & 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor~combout  & !\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder5|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[20].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~1 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N21
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[21]~49 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[21]~49_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|lw_0|out[31]~3_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor~combout ))) # 
// (!\myprocessor|lw_0|out[31]~3_combout  & (\myprocessor|lw_0|out[21]~46_combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|lw_0|out[21]~46_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add2|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[21]~49 .lut_mask = 16'h0454;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[21]~69 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[21]~49_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~q ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[21]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[21]~69 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[21]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2 ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder6|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~1 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N23
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[22]~41 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[22]~41_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (((\myprocessor|lw_0|out[22]~48_combout  & !\myprocessor|lw_0|out[31]~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[22]~48_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[22]~41 .lut_mask = 16'hA0AC;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[22]~42 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[22]~41_combout ) # ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~12_combout  & (\myprocessor|lw_0|out[22]~48_combout  $ 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[22]~41_combout ),
	.datab(\myprocessor|lw_0|out[22]~48_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[22]~42 .lut_mask = 16'hEABA;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~1_combout  = \myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout  $ (\myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~2  $ 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor~combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor~combout ),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[22].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~1 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y37_N25
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[23]~61 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (((\myprocessor|lw_0|out[23]~52_combout  & !\myprocessor|lw_0|out[31]~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_RQB|loop[23].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|lw_0|out[23]~52_combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[23]~61 .lut_mask = 16'h88B8;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[23]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry1|and8~combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry1|or1~7_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[16]~74_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2 .lut_mask = 16'hE8B2;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout  $ 
// (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[17]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3 .lut_mask = 16'hE8D4;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[18]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4 .lut_mask = 16'hE8D4;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0_combout )))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4_combout 
//  & (\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~4_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[19]~80_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5 .lut_mask = 16'hE88E;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3_combout )))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5_combout 
//  & (\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout  & (\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout  $ (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~5_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[20]~79_combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6 .lut_mask = 16'hE88E;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout )))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6_combout 
//  & (\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~4_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[21]~77_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~6_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7 .lut_mask = 16'hF990;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout )))) # (!\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout  $ (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~7_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|p_carry2|and8~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[22]~84_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8 .lut_mask = 16'hE88E;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~9_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor~combout  & 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ) # (\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout )))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ) # ((\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout ) # 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout ),
	.datac(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add2|full_adder7|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~9 .lut_mask = 16'hEF0E;
defparam \myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout  = CARRY(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~9_combout )

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|add|p_carry2|or1~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2 .lut_mask = 16'h00AA;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~3_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~4  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder0|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~2_cout ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~3_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~4 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~3 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y38_N13
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~3_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[24]~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[24]~13_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|lw_0|out[31]~3_combout  & ((!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor~combout ))) # 
// (!\myprocessor|lw_0|out[31]~3_combout  & (\myprocessor|lw_0|out[24]~50_combout ))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|lw_0|out[24]~50_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[24]~13 .lut_mask = 16'h1032;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[24]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[24]~13_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~q ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[24]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[24]~14 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor~combout  $ (\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~4 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor~combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~4 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~4 ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder1|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[24].a_dffe~4 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~1 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y38_N15
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[25]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[25]~19_combout  = (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|lw_0|out[25]~58_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|lw_0|out[25]~58_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[25]~19 .lut_mask = 16'h3012;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[25]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[25]~19_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[25]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[25]~20 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2 ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder2|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[25].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~1 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y38_N17
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[26]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[26]~15_combout  = \myprocessor|lw_0|out[26]~54_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[25]~58_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|lw_0|out[25]~58_combout ),
	.datac(\myprocessor|lw_0|out[26]~54_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[26]~15 .lut_mask = 16'h785A;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[26]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[26]~15_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[26]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[26]~16 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor~combout  $ (\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor~combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~2 ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder3|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~1 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y38_N19
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[27]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~q ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[27]~18 .lut_mask = 16'hEEAA;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[27]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2 ) # (GND))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout  & (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout  & ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2 ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.datab(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder4|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~1 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y38_N21
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[28]~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout ) # ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[28]~10 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~1_combout  = ((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor~combout  $ (\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout  $ 
// (\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~2 )))) # (GND)
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor~combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ) # 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~2 ))))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder5|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~1 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y38_N23
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[29]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[29]~21_combout  = \myprocessor|lw_0|out[29]~64_combout  $ (((\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[28]~62_combout ) # 
// (!\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout )))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|lw_0|out[29]~64_combout ),
	.datac(\myprocessor|lw_0|out[28]~62_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[29]~21 .lut_mask = 16'h6C66;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[29]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[29]~21_combout )))

	.dataa(\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~q ),
	.datab(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[29]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[29]~22 .lut_mask = 16'hBB88;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~1_combout  = (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout  & 
// (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2 )) # (!\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2 ) # (GND))))) # 
// (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor~combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout  & (!\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2 ))))
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~2  = CARRY((\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2 ) # 
// (!\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ))) # (!\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor~combout  & (!\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout  & 
// !\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2 )))

	.dataa(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder6|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[29].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~1_combout ),
	.cout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~2 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~1 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y38_N25
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[30]~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[30]~11_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (((\myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~q )))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (!\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|lw_0|out[30]~60_combout ))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|lw_0|out[30]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[30]~11 .lut_mask = 16'hC5C0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[30]~70 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout  = (\myprocessor|my_multdiv|divide|select_RQB|out[30]~11_combout ) # ((\myprocessor|lw_0|out[31]~3_combout  & (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// !\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor~combout )))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[30]~11_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[30]~70 .lut_mask = 16'hCCCE;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[30]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~1_combout  = \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  $ (\myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~2  $ 
// (\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder7|my_xor~combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|subtract_shiftedRQB|negate|my_adder|add3|full_adder7|my_xor~combout ),
	.cin(\myprocessor|my_multdiv|divide|myReg_RQB|loop[30].a_dffe~2 ),
	.combout(\myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~1 .lut_mask = 16'hC33C;
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y38_N27
dffeas \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~1_combout ),
	.asdata(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[31]~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~q )) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (((\myprocessor|lw_0|out[31]~3_combout  & \myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|myReg_RQB|loop[31].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_dividend|my_adder|add3|full_adder6|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[31]~8 .lut_mask = 16'hACA0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74_combout  = (\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  & ((\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68_combout ))) # (!\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74 .lut_mask = 16'hEA2A;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ))))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|myCounter|dff1~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~72 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~72_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  $ (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71_combout 
// ))))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  $ (\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout 
// ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~71_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~72 .lut_mask = 16'h56A0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout  = \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  $ (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (\myprocessor|my_multdiv|myCounter|dff4~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~72_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~72_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73 .lut_mask = 16'h6AAA;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  
// & (\myprocessor|my_multdiv|myCounter|dff2~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61 .lut_mask = 16'hA820;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47 .lut_mask = 16'hA808;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48 .lut_mask = 16'h3210;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~9_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~9 .lut_mask = 16'h5410;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~9_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10_combout  & 
// \myprocessor|my_multdiv|myCounter|dff1~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60 .lut_mask = 16'hFE54;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60_combout ))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|myCounter|dff4~q )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|myCounter|dff2~q ))))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63 .lut_mask = 16'hC8E0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~64 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~64_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~64_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~64 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~65 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~65_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~64_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~47_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[26]~48_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~65_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~65 .lut_mask = 16'hFDA8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63_combout  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~65_combout ))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~63_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~65_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66 .lut_mask = 16'hEC4C;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout  & ((\myprocessor|my_multdiv|myCounter|dff2~q ))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout  & (\myprocessor|my_multdiv|myCounter|dff4~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5 .lut_mask = 16'hE200;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (((\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ) # (!\myprocessor|my_multdiv|myCounter|dff2~q )))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout  & (\myprocessor|my_multdiv|myCounter|dff2~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7 .lut_mask = 16'hEA4A;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7_combout  & 
// (\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8 .lut_mask = 16'hFA44;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8_combout 
// )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[25]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6 .lut_mask = 16'hC480;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~41 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~41_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~41 .lut_mask = 16'h8A80;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~41_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10_combout  & 
// !\myprocessor|my_multdiv|myCounter|dff1~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~41_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42 .lut_mask = 16'hF0FC;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58_combout  = (\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42_combout 
// )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[24]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58 .lut_mask = 16'hC480;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|myCounter|dff4~q )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|myCounter|dff3~q ))))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51 .lut_mask = 16'hF780;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout  = (!\myprocessor|my_multdiv|myCounter|dff4~q  & \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4 .lut_mask = 16'h5500;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~32 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~32_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~q ))) # 
// (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[26]~15_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[26]~15_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datad(\myprocessor|my_multdiv|divide|myReg_RQB|loop[26].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~32 .lut_mask = 16'hC808;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~32_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~32_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33 .lut_mask = 16'hFE32;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~43 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~43_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~43 .lut_mask = 16'hC840;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~43_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44 .lut_mask = 16'hF3E2;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~45 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~45_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~45 .lut_mask = 16'hC480;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout )) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21 .lut_mask = 16'hBB88;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~28 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~28_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~28 .lut_mask = 16'h0D08;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~28_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21_combout  & 
// \myprocessor|my_multdiv|myCounter|dff2~q ))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~45_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~45_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46 .lut_mask = 16'hFE32;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~52 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~52_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~52_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~52 .lut_mask = 16'hE040;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~52_combout ) # ((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51_combout  & 
// \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~51_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53 .lut_mask = 16'hFF50;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & ((\myprocessor|my_multdiv|myCounter|dff4~q ))) # 
// (!\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & (\myprocessor|my_multdiv|myCounter|dff3~q )))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48 .lut_mask = 16'hEA20;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~49 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~49_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[23]~42_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[22]~44_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~49 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48_combout  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~49_combout )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~48_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~49_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50 .lut_mask = 16'hDD88;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54_combout  = \myprocessor|my_multdiv|myCounter|dff2~q  $ (((\myprocessor|my_multdiv|myCounter|dff1~q ) # (\myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54 .lut_mask = 16'h555A;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54_combout  & (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout  & (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout  & ((\myprocessor|my_multdiv|myCounter|dff4~q )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~54_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55 .lut_mask = 16'hAAAC;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~30 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~30_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~30 .lut_mask = 16'h3210;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[28]~71 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[28]~71_combout  = (\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[28].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[28]~71 .lut_mask = 16'hF0B0;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (((\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[28]~71_combout ) # ((\myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[28]~71_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17 .lut_mask = 16'hCFCA;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~30_combout ) # ((\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~30_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[22]~33_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[21]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56 .lut_mask = 16'hD080;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56_combout ) # ((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout  & 
// \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57 .lut_mask = 16'hF5F0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|myCounter|dff4~q )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_RQB|out[27]~72 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_RQB|out[27]~72_combout  = (\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~q  & (((\myprocessor|my_multdiv|myCounter|dff3~q ) # (\myprocessor|my_multdiv|myCounter|dff4~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_RQB|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_RQB|out[27]~72_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_RQB|out[27]~72 .lut_mask = 16'hFD00;
defparam \myprocessor|my_multdiv|divide|select_RQB|out[27]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout )) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (((\myprocessor|my_multdiv|divide|select_RQB|out[27]~72_combout ) # (\myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[27]~72_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14 .lut_mask = 16'hDDD8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~26_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ) # (\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~26 .lut_mask = 16'hAAA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~26_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27 .lut_mask = 16'hDDD8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[21]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~38 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~38_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~37_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~38 .lut_mask = 16'hC840;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~38_combout ) # ((!\myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39_combout  & 
// \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[19]~39_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39 .lut_mask = 16'hFF30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout )) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~23_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~23 .lut_mask = 16'hE020;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~23_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~23_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25 .lut_mask = 16'hF5F0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~45 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~45_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~45 .lut_mask = 16'hD080;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q )))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q 
//  & (\myprocessor|my_multdiv|myCounter|dff4~q )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40 .lut_mask = 16'hF1E0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~46 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~46_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~46 .lut_mask = 16'h3120;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~45_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~46_combout )))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~45_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~40_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~46_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47 .lut_mask = 16'hFACA;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout  & (\myprocessor|my_multdiv|myCounter|dff4~q )) # (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout  & ((\myprocessor|my_multdiv|myCounter|dff3~q )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~40_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41 .lut_mask = 16'hF1E0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~42 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~42_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[20]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~42 .lut_mask = 16'hB080;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~43 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~43_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~42_combout ) # 
// ((!\myprocessor|my_multdiv|myCounter|dff0~q  & \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~42_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~43 .lut_mask = 16'hD0C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~43_combout ) # ((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41_combout  & 
// \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~41_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~43_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44 .lut_mask = 16'hFF50;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~13_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout )) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (((\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ) # (\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[23]~60_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[23]~61_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~13 .lut_mask = 16'hDDD8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~13_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~13_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77 .lut_mask = 16'h5140;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~16_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~16 .lut_mask = 16'hC480;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~16_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18 .lut_mask = 16'hF3F0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~51 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~51_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~51 .lut_mask = 16'h5410;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~27_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~27 .lut_mask = 16'hB080;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  & !\myprocessor|my_multdiv|myCounter|dff4~q ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24 .lut_mask = 16'h0030;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~27_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & \myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~27_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28 .lut_mask = 16'hFFEC;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~19_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~19 .lut_mask = 16'hE020;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~19_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20 .lut_mask = 16'hF5E4;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~51_combout ) # ((\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~51_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38 .lut_mask = 16'hEECC;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77_combout ) # ((\myprocessor|my_multdiv|myCounter|dff0~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31 .lut_mask = 16'hFAF0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[18]~25_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[16]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~30 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~30_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~30 .lut_mask = 16'hC480;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~30_combout ) # ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  & !\myprocessor|my_multdiv|myCounter|dff4~q ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76 .lut_mask = 16'hFF22;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout  & (\myprocessor|my_multdiv|myCounter|dff3~q )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout  & ((\myprocessor|my_multdiv|myCounter|dff4~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32 .lut_mask = 16'hAFA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~33 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~33_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[19]~27_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~33 .lut_mask = 16'h3210;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~34 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~34_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~33_combout ) # 
// ((\myprocessor|my_multdiv|myCounter|dff0~q  & \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~33_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~29_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~34 .lut_mask = 16'hEA00;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~34_combout ) # ((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32_combout  & 
// \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~32_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35 .lut_mask = 16'hFF30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~50 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~50_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[15]~15_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~50 .lut_mask = 16'h3120;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[21]~69_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23 .lut_mask = 16'h3120;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22 .lut_mask = 16'hC480;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~11_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[17]~10_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~11 .lut_mask = 16'h0D08;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~11_combout ) # ((\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12 .lut_mask = 16'hFFA8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~50_combout ) # ((\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~50_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~25_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~25 .lut_mask = 16'hB080;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~25_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & \myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~24_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26 .lut_mask = 16'hFFEC;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~6_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~6 .lut_mask = 16'hA280;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~6_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7 .lut_mask = 16'hDDD8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[14]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[13]~37_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (((\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[27]~72_combout ) # ((\myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[27]~72_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[11]~57_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[27]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3 .lut_mask = 16'hF5E4;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~20_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~20 .lut_mask = 16'h0D08;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~20_combout ) # ((\myprocessor|my_multdiv|myCounter|dff3~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~8_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~8 .lut_mask = 16'h8A80;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[17]~4_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9 .lut_mask = 16'hF3E2;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9_combout )) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[13]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout )) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[10]~34_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[26]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1 .lut_mask = 16'hBB88;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16 .lut_mask = 16'h3120;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16_combout ) # ((\myprocessor|my_multdiv|myCounter|dff3~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17 .lut_mask = 16'hFFA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~33 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~33_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~33 .lut_mask = 16'hC840;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~33_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[12]~7_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34 .lut_mask = 16'hFF30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout )) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[9]~48_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[25]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2 .lut_mask = 16'hF5A0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~18_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~18 .lut_mask = 16'h3120;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~18_combout ) # ((\myprocessor|my_multdiv|myCounter|dff3~q  & \myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2_combout 
// ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~35 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~35_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout )) # (!\myprocessor|my_multdiv|myCounter|dff2~q  & 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~35 .lut_mask = 16'hDDD8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~35_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[11]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~35_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[10]~34_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~28 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~28_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[14]~28_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~28 .lut_mask = 16'h3202;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9 .lut_mask = 16'h4540;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout )) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[8]~32_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[24]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9_combout ) # ((\myprocessor|my_multdiv|myCounter|dff3~q  & \myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout 
// ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10 .lut_mask = 16'hFAF0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~27 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~27_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16_combout ) # 
// ((\myprocessor|my_multdiv|myCounter|dff3~q  & \myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~27 .lut_mask = 16'hCC80;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~28_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~27_combout ) # 
// ((\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & \myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~28_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29 .lut_mask = 16'hFFEC;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~49 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~49_combout  = (!\myprocessor|my_multdiv|myCounter|dff2~q  & (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[13]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~49 .lut_mask = 16'h1110;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout )))) # 
// (!\myprocessor|my_multdiv|myCounter|dff4~q  & (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[15]~73_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout ))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[23]~62_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[7]~65_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15 .lut_mask = 16'hCFA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~24 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~24_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~24 .lut_mask = 16'hC840;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~49_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~24_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout  & \myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~49_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~25_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~24_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26 .lut_mask = 16'hFEFA;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17 .lut_mask = 16'hFC30;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (((\myprocessor|my_multdiv|myCounter|dff4~q )))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q  
// & (\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout )) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[14]~40_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4 .lut_mask = 16'hE3E0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ))))) # (!\myprocessor|my_multdiv|myCounter|dff3~q  & 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[6]~38_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[22]~42_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30 .lut_mask = 16'hB080;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[12]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31 .lut_mask = 16'h3120;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[7]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18 .lut_mask = 16'hFDA8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~11_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[21]~49_combout ) # 
// ((\myprocessor|my_multdiv|multiply|WideOr0~combout  & \myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~q ))))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~7_combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_RQB|loop[21].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[21]~49_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~11 .lut_mask = 16'hCC80;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~12_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[13]~53_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[5]~51_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~12 .lut_mask = 16'hA820;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~11_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~12_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout  & \myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~11_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[29]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13 .lut_mask = 16'hFEFA;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19 .lut_mask = 16'hD080;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[11]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20 .lut_mask = 16'h3210;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~32 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~32_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~32 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~32_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~30_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[6]~31_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19 .lut_mask = 16'hFE54;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~21 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~21_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[9]~19_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~21 .lut_mask = 16'h0D08;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout )) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[19]~59_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[7]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4 .lut_mask = 16'hD9C8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4_combout  & 
// (\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout )) # (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3_combout ))))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[3]~67_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[11]~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~21_combout ) # ((\myprocessor|my_multdiv|myCounter|dff1~q  & \myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout 
// ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~21_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ) # 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout )))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[18]~36_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2_combout  & 
// (\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout )) # (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout ))))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[2]~44_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[10]~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3 .lut_mask = 16'hDDA0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~6_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff3~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[4]~24_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[12]~26_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~6 .lut_mask = 16'h8A80;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~29 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~29_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~6_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff3~q  & 
// \myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~6_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[20]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~29 .lut_mask = 16'hDCCC;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~29_combout ) # ((\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[28]~71_combout ) # (\myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[28]~71_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~60_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~29_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[28]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8 .lut_mask = 16'hFCF8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff2~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12 .lut_mask = 16'h3210;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12_combout ) # ((\myprocessor|my_multdiv|myCounter|dff1~q  & \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout 
// ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23 .lut_mask = 16'hFFC0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16 .lut_mask = 16'hFA50;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~16_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9_combout ) # ((\myprocessor|my_multdiv|myCounter|dff3~q 
//  & \myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~15_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[8]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~16 .lut_mask = 16'hF080;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~17 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~17_combout  = (\myprocessor|my_multdiv|myCounter|dff2~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[6]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~17 .lut_mask = 16'h8A80;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~16_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~17_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout  & \myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~16_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~17_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[10]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18 .lut_mask = 16'hFEFC;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19_combout ) # ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~19_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[5]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14 .lut_mask = 16'hF3E2;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ) # 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2_combout )))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[9]~2_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[5]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13_combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout )))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[17]~46_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[1]~55_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14 .lut_mask = 16'hF588;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff1~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9 .lut_mask = 16'hA280;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout  = (!\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[3]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13 .lut_mask = 16'h3120;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ) # 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout )))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[16]~30_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select8|out[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10 .lut_mask = 16'hB9A8;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~11_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10_combout  & 
// (\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout )) # (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10_combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout ))))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout  & (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[0]~68_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select16|out[8]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~11 .lut_mask = 16'hDAD0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~11_combout ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[1]~14_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12 .lut_mask = 16'hC840;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8_combout  = (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12_combout ) # ((\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8 .lut_mask = 16'h5540;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout  & !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[4]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15 .lut_mask = 16'hF3C0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout  & !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1_combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50_combout  & 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1 .lut_mask = 16'h0100;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ) # (!\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8 .lut_mask = 16'h0D00;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~combout  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout ) # (!\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2 .lut_mask = 16'h4500;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~67 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~67_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout )) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout )))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[27]~18_combout ),
	.datad(\myprocessor|my_multdiv|divide|select_RQB|out[28]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~67 .lut_mask = 16'hC480;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~69 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~69_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~67_combout ) # ((!\myprocessor|my_multdiv|myCounter|dff1~q  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68_combout ))

	.dataa(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~67_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~68_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~69 .lut_mask = 16'hF5F0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & ((\myprocessor|my_multdiv|myCounter|dff4~q  & 
// ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~69_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select4|out[2]~1_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~69_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70 .lut_mask = 16'hEA2A;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout  
// & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout  & !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2 .lut_mask = 16'h0010;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2~combout  = (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74_combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout  
// & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2 .lut_mask = 16'h0300;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder7|my_xor~combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2~combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  $ (!\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout )) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout ))) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2~combout  & (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder7|my_xor .lut_mask = 16'h9AFA;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2~combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout  & ((\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ))) # (!\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout  & 
// (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[30]~70_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|and_2~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_divisor|select1|out[0]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor .lut_mask = 16'h3C5A;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout 
//  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[29]~74_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor .lut_mask = 16'hC3CC;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[28]~73_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor .lut_mask = 16'h0FF0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout 
//  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[27]~70_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor .lut_mask = 16'hE1F0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout 
//  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~62_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[26]~66_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor .lut_mask = 16'hC3F0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60_combout )) # (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~61_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[25]~60_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor .lut_mask = 16'h27D8;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6_combout ) # ((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout  & \myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~6_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[24]~5_combout ),
	.datac(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor .lut_mask = 16'h45BA;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout 
//  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[19]~39_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor .lut_mask = 16'hEF10;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout  $ 
// (((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout  & !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[18]~44_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor .lut_mask = 16'hAA5A;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout  & 
// ((\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ))) # (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[18]~20_combout ))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|select_data_opB|out[18]~20_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0 .lut_mask = 16'h040E;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[5].my_or (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[5].my_or~combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[5].my_or~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[5].my_or .lut_mask = 16'hFF59;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[5].my_or .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56_combout ) # ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  & !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~55_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~56_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor .lut_mask = 16'h0DF2;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout 
//  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[22]~50_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor .lut_mask = 16'hC9CC;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1_combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58_combout ) # ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  & !\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[23]~58_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor .lut_mask = 16'h0DF2;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ) # 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout )))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0 .lut_mask = 16'h8CAF;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[5].my_or~combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[5].my_or~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0 .lut_mask = 16'h8A00;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~0_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0_combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout  & 
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and5~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~0 .lut_mask = 16'hB200;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout 
//  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[21]~53_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[20]~57_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor .lut_mask = 16'hA5AA;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~4_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout  & (((\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout )) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout  & (\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~4 .lut_mask = 16'h08AE;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~1_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout  & (((\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout )) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout  & (\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~1 .lut_mask = 16'h08CE;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~5_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~1_combout ) # 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~4_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~1_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and2~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~5 .lut_mask = 16'hFCF0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[2].my_or (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[2].my_or~combout  = ((\myprocessor|select_data_opB|out[31]~1_combout  & ((!\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ))) 
// # (!\myprocessor|select_data_opB|out[31]~1_combout  & (\myprocessor|select_data_opB|out[18]~20_combout ))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout )

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|select_data_opB|out[18]~20_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add2|full_adder2|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[2].my_or~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[2].my_or .lut_mask = 16'h4FEF;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[2].my_or .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and6~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and6~0_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[2].my_or~combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|propagate_loop[2].my_or~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and4~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and6~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and6~0 .lut_mask = 16'hB000;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout 
//  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~35_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor .lut_mask = 16'hE1F0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  & 
// (\myprocessor|select_data_opB|out[16]~22_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout )))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry1|and8~combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout ),
	.datad(\myprocessor|select_data_opB|out[16]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2 .lut_mask = 16'h0D02;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout  $ 
// (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|and_2~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[17]~47_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor .lut_mask = 16'h0FF0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout 
//  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[13]~24_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor .lut_mask = 16'hC9CC;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77_combout ) # ((\myprocessor|my_multdiv|myCounter|dff0~q  & \myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[14]~38_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~77_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor .lut_mask = 16'h07F8;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout 
//  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[14]~31_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[15]~76_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor .lut_mask = 16'h99CC;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~5_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout  & 
// (((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout  & \myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout  & 
// \myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~5 .lut_mask = 16'h4D0C;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ) # 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout )))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0 .lut_mask = 16'h8CAF;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~5_combout ) # 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout  & (\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout  & 
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~5_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6 .lut_mask = 16'hF4F0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout  $ 
// (((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout  & !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[12]~26_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~27_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor .lut_mask = 16'hF05A;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and3~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and3~0_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ) 
// # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and2~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and3~0 .lut_mask = 16'hCF00;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout  $ 
// (((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~20_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[11]~25_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor .lut_mask = 16'h47B8;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21_combout  $ 
// (((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout  & (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout  & !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[10]~21_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor .lut_mask = 16'hFD02;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout  $ (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout  
// & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor .lut_mask = 16'hC3F0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or~combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[8]~23_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[9]~22_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or .lut_mask = 16'hBEAF;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout  $ 
// (((\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout )) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[8]~29_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[9]~36_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor .lut_mask = 16'h596A;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout  $ (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout ) 
// # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor .lut_mask = 16'h0AF5;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout  $ 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor .lut_mask = 16'hF00F;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout  $ (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout ) 
// # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor .lut_mask = 16'h0CF3;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14_combout  $ (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout ) 
// # ((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[4]~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[3]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor .lut_mask = 16'h3363;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout ) # ((\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & 
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout )))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout  & (\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3 .lut_mask = 16'hEC80;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9_combout  & (((!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout  
// & !\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout )))) # (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9_combout  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8_combout  $ 
// (((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~9_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[1]~8_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor .lut_mask = 16'h111E;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout ) # (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout ) # ((\myprocessor|select_data_opB|out[0]~4_combout  & \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout  & (\myprocessor|select_data_opB|out[0]~4_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout  & 
// \myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout )))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0 .lut_mask = 16'hE8A0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~1_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0_combout ) # 
// (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout  $ (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout )))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0_combout  & (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout  $ 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[2]~16_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~1 .lut_mask = 16'hE8B2;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|propagate_loop[4].my_or (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|propagate_loop[4].my_or~combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout ) # 
// (\myprocessor|select_data_opB|out[4]~10_combout  $ (((\myprocessor|select_data_opB|out[31]~1_combout  & !\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ))))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|p_carry0|and7~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.datad(\myprocessor|select_data_opB|out[4]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|propagate_loop[4].my_or~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|propagate_loop[4].my_or .lut_mask = 16'hFDF2;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|propagate_loop[4].my_or .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~1_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|propagate_loop[4].my_or~combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ) # 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|propagate_loop[4].my_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2 .lut_mask = 16'hA800;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout ) # ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3_combout ) # 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2_combout )))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3_combout ) # 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~3_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4 .lut_mask = 16'hEEE8;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout ) # (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4_combout ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout  & 
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5 .lut_mask = 16'hFCC0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor~combout  = \myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17_combout  $ ((((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout ) 
// # (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout )) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[5]~19_combout ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[7]~17_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[6]~18_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor .lut_mask = 16'h0F2D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5_combout ) # 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5_combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor~combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~5_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6 .lut_mask = 16'hFAA0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0 .lut_mask = 16'hAF0A;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout  & 
// (((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or~combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0_combout )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout  & 
// (((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or~combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|propagate_loop[1].my_or~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1 .lut_mask = 16'hF222;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2 .lut_mask = 16'hCF0C;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout ))) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout  & \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2_combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3 .lut_mask = 16'hBB22;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and3~0_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout  & (\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout  & 
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3_combout )) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ) # (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|and3~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4 .lut_mask = 16'hD040;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6_combout ) # (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4_combout 
// )))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  & (((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6_combout ) # 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0 .lut_mask = 16'hDDD0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~2_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2_combout ) # 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0_combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout )))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2_combout ) # (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and7~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~2 .lut_mask = 16'hCF8E;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~3_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~0_combout ) # 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~5_combout ) # ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and6~0_combout  & 
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~2_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~5_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|and6~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~3 .lut_mask = 16'hFEEE;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~3_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry2|or1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1 .lut_mask = 16'h00CC;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout )) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout ) # (GND))))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout  & VCC)) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor~combout  & 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout ) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout ))) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor~combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder0|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[24]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~2 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~4_combout  = ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~3 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor~combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~3 ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder1|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[25]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~4_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~4 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~6_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5 ) # (GND))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~7  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5 ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[26]~23_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder2|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~5 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~6_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~6 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~8_combout  = ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~7 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~7 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor~combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~7 ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder3|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[27]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~7 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~8 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~10_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9 )) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9 ) # (GND))))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9  & VCC)) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~11  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor~combout  & 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9 ) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout ))) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor~combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9 )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder4|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[28]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~10_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~10 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~12_combout  = ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~11 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~11 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor~combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~11 ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder5|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[29]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~11 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~12_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~12 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~14_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13 ) # (GND))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~15  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13 )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13 ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[30]~27_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder6|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~13 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~14 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16_combout  = \myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~15  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder7|my_xor~combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add3|full_adder7|my_xor~combout ),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor~combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout  $ 
// (((\myprocessor|my_multdiv|myCounter|dff0~q  & ((!\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23_combout ))) # (!\myprocessor|my_multdiv|myCounter|dff0~q  & (!\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[3]~22_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|p_carry0|and7~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[2]~23_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor .lut_mask = 16'hE12D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~0_combout  = (\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout  & (\myprocessor|select_data_opB|out[0]~4_combout  $ (VCC))) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout  & (\myprocessor|select_data_opB|out[0]~4_combout  & VCC))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1  = CARRY((\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout  & \myprocessor|select_data_opB|out[0]~4_combout ))

	.dataa(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[0]~59_combout ),
	.datab(\myprocessor|select_data_opB|out[0]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~0_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~0 .lut_mask = 16'h6688;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~2_combout  = (\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1 )))) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1 )) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1 ) # (GND)))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~3  = CARRY((\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1 )) # 
// (!\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout  & ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1 ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout ))))

	.dataa(\myprocessor|my_multdiv|multiply|switch_if_neg1|out[1]~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder1|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~1 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~4_combout  = ((\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor~combout  $ (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor~combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~3 ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~3 )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[2]~19_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder2|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~4_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~6_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5  & VCC)) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5 )))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5 )) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5 ) # (GND)))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~7  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5 )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout  & ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5 ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[3]~20_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder3|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~5 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~6_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~8_combout  = ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout  $ (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~7 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~7 ))) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout  & (\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~7 )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder4|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[4]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~7 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~8_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~8 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~10_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9  & VCC)) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9 )))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9 )) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9 ) # (GND)))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~11  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout  & ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9 ) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder5|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[5]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~9 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~10_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~10 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~12_combout  = ((\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout  $ (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~11 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~13  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~11 ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~11 )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[6]~17_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder6|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~11 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~12_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~12 .lut_mask = 16'h698E;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~14_combout  = \myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~13  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor~combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[7]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add0|full_adder7|my_xor~combout ),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~13 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~14 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~8_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~14_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~10_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~8_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~12_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~14_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~8_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~8 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6_combout )

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry0|orG~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1 .lut_mask = 16'h00AA;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout ) # (GND))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[8]~15_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder0|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~2 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~4_combout  = ((\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout  & 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~3 ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[9]~14_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder1|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~4_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~4 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~6_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5 ) # (GND))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~7  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5 ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[10]~13_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder2|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~5 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~6_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~6 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~8_combout  = ((\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~7 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout  & 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~7 ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~7 )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[11]~12_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder3|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~7 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~8 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~10_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9 )) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9 ) # (GND))))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9  & VCC)) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~11  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout  & 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9 ) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ))) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9 )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder4|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[12]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~10_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~10 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~12_combout  = ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~11 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~11 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~11 ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder5|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[13]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~11 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~12_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~12 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~14_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13 )) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13 ) # (GND))))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13  & VCC)) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~15  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout  & 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13 ) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ))) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout  & (!\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13 )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder6|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[14]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~13 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~14 .lut_mask = 16'h692B;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~16_combout  = \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~15  $ (\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add1|full_adder7|my_xor~combout ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|choose_divisor|out[15]~8_combout ),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~16 .lut_mask = 16'hC33C;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~6_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~12_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~14_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~16_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~10_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~12_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~6 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~5 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~5_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~2_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~6_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~4_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~8_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~6_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add1|full_adder0|my_xor~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~5 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~7_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~2_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~6_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~0_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~4_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~6_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add0|full_adder1|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~7 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~9 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~9_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~8_combout  & (\myprocessor|my_multdiv|divide|less_than_or_equal_to~6_combout  & 
// (\myprocessor|my_multdiv|divide|less_than_or_equal_to~5_combout  & \myprocessor|my_multdiv|divide|less_than_or_equal_to~7_combout )))

	.dataa(\myprocessor|my_multdiv|divide|less_than_or_equal_to~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|less_than_or_equal_to~6_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~5_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~9 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~7 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~7_combout  = (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6_combout ) # 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~6_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~7 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~7_combout )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|p_carry1|or1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1 .lut_mask = 16'h00CC;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~2_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout ) # (GND))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~3  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[16]~6_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder0|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~2 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~4_combout  = ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout  $ 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5  = CARRY((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~3 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~3 ))))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder1|my_xor~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[17]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~3 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~4_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~4 .lut_mask = 16'h964D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~6 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~6_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5 ) # (GND))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~7  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5 )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5 ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[18]~29_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder2|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~5 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~6_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~6 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~8_combout  = ((\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~7 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout  & 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~7 ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~7 )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[19]~5_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder3|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~7 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~8 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~2_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~4_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~2_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~6_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~8_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~4_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~2_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~6_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~2 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~10_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9 ) # (GND))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~11  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9 )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9 ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[20]~4_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder4|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~10_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~10 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~12 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~12_combout  = ((\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~11 )))) # (GND)
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout  & 
// ((!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~11 ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout ))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~11 )))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[21]~1_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder5|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~11 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~12_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~12 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~14 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~14_combout  = (\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13 )) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout  & (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13  & VCC)))) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout  & 
// ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13 ) # (GND))) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13 ))))
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~15  = CARRY((\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13 )) # 
// (!\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout  & ((\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout ) # 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13 ))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[22]~3_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder6|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~13 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~14_combout ),
	.cout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~15 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~14 .lut_mask = 16'h694D;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~16_combout  = \myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout  $ 
// (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~15  $ (\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout ))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[23]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|negate|my_adder|add2|full_adder7|my_xor~combout ),
	.cin(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~15 ),
	.combout(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~16 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~3 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~3_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~12_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~12_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~3 .lut_mask = 16'h000F;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~4 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~4_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~2_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~14_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~16_combout  & \myprocessor|my_multdiv|divide|less_than_or_equal_to~3_combout )))

	.dataa(\myprocessor|my_multdiv|divide|less_than_or_equal_to~2_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~14_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add2|full_adder0|my_xor~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~4 .lut_mask = 16'h0200;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~0_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~8_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~2_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~4_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~6_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~8_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~2_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~0 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~1 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~1_combout  = (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~12_combout  & 
// (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~10_combout  & (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16_combout  & 
// !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~14_combout )))

	.dataa(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~12_combout ),
	.datab(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~1 .lut_mask = 16'h0001;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~10_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~9_combout  & (\myprocessor|my_multdiv|divide|less_than_or_equal_to~4_combout  & 
// (\myprocessor|my_multdiv|divide|less_than_or_equal_to~0_combout  & \myprocessor|my_multdiv|divide|less_than_or_equal_to~1_combout )))

	.dataa(\myprocessor|my_multdiv|divide|less_than_or_equal_to~9_combout ),
	.datab(\myprocessor|my_multdiv|divide|less_than_or_equal_to~4_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~10 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|less_than_or_equal_to~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  = (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~10_combout  & ((\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout  & 
// (\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout  & !\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16_combout )) # (!\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout  & 
// ((\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ) # (!\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16_combout )))))

	.dataa(\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_RQB|out[31]~8_combout ),
	.datac(\myprocessor|my_multdiv|divide|compare_div_and_shiftedRQB|sub|add|add3|full_adder0|my_xor~16_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~11 .lut_mask = 16'h004D;
defparam \myprocessor|my_multdiv|divide|less_than_or_equal_to~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~8_combout  = (\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6  & VCC)) # (!\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6 )))) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6 )) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~9  = CARRY((\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89_combout  & (!\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6 )) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6 ) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select1|out[26]~89_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~6 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~8_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~8 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~8_combout )))

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10 .lut_mask = 16'hCFC0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[26].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[26].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[26].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[26].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[26]~88 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[26].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff3~q ) # ((\myprocessor|my_multdiv|myCounter|dff4~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[26].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[26]~88_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[26]~88 .lut_mask = 16'hC8CC;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[26]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~11 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~11_combout  = ((\myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout  $ (\myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90_combout  $ 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~9 )))) # (GND)
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~9 ) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90_combout ))) # (!\myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout  & (!\myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~9 )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[27]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~9 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~11_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~12 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~11 .lut_mask = 16'h962B;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~11_combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~11_combout ),
	.datab(\myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout ),
	.datac(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13 .lut_mask = 16'hCACA;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N17
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[27]~89 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[27].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|myReg_quotient|loop[27].a_dffe~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[27]~89 .lut_mask = 16'hC8CC;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout ))) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~14_combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~14_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|select_quotient|out[28]~90_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16 .lut_mask = 16'hF0AA;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[28]~264 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[28]~264_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[26]~30_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  
// & ((\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout )))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[26]~30_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[28]~264_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[28]~264 .lut_mask = 16'hAC00;
defparam \myprocessor|select_multdiv_mux|out[28]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[28]~267 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[28]~267_combout  = (\myprocessor|select_data_opB|out[28]~29_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|lw_0|out[28]~62_combout  & \myprocessor|my_alu|data_result[0]~1_combout )))) # 
// (!\myprocessor|select_data_opB|out[28]~29_combout  & (\myprocessor|my_alu|data_result[0]~2_combout  & (\myprocessor|lw_0|out[28]~62_combout )))

	.dataa(\myprocessor|select_data_opB|out[28]~29_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datac(\myprocessor|lw_0|out[28]~62_combout ),
	.datad(\myprocessor|my_alu|data_result[0]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[28]~267_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[28]~267 .lut_mask = 16'hE8C8;
defparam \myprocessor|select_multdiv_mux|out[28]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[28]~265 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[28]~265_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout  & (\myprocessor|lw_0|out[31]~3_combout )) # 
// (!\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout  & ((\myprocessor|lw_0|out[29]~64_combout )))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|lw_0|out[29]~64_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[28]~265_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[28]~265 .lut_mask = 16'hA280;
defparam \myprocessor|select_multdiv_mux|out[28]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[28]~266 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[28]~266_combout  = (\myprocessor|select_multdiv_mux|out[28]~265_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & \myprocessor|my_alu|right_shifter|select2|out[28]~57_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_multdiv_mux|out[28]~265_combout ),
	.datad(\myprocessor|my_alu|right_shifter|select2|out[28]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[28]~266_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[28]~266 .lut_mask = 16'hFAF0;
defparam \myprocessor|select_multdiv_mux|out[28]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[28]~268 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[28]~268_combout  = (\myprocessor|select_multdiv_mux|out[28]~267_combout ) # ((\myprocessor|select_multdiv_mux|out[28]~266_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & 
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[28]~267_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datac(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[28]~266_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[28]~268_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[28]~268 .lut_mask = 16'hFFEA;
defparam \myprocessor|select_multdiv_mux|out[28]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[28]~269 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[28]~269_combout  = (\myprocessor|select_multdiv_mux|out[28]~264_combout ) # ((\myprocessor|select_multdiv_mux|out[28]~268_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~58_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[27]~27_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[27]~27_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[28]~264_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[28]~268_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[28]~269_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[28]~269 .lut_mask = 16'hFFF8;
defparam \myprocessor|select_multdiv_mux|out[28]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[28]~270 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[28]~270_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32_combout ) # ((\myprocessor|XM_op_result|loop[6].a_dffe~0_combout )))) # 
// (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (((!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & \myprocessor|select_multdiv_mux|out[28]~269_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datab(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[29]~32_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[28]~269_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[28]~270_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[28]~270 .lut_mask = 16'hADA8;
defparam \myprocessor|select_multdiv_mux|out[28]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[28]~271 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[28]~271_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout  $ (((!\myprocessor|select_multdiv_mux|out[28]~270_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|select_multdiv_mux|out[28]~270_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[28]~270_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[28]~271_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[28]~271 .lut_mask = 16'hD8D2;
defparam \myprocessor|select_multdiv_mux|out[28]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \myprocessor|XM_op_result|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[28]~271_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \myprocessor|MW_op_result|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[28].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[28].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[28].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[28].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[28].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[28].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \myprocessor|MW_data_out|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[28].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[28]~56 (
// Equation(s):
// \myprocessor|select_write_data_1|out[28]~56_combout  = (\myprocessor|MW_ir|loop[31].a_dffe~q  & (((\myprocessor|MW_op_result|loop[28].a_dffe~q )))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|W_control|and_10~0_combout  & 
// ((\myprocessor|MW_data_out|loop[28].a_dffe~q ))) # (!\myprocessor|W_control|and_10~0_combout  & (\myprocessor|MW_op_result|loop[28].a_dffe~q ))))

	.dataa(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|W_control|and_10~0_combout ),
	.datac(\myprocessor|MW_op_result|loop[28].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[28].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[28]~56 .lut_mask = 16'hF4B0;
defparam \myprocessor|select_write_data_1|out[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[28]~44 (
// Equation(s):
// \myprocessor|choose_readB_data|out[28]~44_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[28]~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datad(\myprocessor|select_write_data_1|out[28]~56_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[28]~44 .lut_mask = 16'hF000;
defparam \myprocessor|choose_readB_data|out[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \myprocessor|DX_readB|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[28]~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \myprocessor|lw_1|out[28]~56 (
// Equation(s):
// \myprocessor|lw_1|out[28]~56_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[28].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[28].a_dffe~q ))))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|DX_readB|loop[28].a_dffe~q ),
	.datac(\myprocessor|XM_op_result|loop[28].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[28]~56 .lut_mask = 16'h5044;
defparam \myprocessor|lw_1|out[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \myprocessor|lw_1|out[28]~57 (
// Equation(s):
// \myprocessor|lw_1|out[28]~57_combout  = (\myprocessor|lw_1|out[28]~56_combout ) # ((\myprocessor|select_write_data_1|out[28]~56_combout  & (\myprocessor|and_3~10_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|lw_1|out[28]~56_combout ),
	.datab(\myprocessor|select_write_data_1|out[28]~56_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[28]~57 .lut_mask = 16'hAAEA;
defparam \myprocessor|lw_1|out[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \myprocessor|select_data_opB|out[28]~29 (
// Equation(s):
// \myprocessor|select_data_opB|out[28]~29_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & (((\myprocessor|lw_1|out[28]~57_combout )))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|select_imm_or~0_combout  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )) # (!\myprocessor|select_imm_or~0_combout  & ((\myprocessor|lw_1|out[28]~57_combout )))))

	.dataa(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datac(\myprocessor|select_imm_or~0_combout ),
	.datad(\myprocessor|lw_1|out[28]~57_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[28]~29 .lut_mask = 16'hEF40;
defparam \myprocessor|select_data_opB|out[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout  = (!\myprocessor|select_data_opB|out[28]~29_combout  & (!\myprocessor|select_data_opB|out[29]~30_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_data_opB|out[28]~29_combout ),
	.datac(\myprocessor|select_data_opB|out[29]~30_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder3|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2 .lut_mask = 16'h0300;
defparam \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|choose_divisor|out[31]~28 (
// Equation(s):
// \myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & (!\myprocessor|select_data_opB|out[30]~31_combout  & 
// \myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout ))

	.dataa(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_data_opB|out[30]~31_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_divisor|my_adder|add3|full_adder5|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[31]~28 .lut_mask = 16'h0A00;
defparam \myprocessor|my_multdiv|divide|choose_divisor|out[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~feeder (
// Equation(s):
// \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~feeder_combout  = \myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N31
dffeas \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34_combout  = (\myprocessor|my_multdiv|multiply|WideOr0~combout  & ((\myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~q ))) # (!\myprocessor|my_multdiv|multiply|WideOr0~combout  & 
// (\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(\myprocessor|my_multdiv|divide|choose_divisor|out[31]~28_combout ),
	.datac(\myprocessor|my_multdiv|multiply|myReg|loop[31].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34 .lut_mask = 16'hE4E4;
defparam \myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[30]~281 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[30]~281_combout  = (\myprocessor|lw_0|out[30]~60_combout  & (((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|select_data_opB|out[30]~31_combout )) # (!\myprocessor|select_multdiv_mux|out[29]~305_combout 
// )))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[29]~305_combout ),
	.datac(\myprocessor|lw_0|out[30]~60_combout ),
	.datad(\myprocessor|select_data_opB|out[30]~31_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[30]~281_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[30]~281 .lut_mask = 16'hB030;
defparam \myprocessor|select_multdiv_mux|out[30]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[30]~282 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[30]~282_combout  = (\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|select_multdiv_mux|out[1]~61_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~55_combout  & 
// \myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[30]~282_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[30]~282 .lut_mask = 16'hC8C0;
defparam \myprocessor|select_multdiv_mux|out[30]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[30]~29 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[30]~29_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & (((\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout )))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout 
//  & ((\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & (\myprocessor|lw_0|out[14]~30_combout )) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout  & ((\myprocessor|lw_0|out[30]~60_combout )))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datab(\myprocessor|lw_0|out[14]~30_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[29]~0_combout ),
	.datad(\myprocessor|lw_0|out[30]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[30]~29 .lut_mask = 16'hE5E0;
defparam \myprocessor|my_alu|left_shifter|select2|out[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select2|out[30]~30 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select2|out[30]~30_combout  = (\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[30]~29_combout  & (\myprocessor|my_alu|left_shifter|select8|out[26]~16_combout )) 
// # (!\myprocessor|my_alu|left_shifter|select2|out[30]~29_combout  & ((\myprocessor|my_alu|left_shifter|select16|out[22]~2_combout ))))) # (!\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout  & 
// (((\myprocessor|my_alu|left_shifter|select2|out[30]~29_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[29]~1_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select8|out[26]~16_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[30]~29_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select16|out[22]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select2|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select2|out[30]~30 .lut_mask = 16'hDAD0;
defparam \myprocessor|my_alu|left_shifter|select2|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[30]~283 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[30]~283_combout  = (\myprocessor|select_multdiv_mux|out[1]~52_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout )) # (!\myprocessor|DX_ir|loop[8].a_dffe~q  
// & ((\myprocessor|my_alu|left_shifter|select2|out[30]~30_combout )))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select2|out[30]~30_combout ),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[30]~283_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[30]~283 .lut_mask = 16'h88A0;
defparam \myprocessor|select_multdiv_mux|out[30]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[30]~284 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[30]~284_combout  = (\myprocessor|select_multdiv_mux|out[30]~282_combout ) # ((\myprocessor|select_multdiv_mux|out[30]~283_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~1_combout  & 
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[30]~282_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[30]~283_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[30]~284_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[30]~284 .lut_mask = 16'hFEEE;
defparam \myprocessor|select_multdiv_mux|out[30]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[30]~285 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[30]~285_combout  = (\myprocessor|select_multdiv_mux|out[30]~281_combout ) # ((\myprocessor|select_multdiv_mux|out[30]~284_combout ) # ((\myprocessor|my_alu|data_result[0]~2_combout  & 
// \myprocessor|select_data_opB|out[30]~31_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datab(\myprocessor|select_data_opB|out[30]~31_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[30]~281_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[30]~284_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[30]~285_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[30]~285 .lut_mask = 16'hFFF8;
defparam \myprocessor|select_multdiv_mux|out[30]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[30]~286 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[30]~286_combout  = (\myprocessor|select_multdiv_mux|out[30]~285_combout ) # ((\myprocessor|select_multdiv_mux|out[1]~58_combout  & \myprocessor|my_alu|left_shifter|select2|out[29]~28_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[30]~285_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datac(gnd),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[29]~28_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[30]~286_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[30]~286 .lut_mask = 16'hEEAA;
defparam \myprocessor|select_multdiv_mux|out[30]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[30]~287 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[30]~287_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|select_multdiv_mux|out[30]~286_combout )))))

	.dataa(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[31]~34_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[30]~286_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[30]~287_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[30]~287 .lut_mask = 16'hFA0C;
defparam \myprocessor|select_multdiv_mux|out[30]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[30]~92 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[30].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|divide|myReg_quotient|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[30]~92 .lut_mask = 16'hFB00;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[30]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout  = (!\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout  & 
// !\myprocessor|my_multdiv|myCounter|dff4~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|divide|shift_RQB|select2|out[17]~6_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91 .lut_mask = 16'h0040;
defparam \myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~20 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~20_combout  = (\myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout  & 
// (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18  & VCC)) # (!\myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18 )))) # 
// (!\myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout  & ((\myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout  & (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18 )) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18 ) # (GND)))))
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~21  = CARRY((\myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout  & (!\myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout  & 
// !\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18 )) # (!\myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout  & ((!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18 ) # 
// (!\myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout ))))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout ),
	.datab(\myprocessor|my_multdiv|divide|shift_one|select1|out[30]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~18 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~20_combout ),
	.cout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~21 ));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~20 .lut_mask = 16'h9617;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~20_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[30]~92_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~20_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2 (
// Equation(s):
// \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2~combout  = (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout  & 
// (!\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout  & \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout ))

	.dataa(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~19_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~16_combout ),
	.datac(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder3|and_2~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2 .lut_mask = 16'h1010;
defparam \myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[30]~288 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[30]~288_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22_combout  $ (((!\myprocessor|select_multdiv_mux|out[30]~287_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2~combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[30]~287_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[30]~287_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22_combout ),
	.datac(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[30]~288_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[30]~288 .lut_mask = 16'hCA9A;
defparam \myprocessor|select_multdiv_mux|out[30]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \myprocessor|XM_op_result|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[30]~288_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \myprocessor|MW_op_result|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[30].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \myprocessor|XM_readB|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[31]~63_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[31].a_dffe~q ,\myprocessor|XM_readB|loop[30].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[30].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[30].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[30].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[30].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[30].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \myprocessor|MW_data_out|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[30].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[30]~58 (
// Equation(s):
// \myprocessor|select_write_data_1|out[30]~58_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[30].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[30].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[30].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[30].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[30]~58 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[30]~46 (
// Equation(s):
// \myprocessor|choose_readB_data|out[30]~46_combout  = (\myprocessor|select_write_data_1|out[30]~58_combout  & \myprocessor|choose_readB_data|out[17]~48_combout )

	.dataa(\myprocessor|select_write_data_1|out[30]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[30]~46 .lut_mask = 16'hAA00;
defparam \myprocessor|choose_readB_data|out[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \myprocessor|DX_readB|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[30]~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \myprocessor|lw_1|out[30]~60 (
// Equation(s):
// \myprocessor|lw_1|out[30]~60_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[30].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[30].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[30].a_dffe~q ),
	.datab(\myprocessor|and_1~0_combout ),
	.datac(\myprocessor|DX_readB|loop[30].a_dffe~q ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[30]~60 .lut_mask = 16'h00B8;
defparam \myprocessor|lw_1|out[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \myprocessor|lw_1|out[30]~61 (
// Equation(s):
// \myprocessor|lw_1|out[30]~61_combout  = (\myprocessor|lw_1|out[30]~60_combout ) # ((\myprocessor|and_3~10_combout  & (\myprocessor|select_write_data_1|out[30]~58_combout  & !\myprocessor|W_control|and_13~1_combout )))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|select_write_data_1|out[30]~58_combout ),
	.datac(\myprocessor|W_control|and_13~1_combout ),
	.datad(\myprocessor|lw_1|out[30]~60_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[30]~61 .lut_mask = 16'hFF08;
defparam \myprocessor|lw_1|out[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \myprocessor|XM_readB|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[30]~61_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[31].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[31].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[31].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[31].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[31].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N11
dffeas \myprocessor|MW_data_out|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[31].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \myprocessor|MW_op_result|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[31].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[31]~59 (
// Equation(s):
// \myprocessor|select_write_data_1|out[31]~59_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|MW_op_result|loop[31].a_dffe~q ))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// (\myprocessor|MW_data_out|loop[31].a_dffe~q )))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[31].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_data_out|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[31].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[31]~59 .lut_mask = 16'hF0D8;
defparam \myprocessor|select_write_data_1|out[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[31]~47 (
// Equation(s):
// \myprocessor|choose_readB_data|out[31]~47_combout  = (\myprocessor|choose_readB_data|out[17]~48_combout  & \myprocessor|select_write_data_1|out[31]~59_combout )

	.dataa(gnd),
	.datab(\myprocessor|choose_readB_data|out[17]~48_combout ),
	.datac(\myprocessor|select_write_data_1|out[31]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[31]~47_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[31]~47 .lut_mask = 16'hC0C0;
defparam \myprocessor|choose_readB_data|out[31]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \myprocessor|DX_readB|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readB_data|out[31]~47_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \myprocessor|lw_1|out[31]~62 (
// Equation(s):
// \myprocessor|lw_1|out[31]~62_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[31].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[31].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[31].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|DX_readB|loop[31].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[31]~62 .lut_mask = 16'h2230;
defparam \myprocessor|lw_1|out[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \myprocessor|lw_1|out[31]~63 (
// Equation(s):
// \myprocessor|lw_1|out[31]~63_combout  = (\myprocessor|lw_1|out[31]~62_combout ) # ((\myprocessor|select_write_data_1|out[31]~59_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|and_3~10_combout )))

	.dataa(\myprocessor|select_write_data_1|out[31]~59_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|lw_1|out[31]~62_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[31]~63 .lut_mask = 16'hFF20;
defparam \myprocessor|lw_1|out[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \myprocessor|select_data_opB|out[31]~1 (
// Equation(s):
// \myprocessor|select_data_opB|out[31]~1_combout  = (\myprocessor|select_imm_or~0_combout  & ((\myprocessor|DX_ir|loop[31].a_dffe~q  & ((\myprocessor|lw_1|out[31]~63_combout ))) # (!\myprocessor|DX_ir|loop[31].a_dffe~q  & 
// (\myprocessor|DX_ir|loop[16].a_dffe~q )))) # (!\myprocessor|select_imm_or~0_combout  & (((\myprocessor|lw_1|out[31]~63_combout ))))

	.dataa(\myprocessor|select_imm_or~0_combout ),
	.datab(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|lw_1|out[31]~63_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_data_opB|out[31]~1 .lut_mask = 16'hFD08;
defparam \myprocessor|select_data_opB|out[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \myprocessor|XM_op_result|loop[6].a_dffe~2 (
// Equation(s):
// \myprocessor|XM_op_result|loop[6].a_dffe~2_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|lw_0|out[31]~3_combout  $ (!\myprocessor|select_data_opB|out[31]~1_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|lw_0|out[31]~3_combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|XM_op_result|loop[6].a_dffe~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[6].a_dffe~2 .lut_mask = 16'hA00A;
defparam \myprocessor|XM_op_result|loop[6].a_dffe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select1|out[31]~0 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select1|out[31]~0_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[7]~21_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[23]~52_combout ))))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[23]~52_combout ),
	.datac(\myprocessor|lw_0|out[7]~21_combout ),
	.datad(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select1|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~0 .lut_mask = 16'hA088;
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select1|out[31]~1 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select1|out[31]~1_combout  = (!\myprocessor|DX_ir|loop[10].a_dffe~q  & ((\myprocessor|DX_ir|loop[11].a_dffe~q  & ((\myprocessor|lw_0|out[15]~32_combout ))) # (!\myprocessor|DX_ir|loop[11].a_dffe~q  & 
// (\myprocessor|lw_0|out[31]~3_combout ))))

	.dataa(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|DX_ir|loop[11].a_dffe~q ),
	.datad(\myprocessor|lw_0|out[15]~32_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select1|out[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~1 .lut_mask = 16'h5404;
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select1|out[31]~2 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select1|out[31]~2_combout  = (\myprocessor|DX_ir|loop[9].a_dffe~q  & (\myprocessor|my_alu|left_shifter|select8|out[27]~18_combout )) # (!\myprocessor|DX_ir|loop[9].a_dffe~q  & 
// (((\myprocessor|my_alu|left_shifter|select1|out[31]~0_combout ) # (\myprocessor|my_alu|left_shifter|select1|out[31]~1_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select8|out[27]~18_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select1|out[31]~0_combout ),
	.datac(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.datad(\myprocessor|my_alu|left_shifter|select1|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select1|out[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~2 .lut_mask = 16'hAFAC;
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select1|out[31]~3 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select1|out[31]~3_combout  = (!\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[7].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select2|out[30]~30_combout ))) # (!\myprocessor|DX_ir|loop[7].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select1|out[31]~2_combout ))))

	.dataa(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select1|out[31]~2_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[30]~30_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select1|out[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~3 .lut_mask = 16'h3210;
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|left_shifter|select1|out[31]~4 (
// Equation(s):
// \myprocessor|my_alu|left_shifter|select1|out[31]~4_combout  = (\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|DX_ir|loop[7].a_dffe~q  & ((\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout ))) # (!\myprocessor|DX_ir|loop[7].a_dffe~q  & 
// (\myprocessor|my_alu|left_shifter|select4|out[29]~34_combout ))))

	.dataa(\myprocessor|my_alu|left_shifter|select4|out[29]~34_combout ),
	.datab(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|my_alu|left_shifter|select4|out[28]~32_combout ),
	.datad(\myprocessor|DX_ir|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|left_shifter|select1|out[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~4 .lut_mask = 16'hC088;
defparam \myprocessor|my_alu|left_shifter|select1|out[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~293 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~293_combout  = (\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & (((\myprocessor|lw_0|out[31]~3_combout )))) # (!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout  & 
// ((\myprocessor|my_alu|left_shifter|select1|out[31]~3_combout ) # ((\myprocessor|my_alu|left_shifter|select1|out[31]~4_combout ))))

	.dataa(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select1|out[31]~3_combout ),
	.datac(\myprocessor|my_alu|left_shifter|select1|out[31]~4_combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~293_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~293 .lut_mask = 16'hFE54;
defparam \myprocessor|select_multdiv_mux|out[31]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~294 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~294_combout  = (\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & (((\myprocessor|select_multdiv_mux|out[31]~293_combout )))) # (!\myprocessor|choose_alu_op_mux_1|out[2]~4_combout  & 
// (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout  & ((!\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ))))

	.dataa(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[31]~293_combout ),
	.datac(\myprocessor|choose_alu_op_mux_1|out[2]~4_combout ),
	.datad(\myprocessor|choose_alu_op_mux_1|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~294_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~294 .lut_mask = 16'hC0CA;
defparam \myprocessor|select_multdiv_mux|out[31]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~291 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~291_combout  = (\myprocessor|select_data_opB|out[31]~1_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|my_alu|data_result[0]~1_combout  & \myprocessor|lw_0|out[31]~3_combout ))))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datac(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datad(\myprocessor|lw_0|out[31]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~291_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~291 .lut_mask = 16'hC8C0;
defparam \myprocessor|select_multdiv_mux|out[31]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~292 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~292_combout  = (\myprocessor|lw_0|out[31]~3_combout  & ((\myprocessor|my_alu|data_result[0]~2_combout ) # ((\myprocessor|my_alu|decoder|decoder0|and1~combout  & 
// \myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout )))) # (!\myprocessor|lw_0|out[31]~3_combout  & (\myprocessor|my_alu|decoder|decoder0|and1~combout  & ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ))))

	.dataa(\myprocessor|lw_0|out[31]~3_combout ),
	.datab(\myprocessor|my_alu|decoder|decoder0|and1~combout ),
	.datac(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datad(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~292_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~292 .lut_mask = 16'hECA0;
defparam \myprocessor|select_multdiv_mux|out[31]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~295 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~295_combout  = (\myprocessor|select_multdiv_mux|out[31]~291_combout ) # ((\myprocessor|select_multdiv_mux|out[31]~292_combout ) # ((\myprocessor|select_multdiv_mux|out[31]~294_combout  & 
// \myprocessor|my_alu|decoder|decoder0|and1~0_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[31]~294_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[31]~291_combout ),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~0_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[31]~292_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~295_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~295 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[31]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~296 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~296_combout  = (\myprocessor|mul_or_div_started~combout  & (!\myprocessor|my_multdiv|updated_optype~0_combout  & (\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ))) # 
// (!\myprocessor|mul_or_div_started~combout  & (((\myprocessor|select_multdiv_mux|out[31]~295_combout ))))

	.dataa(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.datab(\myprocessor|my_multdiv|multiply|adder_sum32|add0|full_adder1|my_xor~2_combout ),
	.datac(\myprocessor|mul_or_div_started~combout ),
	.datad(\myprocessor|select_multdiv_mux|out[31]~295_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~296_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~296 .lut_mask = 16'h4F40;
defparam \myprocessor|select_multdiv_mux|out[31]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N9
dffeas \myprocessor|my_multdiv|divide|myReg_quotient|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|myReg_quotient|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|myReg_quotient|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|select_quotient|out[31]~93 (
// Equation(s):
// \myprocessor|my_multdiv|divide|select_quotient|out[31]~93_combout  = (\myprocessor|my_multdiv|divide|myReg_quotient|loop[31].a_dffe~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # ((\myprocessor|my_multdiv|myCounter|dff3~q ) # 
// (!\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datab(\myprocessor|my_multdiv|divide|shift_RQB|select1|out[16]~7_combout ),
	.datac(\myprocessor|my_multdiv|divide|myReg_quotient|loop[31].a_dffe~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|select_quotient|out[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|select_quotient|out[31]~93 .lut_mask = 16'hF0B0;
defparam \myprocessor|my_multdiv|divide|select_quotient|out[31]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~23 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~23_combout  = \myprocessor|my_multdiv|multiply|WideOr0~combout  $ (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~21  $ 
// (\myprocessor|my_multdiv|divide|select_quotient|out[31]~93_combout ))

	.dataa(\myprocessor|my_multdiv|multiply|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|divide|select_quotient|out[31]~93_combout ),
	.cin(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~21 ),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~23 .lut_mask = 16'hA55A;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25 (
// Equation(s):
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25_combout  = (\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & (\myprocessor|my_multdiv|divide|select_quotient|out[31]~93_combout )) # 
// (!\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout  & ((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~23_combout )))

	.dataa(\myprocessor|my_multdiv|divide|select_quotient|out[31]~93_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~23_combout ),
	.datad(\myprocessor|my_multdiv|divide|less_than_or_equal_to~11_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25 .lut_mask = 16'hAAF0;
defparam \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~289 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~289_combout  = (\myprocessor|my_multdiv|updated_optype~0_combout  & (\myprocessor|mul_or_div_started~combout  & (\myprocessor|lw_0|out[31]~3_combout  $ (\myprocessor|select_data_opB|out[31]~1_combout ))))

	.dataa(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|mul_or_div_started~combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~289_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~289 .lut_mask = 16'h2080;
defparam \myprocessor|select_multdiv_mux|out[31]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~290 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~290_combout  = (\myprocessor|select_multdiv_mux|out[31]~289_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25_combout  $ 
// (((\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22_combout ) # (!\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2~combout )))))

	.dataa(\myprocessor|select_multdiv_mux|out[31]~289_combout ),
	.datab(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~22_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|add3|full_adder5|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~290_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~290 .lut_mask = 16'h280A;
defparam \myprocessor|select_multdiv_mux|out[31]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[31]~297 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[31]~297_combout  = (\myprocessor|select_multdiv_mux|out[31]~296_combout ) # ((\myprocessor|select_multdiv_mux|out[31]~290_combout ) # ((\myprocessor|XM_op_result|loop[6].a_dffe~2_combout  & 
// \myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25_combout )))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~2_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[31]~296_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add3|full_adder0|my_xor~25_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[31]~290_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[31]~297_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[31]~297 .lut_mask = 16'hFFEC;
defparam \myprocessor|select_multdiv_mux|out[31]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N15
dffeas \myprocessor|XM_op_result|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[31]~297_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \myprocessor|choose_readA_data|out[31]~4 (
// Equation(s):
// \myprocessor|choose_readA_data|out[31]~4_combout  = (!\myprocessor|DX_readA|loop[9].a_dffe~5_combout  & (!\myprocessor|W_control|and_13~1_combout  & (\myprocessor|writereadA_and~5_combout  & \myprocessor|select_write_data_1|out[31]~59_combout )))

	.dataa(\myprocessor|DX_readA|loop[9].a_dffe~5_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|writereadA_and~5_combout ),
	.datad(\myprocessor|select_write_data_1|out[31]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readA_data|out[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readA_data|out[31]~4 .lut_mask = 16'h1000;
defparam \myprocessor|choose_readA_data|out[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \myprocessor|DX_readA|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readA_data|out[31]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readA|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readA|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readA|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \myprocessor|lw_0|out[31]~2 (
// Equation(s):
// \myprocessor|lw_0|out[31]~2_combout  = (!\myprocessor|and_2~3_combout  & ((\myprocessor|and_0~1_combout  & (\myprocessor|XM_op_result|loop[31].a_dffe~q )) # (!\myprocessor|and_0~1_combout  & ((\myprocessor|DX_readA|loop[31].a_dffe~q )))))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|XM_op_result|loop[31].a_dffe~q ),
	.datac(\myprocessor|and_0~1_combout ),
	.datad(\myprocessor|DX_readA|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[31]~2 .lut_mask = 16'h4540;
defparam \myprocessor|lw_0|out[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \myprocessor|lw_0|out[31]~3 (
// Equation(s):
// \myprocessor|lw_0|out[31]~3_combout  = (\myprocessor|lw_0|out[31]~2_combout ) # ((\myprocessor|and_2~3_combout  & (!\myprocessor|W_control|and_13~1_combout  & \myprocessor|select_write_data_1|out[31]~59_combout )))

	.dataa(\myprocessor|and_2~3_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|lw_0|out[31]~2_combout ),
	.datad(\myprocessor|select_write_data_1|out[31]~59_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_0|out[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_0|out[31]~3 .lut_mask = 16'hF2F0;
defparam \myprocessor|lw_0|out[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \myprocessor|XM_op_result|loop[6].a_dffe~1 (
// Equation(s):
// \myprocessor|XM_op_result|loop[6].a_dffe~1_combout  = (\myprocessor|mul_or_div_started~combout  & ((\myprocessor|lw_0|out[31]~3_combout  $ (!\myprocessor|select_data_opB|out[31]~1_combout )) # (!\myprocessor|my_multdiv|updated_optype~0_combout )))

	.dataa(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|mul_or_div_started~combout ),
	.datad(\myprocessor|select_data_opB|out[31]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[6].a_dffe~1 .lut_mask = 16'hD070;
defparam \myprocessor|XM_op_result|loop[6].a_dffe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[10]~128 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[10]~128_combout  = (\myprocessor|select_multdiv_mux|out[1]~58_combout  & ((\myprocessor|my_alu|left_shifter|select2|out[9]~15_combout ) # ((\myprocessor|my_alu|left_shifter|select2|out[10]~17_combout  & 
// \myprocessor|select_multdiv_mux|out[1]~52_combout )))) # (!\myprocessor|select_multdiv_mux|out[1]~58_combout  & (\myprocessor|my_alu|left_shifter|select2|out[10]~17_combout  & (\myprocessor|select_multdiv_mux|out[1]~52_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~58_combout ),
	.datab(\myprocessor|my_alu|left_shifter|select2|out[10]~17_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[1]~52_combout ),
	.datad(\myprocessor|my_alu|left_shifter|select2|out[9]~15_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[10]~128_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[10]~128 .lut_mask = 16'hEAC0;
defparam \myprocessor|select_multdiv_mux|out[10]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[10]~126 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[10]~126_combout  = (\myprocessor|select_multdiv_mux|out[1]~55_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q 
//  & (\myprocessor|my_alu|right_shifter|select2|out[8]~16_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~55_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select2|out[8]~16_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[12]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[10]~126_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[10]~126 .lut_mask = 16'hA808;
defparam \myprocessor|select_multdiv_mux|out[10]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[10]~127 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[10]~127_combout  = (\myprocessor|select_multdiv_mux|out[1]~61_combout  & ((\myprocessor|DX_ir|loop[8].a_dffe~q  & ((\myprocessor|my_alu|right_shifter|select4|out[13]~9_combout ))) # (!\myprocessor|DX_ir|loop[8].a_dffe~q 
//  & (\myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ))))

	.dataa(\myprocessor|select_multdiv_mux|out[1]~61_combout ),
	.datab(\myprocessor|my_alu|right_shifter|select4|out[11]~5_combout ),
	.datac(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.datad(\myprocessor|my_alu|right_shifter|select4|out[13]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[10]~127_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[10]~127 .lut_mask = 16'hA808;
defparam \myprocessor|select_multdiv_mux|out[10]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[10]~124 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[10]~124_combout  = (\myprocessor|my_alu|data_result[0]~2_combout  & (((\myprocessor|lw_0|out[10]~24_combout ) # (\myprocessor|select_data_opB|out[10]~16_combout )))) # (!\myprocessor|my_alu|data_result[0]~2_combout  & 
// (\myprocessor|my_alu|data_result[0]~1_combout  & (\myprocessor|lw_0|out[10]~24_combout  & \myprocessor|select_data_opB|out[10]~16_combout )))

	.dataa(\myprocessor|my_alu|data_result[0]~1_combout ),
	.datab(\myprocessor|my_alu|data_result[0]~2_combout ),
	.datac(\myprocessor|lw_0|out[10]~24_combout ),
	.datad(\myprocessor|select_data_opB|out[10]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[10]~124_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[10]~124 .lut_mask = 16'hECC0;
defparam \myprocessor|select_multdiv_mux|out[10]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[10]~125 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[10]~125_combout  = (\myprocessor|select_multdiv_mux|out[10]~124_combout ) # ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6_combout  & \myprocessor|my_alu|decoder|decoder0|and1~1_combout ))

	.dataa(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6_combout ),
	.datab(gnd),
	.datac(\myprocessor|my_alu|decoder|decoder0|and1~1_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[10]~124_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[10]~125_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[10]~125 .lut_mask = 16'hFFA0;
defparam \myprocessor|select_multdiv_mux|out[10]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[10]~129 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[10]~129_combout  = (\myprocessor|select_multdiv_mux|out[10]~128_combout ) # ((\myprocessor|select_multdiv_mux|out[10]~126_combout ) # ((\myprocessor|select_multdiv_mux|out[10]~127_combout ) # 
// (\myprocessor|select_multdiv_mux|out[10]~125_combout )))

	.dataa(\myprocessor|select_multdiv_mux|out[10]~128_combout ),
	.datab(\myprocessor|select_multdiv_mux|out[10]~126_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[10]~127_combout ),
	.datad(\myprocessor|select_multdiv_mux|out[10]~125_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[10]~129_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[10]~129 .lut_mask = 16'hFFFE;
defparam \myprocessor|select_multdiv_mux|out[10]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[10]~130 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[10]~130_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|XM_op_result|loop[6].a_dffe~1_combout )) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & 
// ((\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & ((\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14_combout ))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~1_combout  & (\myprocessor|select_multdiv_mux|out[10]~129_combout ))))

	.dataa(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~1_combout ),
	.datac(\myprocessor|select_multdiv_mux|out[10]~129_combout ),
	.datad(\myprocessor|my_multdiv|multiply|sum_mux_64bit|out[11]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[10]~130_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[10]~130 .lut_mask = 16'hDC98;
defparam \myprocessor|select_multdiv_mux|out[10]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \myprocessor|select_multdiv_mux|out[10]~131 (
// Equation(s):
// \myprocessor|select_multdiv_mux|out[10]~131_combout  = (\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout  $ (((!\myprocessor|select_multdiv_mux|out[10]~130_combout  & 
// !\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout ))))) # (!\myprocessor|XM_op_result|loop[6].a_dffe~0_combout  & (\myprocessor|select_multdiv_mux|out[10]~130_combout ))

	.dataa(\myprocessor|select_multdiv_mux|out[10]~130_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|add_to_quotient|add1|full_adder0|my_xor~10_combout ),
	.datad(\myprocessor|my_multdiv|divide|negate_quotient_gate|my_adder|p_carry1|and8~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_multdiv_mux|out[10]~131_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_multdiv_mux|out[10]~131 .lut_mask = 16'hE2A6;
defparam \myprocessor|select_multdiv_mux|out[10]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N1
dffeas \myprocessor|XM_op_result|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|select_multdiv_mux|out[10]~131_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_op_result|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_op_result|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_op_result|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \myprocessor|MW_op_result|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[10].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[11].a_dffe~q ,\myprocessor|XM_readB|loop[10].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[10].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[10].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[10].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[10].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|MW_data_out|loop[10].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \myprocessor|MW_data_out|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[10].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[10]~38 (
// Equation(s):
// \myprocessor|select_write_data_1|out[10]~38_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & (\myprocessor|MW_op_result|loop[10].a_dffe~q )) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// ((\myprocessor|MW_data_out|loop[10].a_dffe~q ))))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[10].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[10].a_dffe~q ),
	.datad(\myprocessor|MW_data_out|loop[10].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[10]~38 .lut_mask = 16'hF2D0;
defparam \myprocessor|select_write_data_1|out[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \myprocessor|PC_adder_1|add1|full_adder2|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a10  $ (\myprocessor|PC_adder_1|add1|full_adder1|and_2~combout )

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|PC_adder_1|add1|full_adder1|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add1|full_adder2|my_xor .lut_mask = 16'h55AA;
defparam \myprocessor|PC_adder_1|add1|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \myprocessor|MW_pc_plus_one|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[10]~70 (
// Equation(s):
// \myprocessor|select_write_data_1|out[10]~70_combout  = (\myprocessor|MW_ir|loop[29].a_dffe~q  & (\myprocessor|select_write_data_1|out[10]~38_combout )) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & ((\myprocessor|W_control|and_13~0_combout  & 
// ((\myprocessor|MW_pc_plus_one|loop[10].a_dffe~q ))) # (!\myprocessor|W_control|and_13~0_combout  & (\myprocessor|select_write_data_1|out[10]~38_combout ))))

	.dataa(\myprocessor|select_write_data_1|out[10]~38_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[10].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[10]~70 .lut_mask = 16'hB8AA;
defparam \myprocessor|select_write_data_1|out[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[10]~23 (
// Equation(s):
// \myprocessor|choose_readB_data|out[10]~23_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[10].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[10]~70_combout )))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[10].a_dffe~q ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|select_write_data_1|out[10]~70_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[10]~23 .lut_mask = 16'h8A80;
defparam \myprocessor|choose_readB_data|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[10]~24 (
// Equation(s):
// \myprocessor|choose_readB_data|out[10]~24_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[10]~23_combout ) # ((\myprocessor|my_regfile|register31|loop[10].a_dffe~q  & 
// \myprocessor|choose_readB_data|out[0]~3_combout ))))

	.dataa(\myprocessor|choose_readB_data|out[10]~23_combout ),
	.datab(\myprocessor|my_regfile|register31|loop[10].a_dffe~q ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datad(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[10]~24 .lut_mask = 16'hE0A0;
defparam \myprocessor|choose_readB_data|out[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \myprocessor|DX_readB|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[10]~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \myprocessor|lw_1|out[10]~20 (
// Equation(s):
// \myprocessor|lw_1|out[10]~20_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[10].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[10].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[10].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|DX_readB|loop[10].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[10]~20 .lut_mask = 16'h2230;
defparam \myprocessor|lw_1|out[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \myprocessor|lw_1|out[10]~21 (
// Equation(s):
// \myprocessor|lw_1|out[10]~21_combout  = (\myprocessor|lw_1|out[10]~20_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[10]~70_combout ))

	.dataa(gnd),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|select_write_data_1|out[10]~70_combout ),
	.datad(\myprocessor|lw_1|out[10]~20_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[10]~21 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \myprocessor|XM_readB|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[10]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \myprocessor|MW_data_out|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [11]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \myprocessor|MW_op_result|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[11].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[11]~39 (
// Equation(s):
// \myprocessor|select_write_data_1|out[11]~39_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & (\myprocessor|MW_data_out|loop[11].a_dffe~q )) # (!\myprocessor|W_control|and_10~combout  & 
// ((\myprocessor|MW_op_result|loop[11].a_dffe~q )))))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|MW_data_out|loop[11].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[11].a_dffe~q ),
	.datad(\myprocessor|W_control|and_10~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[11]~39 .lut_mask = 16'h4450;
defparam \myprocessor|select_write_data_1|out[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \myprocessor|PC_adder_1|add1|full_adder3|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add1|full_adder3|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a11  $ (((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a10  & 
// \myprocessor|PC_adder_1|add1|full_adder1|and_2~combout )))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(gnd),
	.datad(\myprocessor|PC_adder_1|add1|full_adder1|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add1|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add1|full_adder3|my_xor .lut_mask = 16'h66CC;
defparam \myprocessor|PC_adder_1|add1|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \myprocessor|MW_pc_plus_one|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add1|full_adder3|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[11]~71 (
// Equation(s):
// \myprocessor|select_write_data_1|out[11]~71_combout  = (\myprocessor|select_write_data_1|out[11]~39_combout ) # ((!\myprocessor|MW_ir|loop[29].a_dffe~q  & (\myprocessor|MW_pc_plus_one|loop[11].a_dffe~q  & \myprocessor|W_control|and_13~0_combout )))

	.dataa(\myprocessor|select_write_data_1|out[11]~39_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[11].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[11]~71 .lut_mask = 16'hBAAA;
defparam \myprocessor|select_write_data_1|out[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[11]~25 (
// Equation(s):
// \myprocessor|choose_readB_data|out[11]~25_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[11].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[11]~71_combout )))))

	.dataa(\myprocessor|my_regfile|register30|loop[11].a_dffe~q ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datac(\myprocessor|select_write_data_1|out[11]~71_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[11]~25 .lut_mask = 16'hB800;
defparam \myprocessor|choose_readB_data|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[11]~26 (
// Equation(s):
// \myprocessor|choose_readB_data|out[11]~26_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[11]~25_combout ) # ((\myprocessor|my_regfile|register31|loop[11].a_dffe~q  & 
// \myprocessor|choose_readB_data|out[0]~3_combout ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datab(\myprocessor|my_regfile|register31|loop[11].a_dffe~q ),
	.datac(\myprocessor|choose_readB_data|out[11]~25_combout ),
	.datad(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[11]~26 .lut_mask = 16'hA8A0;
defparam \myprocessor|choose_readB_data|out[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \myprocessor|DX_readB|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[11]~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \myprocessor|lw_1|out[11]~22 (
// Equation(s):
// \myprocessor|lw_1|out[11]~22_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & ((\myprocessor|XM_op_result|loop[11].a_dffe~q ))) # (!\myprocessor|and_1~0_combout  & (\myprocessor|DX_readB|loop[11].a_dffe~q ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~q ),
	.datab(\myprocessor|XM_op_result|loop[11].a_dffe~q ),
	.datac(\myprocessor|and_1~0_combout ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[11]~22 .lut_mask = 16'h00CA;
defparam \myprocessor|lw_1|out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \myprocessor|lw_1|out[11]~23 (
// Equation(s):
// \myprocessor|lw_1|out[11]~23_combout  = (\myprocessor|lw_1|out[11]~22_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[11]~71_combout ))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|select_write_data_1|out[11]~71_combout ),
	.datac(gnd),
	.datad(\myprocessor|lw_1|out[11]~22_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[11]~23 .lut_mask = 16'hFF88;
defparam \myprocessor|lw_1|out[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \myprocessor|XM_readB|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[11]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \myprocessor|PC_adder_0|p_carry0|and7~0 (
// Equation(s):
// \myprocessor|PC_adder_0|p_carry0|and7~0_combout  = (\myprocessor|decide_branch|out [2] & (\myprocessor|decide_branch|out [1] & (\myprocessor|decide_branch|out [3] & \myprocessor|decide_branch|out [0])))

	.dataa(\myprocessor|decide_branch|out [2]),
	.datab(\myprocessor|decide_branch|out [1]),
	.datac(\myprocessor|decide_branch|out [3]),
	.datad(\myprocessor|decide_branch|out [0]),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|p_carry0|and7~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|p_carry0|and7~0 .lut_mask = 16'h8000;
defparam \myprocessor|PC_adder_0|p_carry0|and7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \myprocessor|PC_adder_0|p_carry0|and7~1 (
// Equation(s):
// \myprocessor|PC_adder_0|p_carry0|and7~1_combout  = (\myprocessor|decide_branch|out [4] & (\myprocessor|decide_branch|out [6] & (\myprocessor|decide_branch|out [5] & \myprocessor|PC_adder_0|p_carry0|and7~0_combout )))

	.dataa(\myprocessor|decide_branch|out [4]),
	.datab(\myprocessor|decide_branch|out [6]),
	.datac(\myprocessor|decide_branch|out [5]),
	.datad(\myprocessor|PC_adder_0|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|p_carry0|and7~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|p_carry0|and7~1 .lut_mask = 16'h8000;
defparam \myprocessor|PC_adder_0|p_carry0|and7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \myprocessor|PC_adder_0|add1|full_adder1|and_2 (
// Equation(s):
// \myprocessor|PC_adder_0|add1|full_adder1|and_2~combout  = (\myprocessor|decide_branch|out [9] & (\myprocessor|decide_branch|out [8] & (\myprocessor|decide_branch|out [7] & \myprocessor|PC_adder_0|p_carry0|and7~1_combout )))

	.dataa(\myprocessor|decide_branch|out [9]),
	.datab(\myprocessor|decide_branch|out [8]),
	.datac(\myprocessor|decide_branch|out [7]),
	.datad(\myprocessor|PC_adder_0|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add1|full_adder1|and_2~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add1|full_adder1|and_2 .lut_mask = 16'h8000;
defparam \myprocessor|PC_adder_0|add1|full_adder1|and_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \myprocessor|PC_adder_0|add1|full_adder3|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add1|full_adder3|my_xor~combout  = \myprocessor|decide_branch|out [11] $ (((\myprocessor|decide_branch|out [10] & \myprocessor|PC_adder_0|add1|full_adder1|and_2~combout )))

	.dataa(gnd),
	.datab(\myprocessor|decide_branch|out [11]),
	.datac(\myprocessor|decide_branch|out [10]),
	.datad(\myprocessor|PC_adder_0|add1|full_adder1|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add1|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add1|full_adder3|my_xor .lut_mask = 16'h3CCC;
defparam \myprocessor|PC_adder_0|add1|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \myprocessor|PC|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add1|full_adder3|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~3 (
// Equation(s):
// \myprocessor|my_alu|or_equal~3_combout  = (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12_combout ) # ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10_combout ) # ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16_combout ) # 
// (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~12_combout ),
	.datab(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~10_combout ),
	.datac(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~16_combout ),
	.datad(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~3 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~1 (
// Equation(s):
// \myprocessor|my_alu|or_equal~1_combout  = (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10_combout ) # ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12_combout ) # ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14_combout ) # 
// (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~10_combout ),
	.datab(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~12_combout ),
	.datac(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~14_combout ),
	.datad(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~1 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~2 (
// Equation(s):
// \myprocessor|my_alu|or_equal~2_combout  = (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4_combout ) # ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2_combout ) # ((\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8_combout ) # 
// (\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~4_combout ),
	.datab(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~2_combout ),
	.datac(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~8_combout ),
	.datad(\myprocessor|my_alu|my_adder|add1|full_adder0|my_xor~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~2 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~0 (
// Equation(s):
// \myprocessor|my_alu|or_equal~0_combout  = (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6_combout ) # ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2_combout ) # ((\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4_combout ) # 
// (\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~6_combout ),
	.datab(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~2_combout ),
	.datac(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~4_combout ),
	.datad(\myprocessor|my_alu|my_adder|add0|full_adder1|my_xor~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~0 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~4 (
// Equation(s):
// \myprocessor|my_alu|or_equal~4_combout  = (\myprocessor|my_alu|or_equal~3_combout ) # ((\myprocessor|my_alu|or_equal~1_combout ) # ((\myprocessor|my_alu|or_equal~2_combout ) # (\myprocessor|my_alu|or_equal~0_combout )))

	.dataa(\myprocessor|my_alu|or_equal~3_combout ),
	.datab(\myprocessor|my_alu|or_equal~1_combout ),
	.datac(\myprocessor|my_alu|or_equal~2_combout ),
	.datad(\myprocessor|my_alu|or_equal~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~4 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~7 (
// Equation(s):
// \myprocessor|my_alu|or_equal~7_combout  = (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8_combout ) # ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6_combout ) # ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2_combout ) # 
// (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~8_combout ),
	.datab(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~6_combout ),
	.datac(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~2_combout ),
	.datad(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~7 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~5 (
// Equation(s):
// \myprocessor|my_alu|or_equal~5_combout  = (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8_combout ) # ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6_combout ) # ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2_combout ) # 
// (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~8_combout ),
	.datab(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~6_combout ),
	.datac(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~2_combout ),
	.datad(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~5 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~8 (
// Equation(s):
// \myprocessor|my_alu|or_equal~8_combout  = (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12_combout ) # ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14_combout ) # ((\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10_combout ) # 
// (\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~12_combout ),
	.datab(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~14_combout ),
	.datac(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~10_combout ),
	.datad(\myprocessor|my_alu|my_adder|add2|full_adder0|my_xor~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~8 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~6 (
// Equation(s):
// \myprocessor|my_alu|or_equal~6_combout  = (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ) # ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12_combout ) # ((\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14_combout ) # 
// (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10_combout )))

	.dataa(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ),
	.datab(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~12_combout ),
	.datac(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~14_combout ),
	.datad(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~6 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \myprocessor|my_alu|or_equal~9 (
// Equation(s):
// \myprocessor|my_alu|or_equal~9_combout  = (\myprocessor|my_alu|or_equal~7_combout ) # ((\myprocessor|my_alu|or_equal~5_combout ) # ((\myprocessor|my_alu|or_equal~8_combout ) # (\myprocessor|my_alu|or_equal~6_combout )))

	.dataa(\myprocessor|my_alu|or_equal~7_combout ),
	.datab(\myprocessor|my_alu|or_equal~5_combout ),
	.datac(\myprocessor|my_alu|or_equal~8_combout ),
	.datad(\myprocessor|my_alu|or_equal~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_alu|or_equal~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_alu|or_equal~9 .lut_mask = 16'hFFFE;
defparam \myprocessor|my_alu|or_equal~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \myprocessor|bne_and_notequal (
// Equation(s):
// \myprocessor|bne_and_notequal~combout  = (\myprocessor|X_control|and_12~0_combout  & (!\myprocessor|DX_ir|loop[29].a_dffe~q  & ((\myprocessor|my_alu|or_equal~4_combout ) # (\myprocessor|my_alu|or_equal~9_combout ))))

	.dataa(\myprocessor|my_alu|or_equal~4_combout ),
	.datab(\myprocessor|X_control|and_12~0_combout ),
	.datac(\myprocessor|my_alu|or_equal~9_combout ),
	.datad(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|bne_and_notequal~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|bne_and_notequal .lut_mask = 16'h00C8;
defparam \myprocessor|bne_and_notequal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \myprocessor|choose_branch_or~0 (
// Equation(s):
// \myprocessor|choose_branch_or~0_combout  = (\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout  & ((\myprocessor|lw_0|out[31]~3_combout ) # (!\myprocessor|select_data_opB|out[31]~1_combout ))) # 
// (!\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout  & (\myprocessor|lw_0|out[31]~3_combout  & !\myprocessor|select_data_opB|out[31]~1_combout ))

	.dataa(\myprocessor|my_alu|my_adder|add3|full_adder0|my_xor~16_combout ),
	.datab(\myprocessor|lw_0|out[31]~3_combout ),
	.datac(\myprocessor|select_data_opB|out[31]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|choose_branch_or~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_branch_or~0 .lut_mask = 16'h8E8E;
defparam \myprocessor|choose_branch_or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \myprocessor|choose_branch_or~1 (
// Equation(s):
// \myprocessor|choose_branch_or~1_combout  = (\myprocessor|bne_and_notequal~combout ) # ((\myprocessor|X_control|and_12~0_combout  & (\myprocessor|choose_branch_or~0_combout  & \myprocessor|DX_ir|loop[29].a_dffe~q )))

	.dataa(\myprocessor|bne_and_notequal~combout ),
	.datab(\myprocessor|X_control|and_12~0_combout ),
	.datac(\myprocessor|choose_branch_or~0_combout ),
	.datad(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_branch_or~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_branch_or~1 .lut_mask = 16'hEAAA;
defparam \myprocessor|choose_branch_or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \myprocessor|XM_take_branch (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_branch_or~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_take_branch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_take_branch .is_wysiwyg = "true";
defparam \myprocessor|XM_take_branch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \myprocessor|decide_branch|out[10]~1 (
// Equation(s):
// \myprocessor|decide_branch|out[10]~1_combout  = (\myprocessor|is_branch~0_combout  & ((\myprocessor|XM_ir|loop[28].a_dffe~q  & (\myprocessor|XM_take_branch~q )) # (!\myprocessor|XM_ir|loop[28].a_dffe~q  & ((\myprocessor|XM_ir|loop[29].a_dffe~q )))))

	.dataa(\myprocessor|is_branch~0_combout ),
	.datab(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|XM_take_branch~q ),
	.datad(\myprocessor|XM_ir|loop[29].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[10]~1 .lut_mask = 16'hA280;
defparam \myprocessor|decide_branch|out[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \myprocessor|PC_adder_2|p_carry0|orG~0 (
// Equation(s):
// \myprocessor|PC_adder_2|p_carry0|orG~0_combout  = (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1  & (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\myprocessor|XM_ir|loop[1].a_dffe~q ) # (\myprocessor|XM_ir|loop[0].a_dffe~q )))) # (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1  & (\myprocessor|XM_ir|loop[1].a_dffe~q  & 
// ((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ) # (\myprocessor|XM_ir|loop[0].a_dffe~q ))))

	.dataa(\myprocessor|XM_ir|loop[1].a_dffe~q ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datad(\myprocessor|XM_ir|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_2|p_carry0|orG~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|p_carry0|orG~0 .lut_mask = 16'h2E28;
defparam \myprocessor|PC_adder_2|p_carry0|orG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \myprocessor|PC_adder_2|p_carry0|orG~1 (
// Equation(s):
// \myprocessor|PC_adder_2|p_carry0|orG~1_combout  = (\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout  & ((\myprocessor|XM_ir|loop[2].a_dffe~q ) # (\myprocessor|PC_adder_2|p_carry0|orG~0_combout ))) # 
// (!\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout  & (\myprocessor|XM_ir|loop[2].a_dffe~q  & \myprocessor|PC_adder_2|p_carry0|orG~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout ),
	.datac(\myprocessor|XM_ir|loop[2].a_dffe~q ),
	.datad(\myprocessor|PC_adder_2|p_carry0|orG~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_2|p_carry0|orG~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|p_carry0|orG~1 .lut_mask = 16'hFCC0;
defparam \myprocessor|PC_adder_2|p_carry0|orG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \myprocessor|PC_adder_2|p_carry0|orG~2 (
// Equation(s):
// \myprocessor|PC_adder_2|p_carry0|orG~2_combout  = (\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout  & ((\myprocessor|XM_ir|loop[3].a_dffe~q ) # (\myprocessor|PC_adder_2|p_carry0|orG~1_combout ))) # 
// (!\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout  & (\myprocessor|XM_ir|loop[3].a_dffe~q  & \myprocessor|PC_adder_2|p_carry0|orG~1_combout ))

	.dataa(gnd),
	.datab(\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout ),
	.datac(\myprocessor|XM_ir|loop[3].a_dffe~q ),
	.datad(\myprocessor|PC_adder_2|p_carry0|orG~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_2|p_carry0|orG~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|p_carry0|orG~2 .lut_mask = 16'hFCC0;
defparam \myprocessor|PC_adder_2|p_carry0|orG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \myprocessor|PC_adder_2|p_carry0|orG~3 (
// Equation(s):
// \myprocessor|PC_adder_2|p_carry0|orG~3_combout  = (\myprocessor|XM_ir|loop[4].a_dffe~q  & ((\myprocessor|PC_adder_2|p_carry0|orG~2_combout ) # (\myprocessor|PC_adder_1|p_carry0|and7~0_combout  $ 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4 )))) # (!\myprocessor|XM_ir|loop[4].a_dffe~q  & (\myprocessor|PC_adder_2|p_carry0|orG~2_combout  & (\myprocessor|PC_adder_1|p_carry0|and7~0_combout  $ 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4 ))))

	.dataa(\myprocessor|PC_adder_1|p_carry0|and7~0_combout ),
	.datab(\myprocessor|XM_ir|loop[4].a_dffe~q ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datad(\myprocessor|PC_adder_2|p_carry0|orG~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_2|p_carry0|orG~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|p_carry0|orG~3 .lut_mask = 16'hDE48;
defparam \myprocessor|PC_adder_2|p_carry0|orG~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \myprocessor|PC_adder_2|p_carry0|orG~4 (
// Equation(s):
// \myprocessor|PC_adder_2|p_carry0|orG~4_combout  = (\myprocessor|XM_ir|loop[5].a_dffe~q  & ((\myprocessor|PC_adder_2|p_carry0|orG~3_combout ) # (\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout ))) # (!\myprocessor|XM_ir|loop[5].a_dffe~q  & 
// (\myprocessor|PC_adder_2|p_carry0|orG~3_combout  & \myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout ))

	.dataa(\myprocessor|XM_ir|loop[5].a_dffe~q ),
	.datab(\myprocessor|PC_adder_2|p_carry0|orG~3_combout ),
	.datac(gnd),
	.datad(\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_2|p_carry0|orG~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|p_carry0|orG~4 .lut_mask = 16'hEE88;
defparam \myprocessor|PC_adder_2|p_carry0|orG~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \myprocessor|PC_adder_2|p_carry0|orG~5 (
// Equation(s):
// \myprocessor|PC_adder_2|p_carry0|orG~5_combout  = (\myprocessor|XM_ir|loop[6].a_dffe~q  & ((\myprocessor|PC_adder_2|p_carry0|orG~4_combout ) # (\myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout ))) # (!\myprocessor|XM_ir|loop[6].a_dffe~q  & 
// (\myprocessor|PC_adder_2|p_carry0|orG~4_combout  & \myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout ))

	.dataa(gnd),
	.datab(\myprocessor|XM_ir|loop[6].a_dffe~q ),
	.datac(\myprocessor|PC_adder_2|p_carry0|orG~4_combout ),
	.datad(\myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_2|p_carry0|orG~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|p_carry0|orG~5 .lut_mask = 16'hFCC0;
defparam \myprocessor|PC_adder_2|p_carry0|orG~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \myprocessor|PC_adder_2|p_carry0|orG~6 (
// Equation(s):
// \myprocessor|PC_adder_2|p_carry0|orG~6_combout  = (\myprocessor|XM_ir|loop[7].a_dffe~q  & ((\myprocessor|PC_adder_2|p_carry0|orG~5_combout ) # (\myprocessor|PC_adder_1|p_carry0|and7~1_combout  $ 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7 )))) # (!\myprocessor|XM_ir|loop[7].a_dffe~q  & (\myprocessor|PC_adder_2|p_carry0|orG~5_combout  & (\myprocessor|PC_adder_1|p_carry0|and7~1_combout  $ 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7 ))))

	.dataa(\myprocessor|XM_ir|loop[7].a_dffe~q ),
	.datab(\myprocessor|PC_adder_1|p_carry0|and7~1_combout ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datad(\myprocessor|PC_adder_2|p_carry0|orG~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_2|p_carry0|orG~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|p_carry0|orG~6 .lut_mask = 16'hBE28;
defparam \myprocessor|PC_adder_2|p_carry0|orG~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \myprocessor|PC_adder_2|add1|full_adder0|my_xor~1 (
// Equation(s):
// \myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout  = CARRY(\myprocessor|PC_adder_2|p_carry0|orG~6_combout )

	.dataa(\myprocessor|PC_adder_2|p_carry0|orG~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~1 .lut_mask = 16'h00AA;
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \myprocessor|PC_adder_2|add1|full_adder0|my_xor~2 (
// Equation(s):
// \myprocessor|PC_adder_2|add1|full_adder0|my_xor~2_combout  = (\myprocessor|XM_ir|loop[8].a_dffe~q  & ((\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout  & (\myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout  & VCC)) # 
// (!\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout  & (!\myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout )))) # (!\myprocessor|XM_ir|loop[8].a_dffe~q  & ((\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout  & 
// (!\myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout )) # (!\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout  & ((\myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout ) # (GND)))))
// \myprocessor|PC_adder_2|add1|full_adder0|my_xor~3  = CARRY((\myprocessor|XM_ir|loop[8].a_dffe~q  & (!\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout  & !\myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout )) # 
// (!\myprocessor|XM_ir|loop[8].a_dffe~q  & ((!\myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout ) # (!\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout ))))

	.dataa(\myprocessor|XM_ir|loop[8].a_dffe~q ),
	.datab(\myprocessor|PC_adder_1|add1|full_adder0|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~1_cout ),
	.combout(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~2_combout ),
	.cout(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \myprocessor|PC_adder_2|add1|full_adder0|my_xor~4 (
// Equation(s):
// \myprocessor|PC_adder_2|add1|full_adder0|my_xor~4_combout  = ((\myprocessor|XM_ir|loop[9].a_dffe~q  $ (\myprocessor|PC_adder_1|add1|full_adder1|my_xor~combout  $ (!\myprocessor|PC_adder_2|add1|full_adder0|my_xor~3 )))) # (GND)
// \myprocessor|PC_adder_2|add1|full_adder0|my_xor~5  = CARRY((\myprocessor|XM_ir|loop[9].a_dffe~q  & ((\myprocessor|PC_adder_1|add1|full_adder1|my_xor~combout ) # (!\myprocessor|PC_adder_2|add1|full_adder0|my_xor~3 ))) # 
// (!\myprocessor|XM_ir|loop[9].a_dffe~q  & (\myprocessor|PC_adder_1|add1|full_adder1|my_xor~combout  & !\myprocessor|PC_adder_2|add1|full_adder0|my_xor~3 )))

	.dataa(\myprocessor|XM_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|PC_adder_1|add1|full_adder1|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~3 ),
	.combout(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~4_combout ),
	.cout(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \myprocessor|PC_adder_2|add1|full_adder0|my_xor~6 (
// Equation(s):
// \myprocessor|PC_adder_2|add1|full_adder0|my_xor~6_combout  = (\myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout  & ((\myprocessor|XM_ir|loop[10].a_dffe~q  & (\myprocessor|PC_adder_2|add1|full_adder0|my_xor~5  & VCC)) # 
// (!\myprocessor|XM_ir|loop[10].a_dffe~q  & (!\myprocessor|PC_adder_2|add1|full_adder0|my_xor~5 )))) # (!\myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout  & ((\myprocessor|XM_ir|loop[10].a_dffe~q  & (!\myprocessor|PC_adder_2|add1|full_adder0|my_xor~5 
// )) # (!\myprocessor|XM_ir|loop[10].a_dffe~q  & ((\myprocessor|PC_adder_2|add1|full_adder0|my_xor~5 ) # (GND)))))
// \myprocessor|PC_adder_2|add1|full_adder0|my_xor~7  = CARRY((\myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout  & (!\myprocessor|XM_ir|loop[10].a_dffe~q  & !\myprocessor|PC_adder_2|add1|full_adder0|my_xor~5 )) # 
// (!\myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout  & ((!\myprocessor|PC_adder_2|add1|full_adder0|my_xor~5 ) # (!\myprocessor|XM_ir|loop[10].a_dffe~q ))))

	.dataa(\myprocessor|PC_adder_1|add1|full_adder2|my_xor~combout ),
	.datab(\myprocessor|XM_ir|loop[10].a_dffe~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~5 ),
	.combout(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~6_combout ),
	.cout(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \myprocessor|PC_adder_2|add1|full_adder0|my_xor~8 (
// Equation(s):
// \myprocessor|PC_adder_2|add1|full_adder0|my_xor~8_combout  = \myprocessor|XM_ir|loop[11].a_dffe~q  $ (\myprocessor|PC_adder_2|add1|full_adder0|my_xor~7  $ (!\myprocessor|PC_adder_1|add1|full_adder3|my_xor~combout ))

	.dataa(\myprocessor|XM_ir|loop[11].a_dffe~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|PC_adder_1|add1|full_adder3|my_xor~combout ),
	.cin(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~7 ),
	.combout(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~8 .lut_mask = 16'h5AA5;
defparam \myprocessor|PC_adder_2|add1|full_adder0|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \myprocessor|PC_adder_0|add0|full_adder5|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add0|full_adder5|my_xor~combout  = \myprocessor|decide_branch|out [5] $ (((\myprocessor|decide_branch|out [4] & \myprocessor|PC_adder_0|p_carry0|and7~0_combout )))

	.dataa(\myprocessor|decide_branch|out [4]),
	.datab(gnd),
	.datac(\myprocessor|decide_branch|out [5]),
	.datad(\myprocessor|PC_adder_0|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add0|full_adder5|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add0|full_adder5|my_xor .lut_mask = 16'h5AF0;
defparam \myprocessor|PC_adder_0|add0|full_adder5|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \myprocessor|PC|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add0|full_adder5|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \myprocessor|PC_adder_0|add0|full_adder4|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add0|full_adder4|my_xor~combout  = \myprocessor|decide_branch|out [4] $ (\myprocessor|PC_adder_0|p_carry0|and7~0_combout )

	.dataa(\myprocessor|decide_branch|out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|PC_adder_0|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add0|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add0|full_adder4|my_xor .lut_mask = 16'h55AA;
defparam \myprocessor|PC_adder_0|add0|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \myprocessor|PC|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add0|full_adder4|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \myprocessor|PC_adder_0|add0|full_adder7|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add0|full_adder7|my_xor~combout  = \myprocessor|decide_branch|out [7] $ (\myprocessor|PC_adder_0|p_carry0|and7~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decide_branch|out [7]),
	.datad(\myprocessor|PC_adder_0|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add0|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add0|full_adder7|my_xor .lut_mask = 16'h0FF0;
defparam \myprocessor|PC_adder_0|add0|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \myprocessor|PC|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add0|full_adder7|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \myprocessor|PC_adder_0|add0|full_adder6|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add0|full_adder6|my_xor~combout  = \myprocessor|decide_branch|out [6] $ (((\myprocessor|decide_branch|out [4] & (\myprocessor|decide_branch|out [5] & \myprocessor|PC_adder_0|p_carry0|and7~0_combout ))))

	.dataa(\myprocessor|decide_branch|out [4]),
	.datab(\myprocessor|decide_branch|out [6]),
	.datac(\myprocessor|decide_branch|out [5]),
	.datad(\myprocessor|PC_adder_0|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add0|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add0|full_adder6|my_xor .lut_mask = 16'h6CCC;
defparam \myprocessor|PC_adder_0|add0|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \myprocessor|PC|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add0|full_adder6|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \myprocessor|decide_branch|out[10]~3 (
// Equation(s):
// \myprocessor|decide_branch|out[10]~3_combout  = (\myprocessor|PC|loop[5].a_dffe~q ) # ((\myprocessor|PC|loop[4].a_dffe~q ) # ((\myprocessor|PC|loop[7].a_dffe~q ) # (\myprocessor|PC|loop[6].a_dffe~q )))

	.dataa(\myprocessor|PC|loop[5].a_dffe~q ),
	.datab(\myprocessor|PC|loop[4].a_dffe~q ),
	.datac(\myprocessor|PC|loop[7].a_dffe~q ),
	.datad(\myprocessor|PC|loop[6].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[10]~3 .lut_mask = 16'hFFFE;
defparam \myprocessor|decide_branch|out[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \myprocessor|PC_adder_0|add1|full_adder1|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add1|full_adder1|my_xor~combout  = \myprocessor|decide_branch|out [9] $ (((\myprocessor|decide_branch|out [8] & (\myprocessor|decide_branch|out [7] & \myprocessor|PC_adder_0|p_carry0|and7~1_combout ))))

	.dataa(\myprocessor|decide_branch|out [9]),
	.datab(\myprocessor|decide_branch|out [8]),
	.datac(\myprocessor|decide_branch|out [7]),
	.datad(\myprocessor|PC_adder_0|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add1|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add1|full_adder1|my_xor .lut_mask = 16'h6AAA;
defparam \myprocessor|PC_adder_0|add1|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \myprocessor|PC|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add1|full_adder1|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \myprocessor|PC_adder_0|add1|full_adder2|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add1|full_adder2|my_xor~combout  = \myprocessor|decide_branch|out [10] $ (\myprocessor|PC_adder_0|add1|full_adder1|and_2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|decide_branch|out [10]),
	.datad(\myprocessor|PC_adder_0|add1|full_adder1|and_2~combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add1|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add1|full_adder2|my_xor .lut_mask = 16'h0FF0;
defparam \myprocessor|PC_adder_0|add1|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \myprocessor|PC|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add1|full_adder2|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \myprocessor|PC_adder_0|add1|full_adder0|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add1|full_adder0|my_xor~combout  = \myprocessor|decide_branch|out [8] $ (((\myprocessor|decide_branch|out [7] & \myprocessor|PC_adder_0|p_carry0|and7~1_combout )))

	.dataa(gnd),
	.datab(\myprocessor|decide_branch|out [7]),
	.datac(\myprocessor|decide_branch|out [8]),
	.datad(\myprocessor|PC_adder_0|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add1|full_adder0|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add1|full_adder0|my_xor .lut_mask = 16'h3CF0;
defparam \myprocessor|PC_adder_0|add1|full_adder0|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \myprocessor|PC|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add1|full_adder0|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \myprocessor|decide_branch|out[10]~0 (
// Equation(s):
// \myprocessor|decide_branch|out[10]~0_combout  = (\myprocessor|PC|loop[9].a_dffe~q ) # ((\myprocessor|PC|loop[10].a_dffe~q ) # ((\myprocessor|PC|loop[11].a_dffe~q ) # (\myprocessor|PC|loop[8].a_dffe~q )))

	.dataa(\myprocessor|PC|loop[9].a_dffe~q ),
	.datab(\myprocessor|PC|loop[10].a_dffe~q ),
	.datac(\myprocessor|PC|loop[11].a_dffe~q ),
	.datad(\myprocessor|PC|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[10]~0 .lut_mask = 16'hFFFE;
defparam \myprocessor|decide_branch|out[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \myprocessor|PC_adder_0|add0|full_adder3|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add0|full_adder3|my_xor~combout  = \myprocessor|decide_branch|out [3] $ (((\myprocessor|decide_branch|out [2] & (\myprocessor|decide_branch|out [1] & \myprocessor|decide_branch|out [0]))))

	.dataa(\myprocessor|decide_branch|out [2]),
	.datab(\myprocessor|decide_branch|out [1]),
	.datac(\myprocessor|decide_branch|out [3]),
	.datad(\myprocessor|decide_branch|out [0]),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add0|full_adder3|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add0|full_adder3|my_xor .lut_mask = 16'h78F0;
defparam \myprocessor|PC_adder_0|add0|full_adder3|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \myprocessor|PC|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add0|full_adder3|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \myprocessor|PC_adder_0|add0|full_adder2|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add0|full_adder2|my_xor~combout  = \myprocessor|decide_branch|out [2] $ (((\myprocessor|decide_branch|out [1] & \myprocessor|decide_branch|out [0])))

	.dataa(\myprocessor|decide_branch|out [2]),
	.datab(\myprocessor|decide_branch|out [1]),
	.datac(gnd),
	.datad(\myprocessor|decide_branch|out [0]),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add0|full_adder2|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add0|full_adder2|my_xor .lut_mask = 16'h66AA;
defparam \myprocessor|PC_adder_0|add0|full_adder2|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N5
dffeas \myprocessor|PC|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add0|full_adder2|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \myprocessor|PC_adder_0|add0|full_adder1|my_xor (
// Equation(s):
// \myprocessor|PC_adder_0|add0|full_adder1|my_xor~combout  = \myprocessor|decide_branch|out [1] $ (\myprocessor|decide_branch|out [0])

	.dataa(gnd),
	.datab(\myprocessor|decide_branch|out [1]),
	.datac(gnd),
	.datad(\myprocessor|decide_branch|out [0]),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_0|add0|full_adder1|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_0|add0|full_adder1|my_xor .lut_mask = 16'h33CC;
defparam \myprocessor|PC_adder_0|add0|full_adder1|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N15
dffeas \myprocessor|PC|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC_adder_0|add0|full_adder1|my_xor~combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \myprocessor|PC|loop[0].a_dffe~0 (
// Equation(s):
// \myprocessor|PC|loop[0].a_dffe~0_combout  = !\myprocessor|decide_branch|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|decide_branch|out [0]),
	.cin(gnd),
	.combout(\myprocessor|PC|loop[0].a_dffe~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC|loop[0].a_dffe~0 .lut_mask = 16'h00FF;
defparam \myprocessor|PC|loop[0].a_dffe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N21
dffeas \myprocessor|PC|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|PC|loop[0].a_dffe~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|PC|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|PC|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|PC|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \myprocessor|decide_branch|out[10]~2 (
// Equation(s):
// \myprocessor|decide_branch|out[10]~2_combout  = (\myprocessor|PC|loop[3].a_dffe~q ) # ((\myprocessor|PC|loop[2].a_dffe~q ) # ((\myprocessor|PC|loop[1].a_dffe~q ) # (\myprocessor|PC|loop[0].a_dffe~q )))

	.dataa(\myprocessor|PC|loop[3].a_dffe~q ),
	.datab(\myprocessor|PC|loop[2].a_dffe~q ),
	.datac(\myprocessor|PC|loop[1].a_dffe~q ),
	.datad(\myprocessor|PC|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[10]~2 .lut_mask = 16'hFFFE;
defparam \myprocessor|decide_branch|out[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \myprocessor|decide_branch|out[10]~4 (
// Equation(s):
// \myprocessor|decide_branch|out[10]~4_combout  = (\myprocessor|decide_branch|out[10]~3_combout ) # ((\myprocessor|decide_branch|out[10]~1_combout ) # ((\myprocessor|decide_branch|out[10]~0_combout ) # (\myprocessor|decide_branch|out[10]~2_combout )))

	.dataa(\myprocessor|decide_branch|out[10]~3_combout ),
	.datab(\myprocessor|decide_branch|out[10]~1_combout ),
	.datac(\myprocessor|decide_branch|out[10]~0_combout ),
	.datad(\myprocessor|decide_branch|out[10]~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[10]~4 .lut_mask = 16'hFFFE;
defparam \myprocessor|decide_branch|out[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \myprocessor|decide_branch|out[10]~5 (
// Equation(s):
// \myprocessor|decide_branch|out[10]~5_combout  = (\myprocessor|decide_branch|out[10]~4_combout  & \myprocessor|calc_jump~7_combout )

	.dataa(\myprocessor|decide_branch|out[10]~4_combout ),
	.datab(gnd),
	.datac(\myprocessor|calc_jump~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[10]~5 .lut_mask = 16'hA0A0;
defparam \myprocessor|decide_branch|out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \myprocessor|decide_branch|out[11]~17 (
// Equation(s):
// \myprocessor|decide_branch|out[11]~17_combout  = (\myprocessor|decide_branch|out[10]~1_combout  & (((\myprocessor|PC_adder_2|add1|full_adder0|my_xor~8_combout ) # (!\myprocessor|decide_branch|out[10]~5_combout )))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC|loop[11].a_dffe~q  & ((\myprocessor|decide_branch|out[10]~5_combout ))))

	.dataa(\myprocessor|PC|loop[11].a_dffe~q ),
	.datab(\myprocessor|decide_branch|out[10]~1_combout ),
	.datac(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~8_combout ),
	.datad(\myprocessor|decide_branch|out[10]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[11]~17 .lut_mask = 16'hE2CC;
defparam \myprocessor|decide_branch|out[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \myprocessor|decide_branch|out[11] (
// Equation(s):
// \myprocessor|decide_branch|out [11] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[11]~17_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[11]~17_combout  & 
// ((\myprocessor|XM_readB|loop[11].a_dffe~q ))) # (!\myprocessor|decide_branch|out[11]~17_combout  & (\myprocessor|XM_ir|loop[11].a_dffe~q ))))

	.dataa(\myprocessor|calc_jump~7_combout ),
	.datab(\myprocessor|XM_ir|loop[11].a_dffe~q ),
	.datac(\myprocessor|XM_readB|loop[11].a_dffe~q ),
	.datad(\myprocessor|decide_branch|out[11]~17_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [11]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[11] .lut_mask = 16'hFA44;
defparam \myprocessor|decide_branch|out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \myprocessor|noop_0|out[10]~26 (
// Equation(s):
// \myprocessor|noop_0|out[10]~26_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[10].a_dffe )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[10].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[10]~26 .lut_mask = 16'h5500;
defparam \myprocessor|noop_0|out[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \myprocessor|DX_ir|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[10]~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \myprocessor|noop_1|out[10]~28 (
// Equation(s):
// \myprocessor|noop_1|out[10]~28_combout  = (\myprocessor|DX_ir|loop[10].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[10].a_dffe~q ),
	.datac(\myprocessor|stall_or~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[10]~28 .lut_mask = 16'h0C0C;
defparam \myprocessor|noop_1|out[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \myprocessor|XM_ir|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[10]~28_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \myprocessor|decide_branch|out[10]~16 (
// Equation(s):
// \myprocessor|decide_branch|out[10]~16_combout  = (\myprocessor|decide_branch|out[10]~1_combout  & ((\myprocessor|PC_adder_2|add1|full_adder0|my_xor~6_combout ) # ((!\myprocessor|decide_branch|out[10]~5_combout )))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (((\myprocessor|PC|loop[10].a_dffe~q  & \myprocessor|decide_branch|out[10]~5_combout ))))

	.dataa(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~6_combout ),
	.datab(\myprocessor|decide_branch|out[10]~1_combout ),
	.datac(\myprocessor|PC|loop[10].a_dffe~q ),
	.datad(\myprocessor|decide_branch|out[10]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[10]~16 .lut_mask = 16'hB8CC;
defparam \myprocessor|decide_branch|out[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \myprocessor|decide_branch|out[10] (
// Equation(s):
// \myprocessor|decide_branch|out [10] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[10]~16_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[10]~16_combout  & 
// ((\myprocessor|XM_readB|loop[10].a_dffe~q ))) # (!\myprocessor|decide_branch|out[10]~16_combout  & (\myprocessor|XM_ir|loop[10].a_dffe~q ))))

	.dataa(\myprocessor|XM_ir|loop[10].a_dffe~q ),
	.datab(\myprocessor|XM_readB|loop[10].a_dffe~q ),
	.datac(\myprocessor|calc_jump~7_combout ),
	.datad(\myprocessor|decide_branch|out[10]~16_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [10]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[10] .lut_mask = 16'hFC0A;
defparam \myprocessor|decide_branch|out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \myprocessor|noop_0|out[9]~22 (
// Equation(s):
// \myprocessor|noop_0|out[9]~22_combout  = (\myprocessor|FD_ir|loop[9].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|FD_ir|loop[9].a_dffe ),
	.datac(\myprocessor|stall_or~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[9]~22 .lut_mask = 16'h0C0C;
defparam \myprocessor|noop_0|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \myprocessor|DX_ir|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[9]~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \myprocessor|noop_1|out[9]~27 (
// Equation(s):
// \myprocessor|noop_1|out[9]~27_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[9].a_dffe~q )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[9]~27 .lut_mask = 16'h5500;
defparam \myprocessor|noop_1|out[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \myprocessor|XM_ir|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[9]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \myprocessor|decide_branch|out[9]~15 (
// Equation(s):
// \myprocessor|decide_branch|out[9]~15_combout  = (\myprocessor|decide_branch|out[10]~1_combout  & (((\myprocessor|PC_adder_2|add1|full_adder0|my_xor~4_combout ) # (!\myprocessor|decide_branch|out[10]~5_combout )))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC|loop[9].a_dffe~q  & ((\myprocessor|decide_branch|out[10]~5_combout ))))

	.dataa(\myprocessor|PC|loop[9].a_dffe~q ),
	.datab(\myprocessor|decide_branch|out[10]~1_combout ),
	.datac(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~4_combout ),
	.datad(\myprocessor|decide_branch|out[10]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[9]~15 .lut_mask = 16'hE2CC;
defparam \myprocessor|decide_branch|out[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \myprocessor|decide_branch|out[9] (
// Equation(s):
// \myprocessor|decide_branch|out [9] = (\myprocessor|decide_branch|out[9]~15_combout  & (((\myprocessor|calc_jump~7_combout ) # (\myprocessor|XM_readB|loop[9].a_dffe~q )))) # (!\myprocessor|decide_branch|out[9]~15_combout  & 
// (\myprocessor|XM_ir|loop[9].a_dffe~q  & (!\myprocessor|calc_jump~7_combout )))

	.dataa(\myprocessor|XM_ir|loop[9].a_dffe~q ),
	.datab(\myprocessor|decide_branch|out[9]~15_combout ),
	.datac(\myprocessor|calc_jump~7_combout ),
	.datad(\myprocessor|XM_readB|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [9]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[9] .lut_mask = 16'hCEC2;
defparam \myprocessor|decide_branch|out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \myprocessor|noop_0|out[8]~24 (
// Equation(s):
// \myprocessor|noop_0|out[8]~24_combout  = (\myprocessor|FD_ir|loop[8].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|FD_ir|loop[8].a_dffe ),
	.datac(\myprocessor|stall_or~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[8]~24 .lut_mask = 16'h0C0C;
defparam \myprocessor|noop_0|out[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \myprocessor|DX_ir|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_0|out[8]~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \myprocessor|noop_1|out[8]~26 (
// Equation(s):
// \myprocessor|noop_1|out[8]~26_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[8].a_dffe~q )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[8]~26 .lut_mask = 16'h5500;
defparam \myprocessor|noop_1|out[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \myprocessor|XM_ir|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[8]~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \myprocessor|decide_branch|out[8]~14 (
// Equation(s):
// \myprocessor|decide_branch|out[8]~14_combout  = (\myprocessor|decide_branch|out[10]~5_combout  & ((\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC_adder_2|add1|full_adder0|my_xor~2_combout )) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & ((\myprocessor|PC|loop[8].a_dffe~q ))))) # (!\myprocessor|decide_branch|out[10]~5_combout  & (\myprocessor|decide_branch|out[10]~1_combout ))

	.dataa(\myprocessor|decide_branch|out[10]~5_combout ),
	.datab(\myprocessor|decide_branch|out[10]~1_combout ),
	.datac(\myprocessor|PC_adder_2|add1|full_adder0|my_xor~2_combout ),
	.datad(\myprocessor|PC|loop[8].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[8]~14 .lut_mask = 16'hE6C4;
defparam \myprocessor|decide_branch|out[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \myprocessor|decide_branch|out[8] (
// Equation(s):
// \myprocessor|decide_branch|out [8] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[8]~14_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[8]~14_combout  & 
// ((\myprocessor|XM_readB|loop[8].a_dffe~q ))) # (!\myprocessor|decide_branch|out[8]~14_combout  & (\myprocessor|XM_ir|loop[8].a_dffe~q ))))

	.dataa(\myprocessor|calc_jump~7_combout ),
	.datab(\myprocessor|XM_ir|loop[8].a_dffe~q ),
	.datac(\myprocessor|XM_readB|loop[8].a_dffe~q ),
	.datad(\myprocessor|decide_branch|out[8]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [8]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[8] .lut_mask = 16'hFA44;
defparam \myprocessor|decide_branch|out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \myprocessor|noop_0|out[31]~3 (
// Equation(s):
// \myprocessor|noop_0|out[31]~3_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[31].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(\myprocessor|FD_ir|loop[31].a_dffe ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[31]~3 .lut_mask = 16'h3030;
defparam \myprocessor|noop_0|out[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \myprocessor|DX_ir|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[31]~3_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \myprocessor|noop_1|out[31]~3 (
// Equation(s):
// \myprocessor|noop_1|out[31]~3_combout  = (\myprocessor|DX_ir|loop[31].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[31]~3 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_1|out[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \myprocessor|XM_ir|loop[31].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[31]~3_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[31].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[31].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[31].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \myprocessor|M_control|and_9~0 (
// Equation(s):
// \myprocessor|M_control|and_9~0_combout  = (!\myprocessor|XM_ir|loop[31].a_dffe~q  & !\myprocessor|XM_ir|loop[30].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|XM_ir|loop[31].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|M_control|and_9~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|M_control|and_9~0 .lut_mask = 16'h0033;
defparam \myprocessor|M_control|and_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \myprocessor|M_control|and_9 (
// Equation(s):
// \myprocessor|M_control|and_9~combout  = (\myprocessor|XM_ir|loop[29].a_dffe~q  & (\myprocessor|XM_ir|loop[28].a_dffe~q  & (\myprocessor|M_control|and_9~0_combout  & \myprocessor|XM_ir|loop[27].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|M_control|and_9~0_combout ),
	.datad(\myprocessor|XM_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|M_control|and_9~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|M_control|and_9 .lut_mask = 16'h8000;
defparam \myprocessor|M_control|and_9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\myprocessor|M_control|and_9~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\myprocessor|XM_readB|loop[7].a_dffe~q ,\myprocessor|XM_readB|loop[6].a_dffe~q }),
	.portaaddr({\myprocessor|XM_op_result|loop[11].a_dffe~q ,\myprocessor|XM_op_result|loop[10].a_dffe~q ,\myprocessor|XM_op_result|loop[9].a_dffe~q ,\myprocessor|XM_op_result|loop[8].a_dffe~q ,\myprocessor|XM_op_result|loop[7].a_dffe~q ,
\myprocessor|XM_op_result|loop[6].a_dffe~q ,\myprocessor|XM_op_result|loop[5].a_dffe~q ,\myprocessor|XM_op_result|loop[4].a_dffe~q ,\myprocessor|XM_op_result|loop[3].a_dffe~q ,\myprocessor|XM_op_result|loop[2].a_dffe~q ,
\myprocessor|XM_op_result|loop[1].a_dffe~q ,\myprocessor|XM_op_result|loop[0].a_dffe~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "dmem.mif";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "CP4_processor_netid:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|mydmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555554;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \myprocessor|MW_data_out|loop[7].a_dffe~feeder (
// Equation(s):
// \myprocessor|MW_data_out|loop[7].a_dffe~feeder_combout  = \myprocessor|mydmem|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|MW_data_out|loop[7].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[7].a_dffe~feeder .lut_mask = 16'hF0F0;
defparam \myprocessor|MW_data_out|loop[7].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N13
dffeas \myprocessor|MW_data_out|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|MW_data_out|loop[7].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N3
dffeas \myprocessor|MW_op_result|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[7].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[7]~35 (
// Equation(s):
// \myprocessor|select_write_data_1|out[7]~35_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & (\myprocessor|MW_data_out|loop[7].a_dffe~q )) # (!\myprocessor|W_control|and_10~combout  & 
// ((\myprocessor|MW_op_result|loop[7].a_dffe~q )))))

	.dataa(\myprocessor|MW_data_out|loop[7].a_dffe~q ),
	.datab(\myprocessor|W_control|and_10~combout ),
	.datac(\myprocessor|MW_op_result|loop[7].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[7]~35 .lut_mask = 16'h00B8;
defparam \myprocessor|select_write_data_1|out[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \myprocessor|PC_adder_1|add0|full_adder7|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add0|full_adder7|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7  $ (\myprocessor|PC_adder_1|p_carry0|and7~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datad(\myprocessor|PC_adder_1|p_carry0|and7~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add0|full_adder7|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add0|full_adder7|my_xor .lut_mask = 16'h0FF0;
defparam \myprocessor|PC_adder_1|add0|full_adder7|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \myprocessor|MW_pc_plus_one|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add0|full_adder7|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[7]~67 (
// Equation(s):
// \myprocessor|select_write_data_1|out[7]~67_combout  = (\myprocessor|select_write_data_1|out[7]~35_combout ) # ((!\myprocessor|MW_ir|loop[29].a_dffe~q  & (\myprocessor|MW_pc_plus_one|loop[7].a_dffe~q  & \myprocessor|W_control|and_13~0_combout )))

	.dataa(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|select_write_data_1|out[7]~35_combout ),
	.datac(\myprocessor|MW_pc_plus_one|loop[7].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[7]~67 .lut_mask = 16'hDCCC;
defparam \myprocessor|select_write_data_1|out[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[7]~17 (
// Equation(s):
// \myprocessor|choose_readB_data|out[7]~17_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[7].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[7]~67_combout )))))

	.dataa(\myprocessor|my_regfile|register30|loop[7].a_dffe~q ),
	.datab(\myprocessor|select_write_data_1|out[7]~67_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[7]~17 .lut_mask = 16'hAC00;
defparam \myprocessor|choose_readB_data|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[7]~18 (
// Equation(s):
// \myprocessor|choose_readB_data|out[7]~18_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[7]~17_combout ) # ((\myprocessor|my_regfile|register31|loop[7].a_dffe~q  & 
// \myprocessor|choose_readB_data|out[0]~3_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[7].a_dffe~q ),
	.datab(\myprocessor|choose_readB_data|out[7]~17_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datad(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[7]~18 .lut_mask = 16'hE0C0;
defparam \myprocessor|choose_readB_data|out[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \myprocessor|DX_readB|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[7]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \myprocessor|lw_1|out[7]~14 (
// Equation(s):
// \myprocessor|lw_1|out[7]~14_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[7].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[7].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[7].a_dffe~q ),
	.datab(\myprocessor|DX_readB|loop[7].a_dffe~q ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[7]~14 .lut_mask = 16'h0A0C;
defparam \myprocessor|lw_1|out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \myprocessor|lw_1|out[7]~15 (
// Equation(s):
// \myprocessor|lw_1|out[7]~15_combout  = (\myprocessor|lw_1|out[7]~14_combout ) # ((\myprocessor|select_write_data_1|out[7]~67_combout  & \myprocessor|and_3~10_combout ))

	.dataa(\myprocessor|select_write_data_1|out[7]~67_combout ),
	.datab(gnd),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|lw_1|out[7]~14_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[7]~15 .lut_mask = 16'hFFA0;
defparam \myprocessor|lw_1|out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \myprocessor|XM_readB|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[7]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \myprocessor|PC_adder_1|add0|full_adder4|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add0|full_adder4|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4  $ (\myprocessor|PC_adder_1|p_carry0|and7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datad(\myprocessor|PC_adder_1|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add0|full_adder4|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add0|full_adder4|my_xor .lut_mask = 16'h0FF0;
defparam \myprocessor|PC_adder_1|add0|full_adder4|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \myprocessor|PC_adder_2|add0|full_adder1|my_xor~0 (
// Equation(s):
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~0_combout  = (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\myprocessor|XM_ir|loop[0].a_dffe~q  & VCC)) # 
// (!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\myprocessor|XM_ir|loop[0].a_dffe~q  $ (VCC)))
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~1  = CARRY((!\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \myprocessor|XM_ir|loop[0].a_dffe~q ))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\myprocessor|XM_ir|loop[0].a_dffe~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~0_combout ),
	.cout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~1 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~0 .lut_mask = 16'h9944;
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \myprocessor|PC_adder_2|add0|full_adder1|my_xor~2 (
// Equation(s):
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~2_combout  = (\myprocessor|XM_ir|loop[1].a_dffe~q  & ((\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout  & (\myprocessor|PC_adder_2|add0|full_adder1|my_xor~1  & VCC)) # 
// (!\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout  & (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~1 )))) # (!\myprocessor|XM_ir|loop[1].a_dffe~q  & ((\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout  & 
// (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~1 )) # (!\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout  & ((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~1 ) # (GND)))))
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~3  = CARRY((\myprocessor|XM_ir|loop[1].a_dffe~q  & (!\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout  & !\myprocessor|PC_adder_2|add0|full_adder1|my_xor~1 )) # (!\myprocessor|XM_ir|loop[1].a_dffe~q  
// & ((!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~1 ) # (!\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout ))))

	.dataa(\myprocessor|XM_ir|loop[1].a_dffe~q ),
	.datab(\myprocessor|PC_adder_1|add0|full_adder1|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~1 ),
	.combout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~2_combout ),
	.cout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~3 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~2 .lut_mask = 16'h9617;
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \myprocessor|PC_adder_2|add0|full_adder1|my_xor~4 (
// Equation(s):
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~4_combout  = ((\myprocessor|XM_ir|loop[2].a_dffe~q  $ (\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout  $ (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~3 )))) # (GND)
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~5  = CARRY((\myprocessor|XM_ir|loop[2].a_dffe~q  & ((\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout ) # (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~3 ))) # 
// (!\myprocessor|XM_ir|loop[2].a_dffe~q  & (\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout  & !\myprocessor|PC_adder_2|add0|full_adder1|my_xor~3 )))

	.dataa(\myprocessor|XM_ir|loop[2].a_dffe~q ),
	.datab(\myprocessor|PC_adder_1|add0|full_adder2|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~3 ),
	.combout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~4_combout ),
	.cout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~5 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~4 .lut_mask = 16'h698E;
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \myprocessor|PC_adder_2|add0|full_adder1|my_xor~6 (
// Equation(s):
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~6_combout  = (\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout  & ((\myprocessor|XM_ir|loop[3].a_dffe~q  & (\myprocessor|PC_adder_2|add0|full_adder1|my_xor~5  & VCC)) # 
// (!\myprocessor|XM_ir|loop[3].a_dffe~q  & (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~5 )))) # (!\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout  & ((\myprocessor|XM_ir|loop[3].a_dffe~q  & (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~5 
// )) # (!\myprocessor|XM_ir|loop[3].a_dffe~q  & ((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~5 ) # (GND)))))
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~7  = CARRY((\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout  & (!\myprocessor|XM_ir|loop[3].a_dffe~q  & !\myprocessor|PC_adder_2|add0|full_adder1|my_xor~5 )) # 
// (!\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout  & ((!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~5 ) # (!\myprocessor|XM_ir|loop[3].a_dffe~q ))))

	.dataa(\myprocessor|PC_adder_1|add0|full_adder3|my_xor~combout ),
	.datab(\myprocessor|XM_ir|loop[3].a_dffe~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~5 ),
	.combout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~6_combout ),
	.cout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~7 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~6 .lut_mask = 16'h9617;
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \myprocessor|PC_adder_2|add0|full_adder1|my_xor~8 (
// Equation(s):
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~8_combout  = ((\myprocessor|XM_ir|loop[4].a_dffe~q  $ (\myprocessor|PC_adder_1|add0|full_adder4|my_xor~combout  $ (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~7 )))) # (GND)
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~9  = CARRY((\myprocessor|XM_ir|loop[4].a_dffe~q  & ((\myprocessor|PC_adder_1|add0|full_adder4|my_xor~combout ) # (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~7 ))) # 
// (!\myprocessor|XM_ir|loop[4].a_dffe~q  & (\myprocessor|PC_adder_1|add0|full_adder4|my_xor~combout  & !\myprocessor|PC_adder_2|add0|full_adder1|my_xor~7 )))

	.dataa(\myprocessor|XM_ir|loop[4].a_dffe~q ),
	.datab(\myprocessor|PC_adder_1|add0|full_adder4|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~7 ),
	.combout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~8_combout ),
	.cout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~9 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~8 .lut_mask = 16'h698E;
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \myprocessor|PC_adder_2|add0|full_adder1|my_xor~10 (
// Equation(s):
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~10_combout  = (\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout  & ((\myprocessor|XM_ir|loop[5].a_dffe~q  & (\myprocessor|PC_adder_2|add0|full_adder1|my_xor~9  & VCC)) # 
// (!\myprocessor|XM_ir|loop[5].a_dffe~q  & (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~9 )))) # (!\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout  & ((\myprocessor|XM_ir|loop[5].a_dffe~q  & (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~9 
// )) # (!\myprocessor|XM_ir|loop[5].a_dffe~q  & ((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~9 ) # (GND)))))
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~11  = CARRY((\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout  & (!\myprocessor|XM_ir|loop[5].a_dffe~q  & !\myprocessor|PC_adder_2|add0|full_adder1|my_xor~9 )) # 
// (!\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout  & ((!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~9 ) # (!\myprocessor|XM_ir|loop[5].a_dffe~q ))))

	.dataa(\myprocessor|PC_adder_1|add0|full_adder5|my_xor~combout ),
	.datab(\myprocessor|XM_ir|loop[5].a_dffe~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~9 ),
	.combout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~10_combout ),
	.cout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~11 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~10 .lut_mask = 16'h9617;
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \myprocessor|PC_adder_2|add0|full_adder1|my_xor~12 (
// Equation(s):
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~12_combout  = ((\myprocessor|XM_ir|loop[6].a_dffe~q  $ (\myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout  $ (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~11 )))) # (GND)
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~13  = CARRY((\myprocessor|XM_ir|loop[6].a_dffe~q  & ((\myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout ) # (!\myprocessor|PC_adder_2|add0|full_adder1|my_xor~11 ))) # 
// (!\myprocessor|XM_ir|loop[6].a_dffe~q  & (\myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout  & !\myprocessor|PC_adder_2|add0|full_adder1|my_xor~11 )))

	.dataa(\myprocessor|XM_ir|loop[6].a_dffe~q ),
	.datab(\myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~11 ),
	.combout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~12_combout ),
	.cout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~13 ));
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~12 .lut_mask = 16'h698E;
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \myprocessor|PC_adder_2|add0|full_adder1|my_xor~14 (
// Equation(s):
// \myprocessor|PC_adder_2|add0|full_adder1|my_xor~14_combout  = \myprocessor|XM_ir|loop[7].a_dffe~q  $ (\myprocessor|PC_adder_2|add0|full_adder1|my_xor~13  $ (\myprocessor|PC_adder_1|add0|full_adder7|my_xor~combout ))

	.dataa(gnd),
	.datab(\myprocessor|XM_ir|loop[7].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|PC_adder_1|add0|full_adder7|my_xor~combout ),
	.cin(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~13 ),
	.combout(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~14 .lut_mask = 16'hC33C;
defparam \myprocessor|PC_adder_2|add0|full_adder1|my_xor~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \myprocessor|decide_branch|out[7]~13 (
// Equation(s):
// \myprocessor|decide_branch|out[7]~13_combout  = (\myprocessor|decide_branch|out[10]~5_combout  & ((\myprocessor|decide_branch|out[10]~1_combout  & ((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~14_combout ))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC|loop[7].a_dffe~q )))) # (!\myprocessor|decide_branch|out[10]~5_combout  & (((\myprocessor|decide_branch|out[10]~1_combout ))))

	.dataa(\myprocessor|decide_branch|out[10]~5_combout ),
	.datab(\myprocessor|PC|loop[7].a_dffe~q ),
	.datac(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~14_combout ),
	.datad(\myprocessor|decide_branch|out[10]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[7]~13 .lut_mask = 16'hF588;
defparam \myprocessor|decide_branch|out[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \myprocessor|decide_branch|out[7] (
// Equation(s):
// \myprocessor|decide_branch|out [7] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[7]~13_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[7]~13_combout  & 
// (\myprocessor|XM_readB|loop[7].a_dffe~q )) # (!\myprocessor|decide_branch|out[7]~13_combout  & ((\myprocessor|XM_ir|loop[7].a_dffe~q )))))

	.dataa(\myprocessor|XM_readB|loop[7].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[7].a_dffe~q ),
	.datac(\myprocessor|calc_jump~7_combout ),
	.datad(\myprocessor|decide_branch|out[7]~13_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [7]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[7] .lut_mask = 16'hFA0C;
defparam \myprocessor|decide_branch|out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \myprocessor|PC_adder_1|add0|full_adder6|my_xor (
// Equation(s):
// \myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout  = \myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a6  $ (((\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4  & 
// (\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a5  & \myprocessor|PC_adder_1|p_carry0|and7~0_combout ))))

	.dataa(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datac(\myprocessor|FD_pc|loop[0].a_dffe_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datad(\myprocessor|PC_adder_1|p_carry0|and7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|PC_adder_1|add0|full_adder6|my_xor .lut_mask = 16'h6CCC;
defparam \myprocessor|PC_adder_1|add0|full_adder6|my_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \myprocessor|MW_pc_plus_one|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add0|full_adder6|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \myprocessor|MW_data_out|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [6]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \myprocessor|MW_op_result|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[6].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[6]~34 (
// Equation(s):
// \myprocessor|select_write_data_1|out[6]~34_combout  = (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|W_control|and_10~combout  & (\myprocessor|MW_data_out|loop[6].a_dffe~q )) # (!\myprocessor|W_control|and_10~combout  & 
// ((\myprocessor|MW_op_result|loop[6].a_dffe~q )))))

	.dataa(\myprocessor|W_control|and_13~1_combout ),
	.datab(\myprocessor|MW_data_out|loop[6].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[6].a_dffe~q ),
	.datad(\myprocessor|W_control|and_10~combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[6]~34 .lut_mask = 16'h4450;
defparam \myprocessor|select_write_data_1|out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[6]~66 (
// Equation(s):
// \myprocessor|select_write_data_1|out[6]~66_combout  = (\myprocessor|select_write_data_1|out[6]~34_combout ) # ((\myprocessor|W_control|and_13~0_combout  & (!\myprocessor|MW_ir|loop[29].a_dffe~q  & \myprocessor|MW_pc_plus_one|loop[6].a_dffe~q )))

	.dataa(\myprocessor|W_control|and_13~0_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[6].a_dffe~q ),
	.datad(\myprocessor|select_write_data_1|out[6]~34_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[6]~66 .lut_mask = 16'hFF20;
defparam \myprocessor|select_write_data_1|out[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[6]~15 (
// Equation(s):
// \myprocessor|choose_readB_data|out[6]~15_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[6].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[6]~66_combout )))))

	.dataa(\myprocessor|my_regfile|register30|loop[6].a_dffe~q ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datac(\myprocessor|select_write_data_1|out[6]~66_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[6]~15 .lut_mask = 16'hB800;
defparam \myprocessor|choose_readB_data|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[6]~16 (
// Equation(s):
// \myprocessor|choose_readB_data|out[6]~16_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[6]~15_combout ) # ((\myprocessor|my_regfile|register31|loop[6].a_dffe~q  & 
// \myprocessor|choose_readB_data|out[0]~3_combout ))))

	.dataa(\myprocessor|choose_readB_data|out[6]~15_combout ),
	.datab(\myprocessor|my_regfile|register31|loop[6].a_dffe~q ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datad(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[6]~16 .lut_mask = 16'hE0A0;
defparam \myprocessor|choose_readB_data|out[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \myprocessor|DX_readB|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readB_data|out[6]~16_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \myprocessor|lw_1|out[6]~12 (
// Equation(s):
// \myprocessor|lw_1|out[6]~12_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[6].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[6].a_dffe~q )))))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|XM_op_result|loop[6].a_dffe~q ),
	.datac(\myprocessor|DX_readB|loop[6].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[6]~12 .lut_mask = 16'h4450;
defparam \myprocessor|lw_1|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \myprocessor|lw_1|out[6]~13 (
// Equation(s):
// \myprocessor|lw_1|out[6]~13_combout  = (\myprocessor|lw_1|out[6]~12_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[6]~66_combout ))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(gnd),
	.datac(\myprocessor|select_write_data_1|out[6]~66_combout ),
	.datad(\myprocessor|lw_1|out[6]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[6]~13 .lut_mask = 16'hFFA0;
defparam \myprocessor|lw_1|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \myprocessor|XM_readB|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[6]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \myprocessor|decide_branch|out[6]~12 (
// Equation(s):
// \myprocessor|decide_branch|out[6]~12_combout  = (\myprocessor|decide_branch|out[10]~5_combout  & ((\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC_adder_2|add0|full_adder1|my_xor~12_combout )) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & ((\myprocessor|PC|loop[6].a_dffe~q ))))) # (!\myprocessor|decide_branch|out[10]~5_combout  & (((\myprocessor|decide_branch|out[10]~1_combout ))))

	.dataa(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~12_combout ),
	.datab(\myprocessor|PC|loop[6].a_dffe~q ),
	.datac(\myprocessor|decide_branch|out[10]~5_combout ),
	.datad(\myprocessor|decide_branch|out[10]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[6]~12 .lut_mask = 16'hAFC0;
defparam \myprocessor|decide_branch|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \myprocessor|decide_branch|out[6] (
// Equation(s):
// \myprocessor|decide_branch|out [6] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[6]~12_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[6]~12_combout  & 
// (\myprocessor|XM_readB|loop[6].a_dffe~q )) # (!\myprocessor|decide_branch|out[6]~12_combout  & ((\myprocessor|XM_ir|loop[6].a_dffe~q )))))

	.dataa(\myprocessor|calc_jump~7_combout ),
	.datab(\myprocessor|XM_readB|loop[6].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[6].a_dffe~q ),
	.datad(\myprocessor|decide_branch|out[6]~12_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [6]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[6] .lut_mask = 16'hEE50;
defparam \myprocessor|decide_branch|out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \myprocessor|noop_0|out[16]~13 (
// Equation(s):
// \myprocessor|noop_0|out[16]~13_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[16].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[16].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[16]~13 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \myprocessor|DX_ir|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[16]~13_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \myprocessor|and_3~2 (
// Equation(s):
// \myprocessor|and_3~2_combout  = (\myprocessor|DX_ir|loop[16].a_dffe~q  & (\myprocessor|DX_ir|loop[15].a_dffe~q  & (\myprocessor|DX_ir|loop[13].a_dffe~q  & \myprocessor|DX_ir|loop[14].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[16].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[15].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[13].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[14].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_3~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~2 .lut_mask = 16'h8000;
defparam \myprocessor|and_3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \myprocessor|and_3~3 (
// Equation(s):
// \myprocessor|and_3~3_combout  = (\myprocessor|and_3~2_combout  & \myprocessor|DX_ir|loop[12].a_dffe~q )

	.dataa(\myprocessor|and_3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[12].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_3~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~3 .lut_mask = 16'hAA00;
defparam \myprocessor|and_3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \myprocessor|and_3~0 (
// Equation(s):
// \myprocessor|and_3~0_combout  = (\myprocessor|DX_ir|loop[26].a_dffe~q  & (\myprocessor|DX_ir|loop[23].a_dffe~q  & (\myprocessor|DX_ir|loop[24].a_dffe~q  & \myprocessor|DX_ir|loop[25].a_dffe~q )))

	.dataa(\myprocessor|DX_ir|loop[26].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[23].a_dffe~q ),
	.datac(\myprocessor|DX_ir|loop[24].a_dffe~q ),
	.datad(\myprocessor|DX_ir|loop[25].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~0 .lut_mask = 16'h8000;
defparam \myprocessor|and_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \myprocessor|and_3~1 (
// Equation(s):
// \myprocessor|and_3~1_combout  = (\myprocessor|and_3~0_combout  & \myprocessor|DX_ir|loop[22].a_dffe~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|and_3~0_combout ),
	.datad(\myprocessor|DX_ir|loop[22].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|and_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~1 .lut_mask = 16'hF000;
defparam \myprocessor|and_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \myprocessor|and_3~4 (
// Equation(s):
// \myprocessor|and_3~4_combout  = (\myprocessor|DX_ir|loop[28].a_dffe~q  & (((\myprocessor|and_3~1_combout )))) # (!\myprocessor|DX_ir|loop[28].a_dffe~q  & ((\myprocessor|find_X_readReg_B|select_regs_or~0_combout  & (\myprocessor|and_3~3_combout )) # 
// (!\myprocessor|find_X_readReg_B|select_regs_or~0_combout  & ((\myprocessor|and_3~1_combout )))))

	.dataa(\myprocessor|and_3~3_combout ),
	.datab(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|find_X_readReg_B|select_regs_or~0_combout ),
	.datad(\myprocessor|and_3~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_3~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~4 .lut_mask = 16'hEF20;
defparam \myprocessor|and_3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \myprocessor|and_3~10 (
// Equation(s):
// \myprocessor|and_3~10_combout  = (\myprocessor|identify_writeReg_0|reg_we_and~4_combout  & ((\myprocessor|W_control|and_13~1_combout  & (\myprocessor|and_3~4_combout )) # (!\myprocessor|W_control|and_13~1_combout  & ((\myprocessor|and_3~9_combout )))))

	.dataa(\myprocessor|and_3~4_combout ),
	.datab(\myprocessor|W_control|and_13~1_combout ),
	.datac(\myprocessor|and_3~9_combout ),
	.datad(\myprocessor|identify_writeReg_0|reg_we_and~4_combout ),
	.cin(gnd),
	.combout(\myprocessor|and_3~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|and_3~10 .lut_mask = 16'hB800;
defparam \myprocessor|and_3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[5]~13 (
// Equation(s):
// \myprocessor|choose_readB_data|out[5]~13_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[5].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[5]~65_combout )))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[5].a_dffe~q ),
	.datac(\myprocessor|select_write_data_1|out[5]~65_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[5]~13 .lut_mask = 16'hD800;
defparam \myprocessor|choose_readB_data|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[5]~14 (
// Equation(s):
// \myprocessor|choose_readB_data|out[5]~14_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[5]~13_combout ) # ((\myprocessor|choose_readB_data|out[0]~3_combout  & 
// \myprocessor|my_regfile|register31|loop[5].a_dffe~q ))))

	.dataa(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.datab(\myprocessor|choose_readB_data|out[5]~13_combout ),
	.datac(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.datad(\myprocessor|my_regfile|register31|loop[5].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[5]~14 .lut_mask = 16'hE0C0;
defparam \myprocessor|choose_readB_data|out[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \myprocessor|DX_readB|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|choose_readB_data|out[5]~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \myprocessor|lw_1|out[5]~10 (
// Equation(s):
// \myprocessor|lw_1|out[5]~10_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[5].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[5].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[5].a_dffe~q ),
	.datab(\myprocessor|DX_readB|loop[5].a_dffe~q ),
	.datac(\myprocessor|and_1~0_combout ),
	.datad(\myprocessor|and_3~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[5]~10 .lut_mask = 16'h00AC;
defparam \myprocessor|lw_1|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \myprocessor|lw_1|out[5]~11 (
// Equation(s):
// \myprocessor|lw_1|out[5]~11_combout  = (\myprocessor|lw_1|out[5]~10_combout ) # ((\myprocessor|and_3~10_combout  & \myprocessor|select_write_data_1|out[5]~65_combout ))

	.dataa(gnd),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|select_write_data_1|out[5]~65_combout ),
	.datad(\myprocessor|lw_1|out[5]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[5]~11 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \myprocessor|XM_readB|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[5]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \myprocessor|decide_branch|out[5]~11 (
// Equation(s):
// \myprocessor|decide_branch|out[5]~11_combout  = (\myprocessor|decide_branch|out[10]~5_combout  & ((\myprocessor|decide_branch|out[10]~1_combout  & ((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~10_combout ))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC|loop[5].a_dffe~q )))) # (!\myprocessor|decide_branch|out[10]~5_combout  & (((\myprocessor|decide_branch|out[10]~1_combout ))))

	.dataa(\myprocessor|PC|loop[5].a_dffe~q ),
	.datab(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~10_combout ),
	.datac(\myprocessor|decide_branch|out[10]~5_combout ),
	.datad(\myprocessor|decide_branch|out[10]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[5]~11 .lut_mask = 16'hCFA0;
defparam \myprocessor|decide_branch|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \myprocessor|decide_branch|out[5] (
// Equation(s):
// \myprocessor|decide_branch|out [5] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[5]~11_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[5]~11_combout  & 
// (\myprocessor|XM_readB|loop[5].a_dffe~q )) # (!\myprocessor|decide_branch|out[5]~11_combout  & ((\myprocessor|XM_ir|loop[5].a_dffe~q )))))

	.dataa(\myprocessor|calc_jump~7_combout ),
	.datab(\myprocessor|XM_readB|loop[5].a_dffe~q ),
	.datac(\myprocessor|decide_branch|out[5]~11_combout ),
	.datad(\myprocessor|XM_ir|loop[5].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [5]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[5] .lut_mask = 16'hE5E0;
defparam \myprocessor|decide_branch|out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001190410000;
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \myprocessor|noop_0|out[28]~4 (
// Equation(s):
// \myprocessor|noop_0|out[28]~4_combout  = (\myprocessor|FD_ir|loop[28].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|FD_ir|loop[28].a_dffe ),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[28]~4 .lut_mask = 16'h00CC;
defparam \myprocessor|noop_0|out[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \myprocessor|DX_ir|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[28]~4_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \myprocessor|noop_1|out[28]~30 (
// Equation(s):
// \myprocessor|noop_1|out[28]~30_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[28].a_dffe~q )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[28]~30 .lut_mask = 16'h5050;
defparam \myprocessor|noop_1|out[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \myprocessor|XM_ir|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[28]~30_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \myprocessor|MW_ir|loop[28].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[28].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[28].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[28].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \myprocessor|W_control|and_13~0 (
// Equation(s):
// \myprocessor|W_control|and_13~0_combout  = (!\myprocessor|MW_ir|loop[30].a_dffe~q  & (\myprocessor|MW_ir|loop[28].a_dffe~q  & (!\myprocessor|MW_ir|loop[31].a_dffe~q  & \myprocessor|MW_ir|loop[27].a_dffe~q )))

	.dataa(\myprocessor|MW_ir|loop[30].a_dffe~q ),
	.datab(\myprocessor|MW_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|W_control|and_13~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|W_control|and_13~0 .lut_mask = 16'h0400;
defparam \myprocessor|W_control|and_13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \myprocessor|MW_pc_plus_one|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|PC_adder_1|add0|full_adder4|my_xor~combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_pc_plus_one|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_pc_plus_one|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_pc_plus_one|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \myprocessor|MW_data_out|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|mydmem|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_data_out|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_data_out|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_data_out|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \myprocessor|MW_op_result|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_op_result|loop[4].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_op_result|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_op_result|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_op_result|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[4]~33 (
// Equation(s):
// \myprocessor|select_write_data_1|out[4]~33_combout  = (\myprocessor|W_control|and_10~0_combout  & ((\myprocessor|MW_ir|loop[31].a_dffe~q  & ((\myprocessor|MW_op_result|loop[4].a_dffe~q ))) # (!\myprocessor|MW_ir|loop[31].a_dffe~q  & 
// (\myprocessor|MW_data_out|loop[4].a_dffe~q )))) # (!\myprocessor|W_control|and_10~0_combout  & (((\myprocessor|MW_op_result|loop[4].a_dffe~q ))))

	.dataa(\myprocessor|W_control|and_10~0_combout ),
	.datab(\myprocessor|MW_data_out|loop[4].a_dffe~q ),
	.datac(\myprocessor|MW_op_result|loop[4].a_dffe~q ),
	.datad(\myprocessor|MW_ir|loop[31].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[4]~33 .lut_mask = 16'hF0D8;
defparam \myprocessor|select_write_data_1|out[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[4]~63 (
// Equation(s):
// \myprocessor|select_write_data_1|out[4]~63_combout  = (\myprocessor|W_control|and_13~0_combout  & ((\myprocessor|MW_ir|loop[29].a_dffe~q  & ((\myprocessor|select_write_data_1|out[4]~33_combout ))) # (!\myprocessor|MW_ir|loop[29].a_dffe~q  & 
// (\myprocessor|MW_pc_plus_one|loop[4].a_dffe~q )))) # (!\myprocessor|W_control|and_13~0_combout  & (((\myprocessor|select_write_data_1|out[4]~33_combout ))))

	.dataa(\myprocessor|W_control|and_13~0_combout ),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[4].a_dffe~q ),
	.datad(\myprocessor|select_write_data_1|out[4]~33_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[4]~63 .lut_mask = 16'hFD20;
defparam \myprocessor|select_write_data_1|out[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[4]~11 (
// Equation(s):
// \myprocessor|choose_readB_data|out[4]~11_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|my_regfile|register30|loop[4].a_dffe~q )) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|select_write_data_1|out[4]~63_combout )))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datab(\myprocessor|my_regfile|register30|loop[4].a_dffe~q ),
	.datac(\myprocessor|select_write_data_1|out[4]~63_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[4]~11 .lut_mask = 16'hD800;
defparam \myprocessor|choose_readB_data|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[4]~12 (
// Equation(s):
// \myprocessor|choose_readB_data|out[4]~12_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[4]~11_combout ) # ((\myprocessor|my_regfile|register31|loop[4].a_dffe~q  & 
// \myprocessor|choose_readB_data|out[0]~3_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[4].a_dffe~q ),
	.datab(\myprocessor|choose_readB_data|out[4]~11_combout ),
	.datac(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[4]~12 .lut_mask = 16'hEC00;
defparam \myprocessor|choose_readB_data|out[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \myprocessor|DX_readB|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readB_data|out[4]~12_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \myprocessor|lw_1|out[4]~8 (
// Equation(s):
// \myprocessor|lw_1|out[4]~8_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[4].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[4].a_dffe~q )))))

	.dataa(\myprocessor|and_3~10_combout ),
	.datab(\myprocessor|XM_op_result|loop[4].a_dffe~q ),
	.datac(\myprocessor|DX_readB|loop[4].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[4]~8 .lut_mask = 16'h4450;
defparam \myprocessor|lw_1|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \myprocessor|lw_1|out[4]~9 (
// Equation(s):
// \myprocessor|lw_1|out[4]~9_combout  = (\myprocessor|lw_1|out[4]~8_combout ) # ((\myprocessor|select_write_data_1|out[4]~63_combout  & \myprocessor|and_3~10_combout ))

	.dataa(gnd),
	.datab(\myprocessor|select_write_data_1|out[4]~63_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|lw_1|out[4]~8_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[4]~9 .lut_mask = 16'hFFC0;
defparam \myprocessor|lw_1|out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \myprocessor|XM_readB|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[4]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \myprocessor|decide_branch|out[4]~10 (
// Equation(s):
// \myprocessor|decide_branch|out[4]~10_combout  = (\myprocessor|decide_branch|out[10]~5_combout  & ((\myprocessor|decide_branch|out[10]~1_combout  & ((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~8_combout ))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC|loop[4].a_dffe~q )))) # (!\myprocessor|decide_branch|out[10]~5_combout  & (((\myprocessor|decide_branch|out[10]~1_combout ))))

	.dataa(\myprocessor|decide_branch|out[10]~5_combout ),
	.datab(\myprocessor|PC|loop[4].a_dffe~q ),
	.datac(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~8_combout ),
	.datad(\myprocessor|decide_branch|out[10]~1_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[4]~10 .lut_mask = 16'hF588;
defparam \myprocessor|decide_branch|out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \myprocessor|decide_branch|out[4] (
// Equation(s):
// \myprocessor|decide_branch|out [4] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[4]~10_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[4]~10_combout  & 
// (\myprocessor|XM_readB|loop[4].a_dffe~q )) # (!\myprocessor|decide_branch|out[4]~10_combout  & ((\myprocessor|XM_ir|loop[4].a_dffe~q )))))

	.dataa(\myprocessor|XM_readB|loop[4].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[4].a_dffe~q ),
	.datac(\myprocessor|calc_jump~7_combout ),
	.datad(\myprocessor|decide_branch|out[4]~10_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [4]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[4] .lut_mask = 16'hFA0C;
defparam \myprocessor|decide_branch|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \myprocessor|noop_0|out[3]~19 (
// Equation(s):
// \myprocessor|noop_0|out[3]~19_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[3].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[3].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[3]~19 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \myprocessor|DX_ir|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[3]~19_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \myprocessor|noop_1|out[3]~23 (
// Equation(s):
// \myprocessor|noop_1|out[3]~23_combout  = (\myprocessor|DX_ir|loop[3].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.datac(\myprocessor|stall_or~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[3]~23 .lut_mask = 16'h0C0C;
defparam \myprocessor|noop_1|out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \myprocessor|XM_ir|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[3]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \myprocessor|decide_branch|out[3]~9 (
// Equation(s):
// \myprocessor|decide_branch|out[3]~9_combout  = (\myprocessor|decide_branch|out[10]~1_combout  & (((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~6_combout ) # (!\myprocessor|decide_branch|out[10]~5_combout )))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC|loop[3].a_dffe~q  & ((\myprocessor|decide_branch|out[10]~5_combout ))))

	.dataa(\myprocessor|PC|loop[3].a_dffe~q ),
	.datab(\myprocessor|decide_branch|out[10]~1_combout ),
	.datac(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~6_combout ),
	.datad(\myprocessor|decide_branch|out[10]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[3]~9 .lut_mask = 16'hE2CC;
defparam \myprocessor|decide_branch|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \myprocessor|decide_branch|out[3] (
// Equation(s):
// \myprocessor|decide_branch|out [3] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[3]~9_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[3]~9_combout  & ((\myprocessor|XM_readB|loop[3].a_dffe~q 
// ))) # (!\myprocessor|decide_branch|out[3]~9_combout  & (\myprocessor|XM_ir|loop[3].a_dffe~q ))))

	.dataa(\myprocessor|XM_ir|loop[3].a_dffe~q ),
	.datab(\myprocessor|XM_readB|loop[3].a_dffe~q ),
	.datac(\myprocessor|calc_jump~7_combout ),
	.datad(\myprocessor|decide_branch|out[3]~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [3]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[3] .lut_mask = 16'hFC0A;
defparam \myprocessor|decide_branch|out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \myprocessor|noop_0|out[2]~15 (
// Equation(s):
// \myprocessor|noop_0|out[2]~15_combout  = (\myprocessor|FD_ir|loop[2].a_dffe  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|FD_ir|loop[2].a_dffe ),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[2]~15 .lut_mask = 16'h00F0;
defparam \myprocessor|noop_0|out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \myprocessor|DX_ir|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[2]~15_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \myprocessor|noop_1|out[2]~22 (
// Equation(s):
// \myprocessor|noop_1|out[2]~22_combout  = (\myprocessor|DX_ir|loop[2].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[2]~22 .lut_mask = 16'h00AA;
defparam \myprocessor|noop_1|out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \myprocessor|XM_ir|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[2]~22_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \myprocessor|decide_branch|out[2]~8 (
// Equation(s):
// \myprocessor|decide_branch|out[2]~8_combout  = (\myprocessor|decide_branch|out[10]~1_combout  & ((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~4_combout ) # ((!\myprocessor|decide_branch|out[10]~5_combout )))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (((\myprocessor|PC|loop[2].a_dffe~q  & \myprocessor|decide_branch|out[10]~5_combout ))))

	.dataa(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~4_combout ),
	.datab(\myprocessor|decide_branch|out[10]~1_combout ),
	.datac(\myprocessor|PC|loop[2].a_dffe~q ),
	.datad(\myprocessor|decide_branch|out[10]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[2]~8 .lut_mask = 16'hB8CC;
defparam \myprocessor|decide_branch|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \myprocessor|decide_branch|out[2] (
// Equation(s):
// \myprocessor|decide_branch|out [2] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[2]~8_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[2]~8_combout  & ((\myprocessor|XM_readB|loop[2].a_dffe~q 
// ))) # (!\myprocessor|decide_branch|out[2]~8_combout  & (\myprocessor|XM_ir|loop[2].a_dffe~q ))))

	.dataa(\myprocessor|calc_jump~7_combout ),
	.datab(\myprocessor|XM_ir|loop[2].a_dffe~q ),
	.datac(\myprocessor|decide_branch|out[2]~8_combout ),
	.datad(\myprocessor|XM_readB|loop[2].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [2]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[2] .lut_mask = 16'hF4A4;
defparam \myprocessor|decide_branch|out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \myprocessor|noop_0|out[30]~2 (
// Equation(s):
// \myprocessor|noop_0|out[30]~2_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[30].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[30].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[30]~2 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \myprocessor|DX_ir|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[30]~2_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \myprocessor|noop_1|out[30]~0 (
// Equation(s):
// \myprocessor|noop_1|out[30]~0_combout  = (\myprocessor|DX_ir|loop[30].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(\myprocessor|DX_ir|loop[30].a_dffe~q ),
	.datab(gnd),
	.datac(\myprocessor|stall_or~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[30]~0 .lut_mask = 16'h0A0A;
defparam \myprocessor|noop_1|out[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \myprocessor|XM_ir|loop[30].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|noop_1|out[30]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[30].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[30].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[30].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[16].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[16].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[16].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[16].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[16].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[16].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[16].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \myprocessor|DX_rstatus|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[16].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \myprocessor|XM_rstatus|loop[16].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|DX_rstatus|loop[16].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[16].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[16].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[16].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[1].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[1].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[1].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[1].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[1].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[1].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N7
dffeas \myprocessor|DX_rstatus|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[1].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[1].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[1].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[1].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[1].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[1].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[1].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[1].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \myprocessor|XM_rstatus|loop[1].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[1].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[1].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[1].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[1].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[2].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[2].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[2].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[2].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[2].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[2].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[2].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \myprocessor|DX_rstatus|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[2].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[2].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[2].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[2].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[2].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[2].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[2].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[2].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \myprocessor|XM_rstatus|loop[2].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[2].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[2].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[2].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[2].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[3].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[3].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[3].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[3].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[3].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[3].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[3].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \myprocessor|DX_rstatus|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[3].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \myprocessor|XM_rstatus|loop[3].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|DX_rstatus|loop[3].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[3].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[3].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[3].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[0].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[0].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[0].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[0].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[0].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[0].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \myprocessor|DX_rstatus|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[0].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[0].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[0].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[0].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[0].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[0].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[0].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \myprocessor|XM_rstatus|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[0].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \myprocessor|calc_jump~1 (
// Equation(s):
// \myprocessor|calc_jump~1_combout  = (!\myprocessor|XM_rstatus|loop[1].a_dffe~q  & (!\myprocessor|XM_rstatus|loop[2].a_dffe~q  & (!\myprocessor|XM_rstatus|loop[3].a_dffe~q  & !\myprocessor|XM_rstatus|loop[0].a_dffe~q )))

	.dataa(\myprocessor|XM_rstatus|loop[1].a_dffe~q ),
	.datab(\myprocessor|XM_rstatus|loop[2].a_dffe~q ),
	.datac(\myprocessor|XM_rstatus|loop[3].a_dffe~q ),
	.datad(\myprocessor|XM_rstatus|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|calc_jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|calc_jump~1 .lut_mask = 16'h0001;
defparam \myprocessor|calc_jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N15
dffeas \myprocessor|DX_rstatus|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|register30|loop[8].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N7
dffeas \myprocessor|XM_rstatus|loop[8].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|DX_rstatus|loop[8].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[8].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[8].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[8].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N23
dffeas \myprocessor|DX_rstatus|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|register30|loop[10].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N29
dffeas \myprocessor|XM_rstatus|loop[10].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|DX_rstatus|loop[10].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[10].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[10].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[10].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[11].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[11].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[11].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[11].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[11].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[11].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[11].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N31
dffeas \myprocessor|DX_rstatus|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[11].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N25
dffeas \myprocessor|XM_rstatus|loop[11].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|DX_rstatus|loop[11].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[11].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[11].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[11].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[9].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[9].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[9].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[9].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[9].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[9].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N1
dffeas \myprocessor|DX_rstatus|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[9].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[9].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[9].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[9].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[9].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[9].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[9].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N19
dffeas \myprocessor|XM_rstatus|loop[9].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[9].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[9].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[9].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[9].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \myprocessor|calc_jump~3 (
// Equation(s):
// \myprocessor|calc_jump~3_combout  = (!\myprocessor|XM_rstatus|loop[8].a_dffe~q  & (!\myprocessor|XM_rstatus|loop[10].a_dffe~q  & (!\myprocessor|XM_rstatus|loop[11].a_dffe~q  & !\myprocessor|XM_rstatus|loop[9].a_dffe~q )))

	.dataa(\myprocessor|XM_rstatus|loop[8].a_dffe~q ),
	.datab(\myprocessor|XM_rstatus|loop[10].a_dffe~q ),
	.datac(\myprocessor|XM_rstatus|loop[11].a_dffe~q ),
	.datad(\myprocessor|XM_rstatus|loop[9].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|calc_jump~3_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|calc_jump~3 .lut_mask = 16'h0001;
defparam \myprocessor|calc_jump~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \myprocessor|DX_rstatus|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|register30|loop[12].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \myprocessor|XM_rstatus|loop[12].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|DX_rstatus|loop[12].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[12].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[12].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[12].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[14].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[14].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[14].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[14].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[14].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[14].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[14].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \myprocessor|DX_rstatus|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[14].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[14].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[14].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[14].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[14].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[14].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[14].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[14].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \myprocessor|XM_rstatus|loop[14].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[14].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[14].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[14].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[14].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[15].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[15].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[15].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[15].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[15].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[15].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[15].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \myprocessor|DX_rstatus|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[15].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \myprocessor|XM_rstatus|loop[15].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|DX_rstatus|loop[15].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[15].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[15].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[15].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[13].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[13].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[13].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[13].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[13].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[13].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[13].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \myprocessor|DX_rstatus|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[13].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[13].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[13].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[13].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[13].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[13].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[13].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[13].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \myprocessor|XM_rstatus|loop[13].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[13].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[13].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[13].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[13].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \myprocessor|calc_jump~4 (
// Equation(s):
// \myprocessor|calc_jump~4_combout  = (!\myprocessor|XM_rstatus|loop[12].a_dffe~q  & (!\myprocessor|XM_rstatus|loop[14].a_dffe~q  & (!\myprocessor|XM_rstatus|loop[15].a_dffe~q  & !\myprocessor|XM_rstatus|loop[13].a_dffe~q )))

	.dataa(\myprocessor|XM_rstatus|loop[12].a_dffe~q ),
	.datab(\myprocessor|XM_rstatus|loop[14].a_dffe~q ),
	.datac(\myprocessor|XM_rstatus|loop[15].a_dffe~q ),
	.datad(\myprocessor|XM_rstatus|loop[13].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|calc_jump~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|calc_jump~4 .lut_mask = 16'h0001;
defparam \myprocessor|calc_jump~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[6].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[6].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[6].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[6].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[6].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[6].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[6].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \myprocessor|DX_rstatus|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[6].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[6].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[6].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[6].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[6].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[6].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[6].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[6].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \myprocessor|XM_rstatus|loop[6].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[6].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[6].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[6].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[6].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \myprocessor|DX_rstatus|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|register30|loop[5].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[5].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[5].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[5].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[5].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[5].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[5].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[5].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \myprocessor|XM_rstatus|loop[5].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[5].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[5].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[5].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[5].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \myprocessor|DX_rstatus|loop[7].a_dffe~feeder (
// Equation(s):
// \myprocessor|DX_rstatus|loop[7].a_dffe~feeder_combout  = \myprocessor|my_regfile|register30|loop[7].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|my_regfile|register30|loop[7].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|DX_rstatus|loop[7].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[7].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|DX_rstatus|loop[7].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \myprocessor|DX_rstatus|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|DX_rstatus|loop[7].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \myprocessor|XM_rstatus|loop[7].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|DX_rstatus|loop[7].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[7].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[7].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[7].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \myprocessor|DX_rstatus|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_regfile|register30|loop[4].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_rstatus|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_rstatus|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_rstatus|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \myprocessor|XM_rstatus|loop[4].a_dffe~feeder (
// Equation(s):
// \myprocessor|XM_rstatus|loop[4].a_dffe~feeder_combout  = \myprocessor|DX_rstatus|loop[4].a_dffe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_rstatus|loop[4].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|XM_rstatus|loop[4].a_dffe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[4].a_dffe~feeder .lut_mask = 16'hFF00;
defparam \myprocessor|XM_rstatus|loop[4].a_dffe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \myprocessor|XM_rstatus|loop[4].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|XM_rstatus|loop[4].a_dffe~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_rstatus|loop[4].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_rstatus|loop[4].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_rstatus|loop[4].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \myprocessor|calc_jump~2 (
// Equation(s):
// \myprocessor|calc_jump~2_combout  = (!\myprocessor|XM_rstatus|loop[6].a_dffe~q  & (!\myprocessor|XM_rstatus|loop[5].a_dffe~q  & (!\myprocessor|XM_rstatus|loop[7].a_dffe~q  & !\myprocessor|XM_rstatus|loop[4].a_dffe~q )))

	.dataa(\myprocessor|XM_rstatus|loop[6].a_dffe~q ),
	.datab(\myprocessor|XM_rstatus|loop[5].a_dffe~q ),
	.datac(\myprocessor|XM_rstatus|loop[7].a_dffe~q ),
	.datad(\myprocessor|XM_rstatus|loop[4].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|calc_jump~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|calc_jump~2 .lut_mask = 16'h0001;
defparam \myprocessor|calc_jump~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \myprocessor|calc_jump~5 (
// Equation(s):
// \myprocessor|calc_jump~5_combout  = (\myprocessor|calc_jump~1_combout  & (\myprocessor|calc_jump~3_combout  & (\myprocessor|calc_jump~4_combout  & \myprocessor|calc_jump~2_combout )))

	.dataa(\myprocessor|calc_jump~1_combout ),
	.datab(\myprocessor|calc_jump~3_combout ),
	.datac(\myprocessor|calc_jump~4_combout ),
	.datad(\myprocessor|calc_jump~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|calc_jump~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|calc_jump~5 .lut_mask = 16'h8000;
defparam \myprocessor|calc_jump~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \myprocessor|calc_jump~6 (
// Equation(s):
// \myprocessor|calc_jump~6_combout  = (((!\myprocessor|XM_rstatus|loop[16].a_dffe~q  & \myprocessor|calc_jump~5_combout )) # (!\myprocessor|XM_ir|loop[28].a_dffe~q )) # (!\myprocessor|XM_ir|loop[29].a_dffe~q )

	.dataa(\myprocessor|XM_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.datac(\myprocessor|XM_rstatus|loop[16].a_dffe~q ),
	.datad(\myprocessor|calc_jump~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|calc_jump~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|calc_jump~6 .lut_mask = 16'h7F77;
defparam \myprocessor|calc_jump~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \myprocessor|calc_jump~0 (
// Equation(s):
// \myprocessor|calc_jump~0_combout  = (\myprocessor|XM_ir|loop[27].a_dffe~q  & (((\myprocessor|XM_ir|loop[29].a_dffe~q )))) # (!\myprocessor|XM_ir|loop[27].a_dffe~q  & (((!\myprocessor|XM_ir|loop[31].a_dffe~q  & \myprocessor|XM_ir|loop[28].a_dffe~q )) # 
// (!\myprocessor|XM_ir|loop[29].a_dffe~q )))

	.dataa(\myprocessor|XM_ir|loop[27].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.datad(\myprocessor|XM_ir|loop[29].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|calc_jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|calc_jump~0 .lut_mask = 16'hBA55;
defparam \myprocessor|calc_jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \myprocessor|calc_jump~7 (
// Equation(s):
// \myprocessor|calc_jump~7_combout  = (\myprocessor|XM_ir|loop[30].a_dffe~q ) # ((\myprocessor|calc_jump~0_combout ) # ((\myprocessor|XM_ir|loop[31].a_dffe~q  & \myprocessor|calc_jump~6_combout )))

	.dataa(\myprocessor|XM_ir|loop[30].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[31].a_dffe~q ),
	.datac(\myprocessor|calc_jump~6_combout ),
	.datad(\myprocessor|calc_jump~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|calc_jump~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|calc_jump~7 .lut_mask = 16'hFFEA;
defparam \myprocessor|calc_jump~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \myprocessor|decide_branch|out[1]~7 (
// Equation(s):
// \myprocessor|decide_branch|out[1]~7_combout  = (\myprocessor|decide_branch|out[10]~1_combout  & ((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~2_combout ) # ((!\myprocessor|decide_branch|out[10]~5_combout )))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (((\myprocessor|PC|loop[1].a_dffe~q  & \myprocessor|decide_branch|out[10]~5_combout ))))

	.dataa(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~2_combout ),
	.datab(\myprocessor|decide_branch|out[10]~1_combout ),
	.datac(\myprocessor|PC|loop[1].a_dffe~q ),
	.datad(\myprocessor|decide_branch|out[10]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[1]~7 .lut_mask = 16'hB8CC;
defparam \myprocessor|decide_branch|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \myprocessor|decide_branch|out[1] (
// Equation(s):
// \myprocessor|decide_branch|out [1] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[1]~7_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[1]~7_combout  & (\myprocessor|XM_readB|loop[1].a_dffe~q 
// )) # (!\myprocessor|decide_branch|out[1]~7_combout  & ((\myprocessor|XM_ir|loop[1].a_dffe~q )))))

	.dataa(\myprocessor|calc_jump~7_combout ),
	.datab(\myprocessor|XM_readB|loop[1].a_dffe~q ),
	.datac(\myprocessor|XM_ir|loop[1].a_dffe~q ),
	.datad(\myprocessor|decide_branch|out[1]~7_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [1]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[1] .lut_mask = 16'hEE50;
defparam \myprocessor|decide_branch|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \myprocessor|noop_0|out[0]~20 (
// Equation(s):
// \myprocessor|noop_0|out[0]~20_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[0].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(\myprocessor|FD_ir|loop[0].a_dffe ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[0]~20 .lut_mask = 16'h3030;
defparam \myprocessor|noop_0|out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \myprocessor|DX_ir|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[0]~20_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \myprocessor|noop_1|out[0]~4 (
// Equation(s):
// \myprocessor|noop_1|out[0]~4_combout  = (\myprocessor|DX_ir|loop[0].a_dffe~q  & !\myprocessor|stall_or~combout )

	.dataa(gnd),
	.datab(\myprocessor|DX_ir|loop[0].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|stall_or~combout ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[0]~4 .lut_mask = 16'h00CC;
defparam \myprocessor|noop_1|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N29
dffeas \myprocessor|XM_ir|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[0]~4_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \myprocessor|decide_branch|out[0]~6 (
// Equation(s):
// \myprocessor|decide_branch|out[0]~6_combout  = (\myprocessor|decide_branch|out[10]~1_combout  & (((\myprocessor|PC_adder_2|add0|full_adder1|my_xor~0_combout ) # (!\myprocessor|decide_branch|out[10]~5_combout )))) # 
// (!\myprocessor|decide_branch|out[10]~1_combout  & (\myprocessor|PC|loop[0].a_dffe~q  & ((\myprocessor|decide_branch|out[10]~5_combout ))))

	.dataa(\myprocessor|decide_branch|out[10]~1_combout ),
	.datab(\myprocessor|PC|loop[0].a_dffe~q ),
	.datac(\myprocessor|PC_adder_2|add0|full_adder1|my_xor~0_combout ),
	.datad(\myprocessor|decide_branch|out[10]~5_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[0]~6 .lut_mask = 16'hE4AA;
defparam \myprocessor|decide_branch|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \myprocessor|decide_branch|out[0] (
// Equation(s):
// \myprocessor|decide_branch|out [0] = (\myprocessor|calc_jump~7_combout  & (((\myprocessor|decide_branch|out[0]~6_combout )))) # (!\myprocessor|calc_jump~7_combout  & ((\myprocessor|decide_branch|out[0]~6_combout  & (\myprocessor|XM_readB|loop[0].a_dffe~q 
// )) # (!\myprocessor|decide_branch|out[0]~6_combout  & ((\myprocessor|XM_ir|loop[0].a_dffe~q )))))

	.dataa(\myprocessor|XM_readB|loop[0].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[0].a_dffe~q ),
	.datac(\myprocessor|calc_jump~7_combout ),
	.datad(\myprocessor|decide_branch|out[0]~6_combout ),
	.cin(gnd),
	.combout(\myprocessor|decide_branch|out [0]),
	.cout());
// synopsys translate_off
defparam \myprocessor|decide_branch|out[0] .lut_mask = 16'hFA0C;
defparam \myprocessor|decide_branch|out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\myprocessor|latch_values~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\resetn~input_o ),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\myprocessor|decide_branch|out [11],\myprocessor|decide_branch|out [10],\myprocessor|decide_branch|out [9],\myprocessor|decide_branch|out [8],\myprocessor|decide_branch|out [7],\myprocessor|decide_branch|out [6],\myprocessor|decide_branch|out [5],\myprocessor|decide_branch|out [4],
\myprocessor|decide_branch|out [3],\myprocessor|decide_branch|out [2],\myprocessor|decide_branch|out [1],\myprocessor|decide_branch|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .clk1_output_clock_enable = "ena1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "imem.mif";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "CP4_processor_netid:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myprocessor|myimem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EFEE3F3D3003;
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \myprocessor|noop_0|out[29]~1 (
// Equation(s):
// \myprocessor|noop_0|out[29]~1_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[29].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[29].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[29]~1 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \myprocessor|DX_ir|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[29]~1_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \myprocessor|mul_or_div_started~0 (
// Equation(s):
// \myprocessor|mul_or_div_started~0_combout  = (!\myprocessor|DX_ir|loop[28].a_dffe~q  & (\myprocessor|DX_ir|loop[3].a_dffe~q  & \myprocessor|DX_ir|loop[4].a_dffe~q ))

	.dataa(\myprocessor|DX_ir|loop[28].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[3].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[4].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|mul_or_div_started~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|mul_or_div_started~0 .lut_mask = 16'h4400;
defparam \myprocessor|mul_or_div_started~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \myprocessor|mul_or_div_started (
// Equation(s):
// \myprocessor|mul_or_div_started~combout  = (!\myprocessor|DX_ir|loop[29].a_dffe~q  & (!\myprocessor|DX_ir|loop[27].a_dffe~q  & (\myprocessor|mul_or_div_started~0_combout  & \myprocessor|X_control|and_7~0_combout )))

	.dataa(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.datac(\myprocessor|mul_or_div_started~0_combout ),
	.datad(\myprocessor|X_control|and_7~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|mul_or_div_started~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|mul_or_div_started .lut_mask = 16'h1000;
defparam \myprocessor|mul_or_div_started .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \myprocessor|a_dffe~0 (
// Equation(s):
// \myprocessor|a_dffe~0_combout  = (\myprocessor|a_dffe~q  & ((!\myprocessor|mul_or_div_started~combout ) # (!\myprocessor|my_multdiv|data_resultRDY~0_combout ))) # (!\myprocessor|a_dffe~q  & ((\myprocessor|mul_or_div_started~combout )))

	.dataa(\myprocessor|my_multdiv|data_resultRDY~0_combout ),
	.datab(gnd),
	.datac(\myprocessor|a_dffe~q ),
	.datad(\myprocessor|mul_or_div_started~combout ),
	.cin(gnd),
	.combout(\myprocessor|a_dffe~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|a_dffe~0 .lut_mask = 16'h5FF0;
defparam \myprocessor|a_dffe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \myprocessor|a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|a_dffe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|a_dffe .is_wysiwyg = "true";
defparam \myprocessor|a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \myprocessor|mul_or_div_started~1 (
// Equation(s):
// \myprocessor|mul_or_div_started~1_combout  = (!\myprocessor|a_dffe~q  & \myprocessor|mul_or_div_started~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|a_dffe~q ),
	.datad(\myprocessor|mul_or_div_started~combout ),
	.cin(gnd),
	.combout(\myprocessor|mul_or_div_started~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|mul_or_div_started~1 .lut_mask = 16'h0F00;
defparam \myprocessor|mul_or_div_started~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \myprocessor|my_multdiv|myCounter|dff4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|myCounter|dff4~0_combout ),
	.asdata(vcc),
	.clrn(!\myprocessor|mul_or_div_started~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|dff4 .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|myCounter|dff4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & \myprocessor|my_multdiv|myCounter|dff4~q )

	.dataa(gnd),
	.datab(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datac(gnd),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0 .lut_mask = 16'hCC00;
defparam \myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \myprocessor|my_multdiv|myCounter|WideOr4~5 (
// Equation(s):
// \myprocessor|my_multdiv|myCounter|WideOr4~5_combout  = ((\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout  & (\myprocessor|my_multdiv|myCounter|dff1~q  & \myprocessor|my_multdiv|myCounter|dff2~q ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q )

	.dataa(\myprocessor|my_multdiv|divide|shift_one|select8|out[8]~0_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|myCounter|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|WideOr4~5 .lut_mask = 16'h8F0F;
defparam \myprocessor|my_multdiv|myCounter|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \myprocessor|my_multdiv|myCounter|dff0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|myCounter|WideOr4~5_combout ),
	.asdata(vcc),
	.clrn(!\myprocessor|mul_or_div_started~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|dff0 .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|myCounter|dff0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \myprocessor|my_multdiv|myCounter|WideOr3~0 (
// Equation(s):
// \myprocessor|my_multdiv|myCounter|WideOr3~0_combout  = (\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|myCounter|dff2~q  & \myprocessor|my_multdiv|myCounter|dff3~q )) # (!\myprocessor|my_multdiv|myCounter|dff1~q ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & (((\myprocessor|my_multdiv|myCounter|dff1~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|myCounter|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|WideOr3~0 .lut_mask = 16'hDA5A;
defparam \myprocessor|my_multdiv|myCounter|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \myprocessor|my_multdiv|myCounter|WideOr3~1 (
// Equation(s):
// \myprocessor|my_multdiv|myCounter|WideOr3~1_combout  = (\myprocessor|my_multdiv|myCounter|dff4~q  & (((\myprocessor|my_multdiv|myCounter|WideOr3~0_combout )))) # (!\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|dff0~q  $ 
// ((\myprocessor|my_multdiv|myCounter|dff1~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|myCounter|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|WideOr3~1 .lut_mask = 16'hDE12;
defparam \myprocessor|my_multdiv|myCounter|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \myprocessor|my_multdiv|myCounter|dff1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|myCounter|WideOr3~1_combout ),
	.asdata(vcc),
	.clrn(!\myprocessor|mul_or_div_started~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|dff1 .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|myCounter|dff1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \myprocessor|my_multdiv|myCounter|WideOr4~4 (
// Equation(s):
// \myprocessor|my_multdiv|myCounter|WideOr4~4_combout  = (\myprocessor|my_multdiv|myCounter|dff1~q  & \myprocessor|my_multdiv|myCounter|dff2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|myCounter|dff1~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff2~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|WideOr4~4 .lut_mask = 16'hF000;
defparam \myprocessor|my_multdiv|myCounter|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|myCounter|WideOr1~0 (
// Equation(s):
// \myprocessor|my_multdiv|myCounter|WideOr1~0_combout  = (\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & ((\myprocessor|my_multdiv|myCounter|dff0~q  & ((\myprocessor|my_multdiv|myCounter|dff4~q ) # (!\myprocessor|my_multdiv|myCounter|dff3~q ))) # 
// (!\myprocessor|my_multdiv|myCounter|dff0~q  & (\myprocessor|my_multdiv|myCounter|dff3~q )))) # (!\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & (((\myprocessor|my_multdiv|myCounter|dff3~q ))))

	.dataa(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.datab(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.datac(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datad(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|myCounter|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|WideOr1~0 .lut_mask = 16'hF878;
defparam \myprocessor|my_multdiv|myCounter|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \myprocessor|my_multdiv|myCounter|dff3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|myCounter|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(!\myprocessor|mul_or_div_started~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|myCounter|dff3 .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|myCounter|dff3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|set_result_RDY_and~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout  = (\myprocessor|my_multdiv|myCounter|dff3~q  & (\myprocessor|my_multdiv|myCounter|dff4~q  & (\myprocessor|my_multdiv|myCounter|WideOr4~4_combout  & \myprocessor|my_multdiv|myCounter|dff0~q )))

	.dataa(\myprocessor|my_multdiv|myCounter|dff3~q ),
	.datab(\myprocessor|my_multdiv|myCounter|dff4~q ),
	.datac(\myprocessor|my_multdiv|myCounter|WideOr4~4_combout ),
	.datad(\myprocessor|my_multdiv|myCounter|dff0~q ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|set_result_RDY_and~0 .lut_mask = 16'h8000;
defparam \myprocessor|my_multdiv|multiply|set_result_RDY_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \myprocessor|my_multdiv|multiply|store_optype~0 (
// Equation(s):
// \myprocessor|my_multdiv|multiply|store_optype~0_combout  = (\myprocessor|my_multdiv|multiply|store_optype~q ) # (\myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|multiply|store_optype~q ),
	.datad(\myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|multiply|store_optype~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|store_optype~0 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|multiply|store_optype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \myprocessor|mul_start_and (
// Equation(s):
// \myprocessor|mul_start_and~combout  = (!\myprocessor|a_dffe~q  & (!\myprocessor|DX_ir|loop[2].a_dffe~q  & \myprocessor|X_control|and_7~2_combout ))

	.dataa(\myprocessor|a_dffe~q ),
	.datab(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|X_control|and_7~2_combout ),
	.cin(gnd),
	.combout(\myprocessor|mul_start_and~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|mul_start_and .lut_mask = 16'h1100;
defparam \myprocessor|mul_start_and .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \myprocessor|my_multdiv|multiply|store_optype (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|my_multdiv|multiply|store_optype~0_combout ),
	.asdata(vcc),
	.clrn(!\myprocessor|mul_start_and~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|multiply|store_optype~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|multiply|store_optype .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|multiply|store_optype .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \myprocessor|my_multdiv|divide|store_optype~0 (
// Equation(s):
// \myprocessor|my_multdiv|divide|store_optype~0_combout  = (\myprocessor|my_multdiv|divide|store_optype~q ) # (\myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myprocessor|my_multdiv|divide|store_optype~q ),
	.datad(\myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|divide|store_optype~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|store_optype~0 .lut_mask = 16'hFFF0;
defparam \myprocessor|my_multdiv|divide|store_optype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \myprocessor|div_start_and (
// Equation(s):
// \myprocessor|div_start_and~combout  = (\myprocessor|X_control|and_7~2_combout  & (\myprocessor|DX_ir|loop[2].a_dffe~q  & !\myprocessor|a_dffe~q ))

	.dataa(\myprocessor|X_control|and_7~2_combout ),
	.datab(\myprocessor|DX_ir|loop[2].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|div_start_and~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|div_start_and .lut_mask = 16'h0088;
defparam \myprocessor|div_start_and .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \myprocessor|my_multdiv|divide|store_optype (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|my_multdiv|divide|store_optype~0_combout ),
	.clrn(!\myprocessor|div_start_and~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|my_multdiv|divide|store_optype~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|my_multdiv|divide|store_optype .is_wysiwyg = "true";
defparam \myprocessor|my_multdiv|divide|store_optype .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \myprocessor|my_multdiv|data_resultRDY~0 (
// Equation(s):
// \myprocessor|my_multdiv|data_resultRDY~0_combout  = (\myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout  & ((\myprocessor|my_multdiv|updated_optype~0_combout  & ((!\myprocessor|my_multdiv|divide|store_optype~q ))) # 
// (!\myprocessor|my_multdiv|updated_optype~0_combout  & (!\myprocessor|my_multdiv|multiply|store_optype~q ))))

	.dataa(\myprocessor|my_multdiv|multiply|store_optype~q ),
	.datab(\myprocessor|my_multdiv|updated_optype~0_combout ),
	.datac(\myprocessor|my_multdiv|divide|store_optype~q ),
	.datad(\myprocessor|my_multdiv|multiply|set_result_RDY_and~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|my_multdiv|data_resultRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|my_multdiv|data_resultRDY~0 .lut_mask = 16'h1D00;
defparam \myprocessor|my_multdiv|data_resultRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \myprocessor|latch_values~0 (
// Equation(s):
// \myprocessor|latch_values~0_combout  = (\myprocessor|mul_or_div_started~combout  & (\myprocessor|my_multdiv|data_resultRDY~0_combout )) # (!\myprocessor|mul_or_div_started~combout  & ((!\myprocessor|a_dffe~q )))

	.dataa(\myprocessor|my_multdiv|data_resultRDY~0_combout ),
	.datab(\myprocessor|a_dffe~q ),
	.datac(\myprocessor|mul_or_div_started~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myprocessor|latch_values~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|latch_values~0 .lut_mask = 16'hA3A3;
defparam \myprocessor|latch_values~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \myprocessor|noop_0|out[27]~0 (
// Equation(s):
// \myprocessor|noop_0|out[27]~0_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|FD_ir|loop[27].a_dffe )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|FD_ir|loop[27].a_dffe ),
	.cin(gnd),
	.combout(\myprocessor|noop_0|out[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_0|out[27]~0 .lut_mask = 16'h3300;
defparam \myprocessor|noop_0|out[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N29
dffeas \myprocessor|DX_ir|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_0|out[27]~0_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_ir|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_ir|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \myprocessor|noop_1|out[27]~29 (
// Equation(s):
// \myprocessor|noop_1|out[27]~29_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[27].a_dffe~q )

	.dataa(gnd),
	.datab(\myprocessor|stall_or~combout ),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[27].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[27]~29 .lut_mask = 16'h3300;
defparam \myprocessor|noop_1|out[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \myprocessor|XM_ir|loop[27].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[27]~29_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[27].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[27].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[27].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \myprocessor|is_branch~0 (
// Equation(s):
// \myprocessor|is_branch~0_combout  = (!\myprocessor|XM_ir|loop[27].a_dffe~q  & (!\myprocessor|XM_ir|loop[31].a_dffe~q  & !\myprocessor|XM_ir|loop[30].a_dffe~q ))

	.dataa(\myprocessor|XM_ir|loop[27].a_dffe~q ),
	.datab(\myprocessor|XM_ir|loop[31].a_dffe~q ),
	.datac(gnd),
	.datad(\myprocessor|XM_ir|loop[30].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|is_branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|is_branch~0 .lut_mask = 16'h0011;
defparam \myprocessor|is_branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \myprocessor|stall_or (
// Equation(s):
// \myprocessor|stall_or~combout  = ((\myprocessor|is_branch~0_combout  & (\myprocessor|XM_take_branch~q  & \myprocessor|XM_ir|loop[28].a_dffe~q ))) # (!\myprocessor|calc_jump~7_combout )

	.dataa(\myprocessor|is_branch~0_combout ),
	.datab(\myprocessor|XM_take_branch~q ),
	.datac(\myprocessor|calc_jump~7_combout ),
	.datad(\myprocessor|XM_ir|loop[28].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|stall_or~combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|stall_or .lut_mask = 16'h8F0F;
defparam \myprocessor|stall_or .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \myprocessor|noop_1|out[29]~31 (
// Equation(s):
// \myprocessor|noop_1|out[29]~31_combout  = (!\myprocessor|stall_or~combout  & \myprocessor|DX_ir|loop[29].a_dffe~q )

	.dataa(\myprocessor|stall_or~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myprocessor|DX_ir|loop[29].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|noop_1|out[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|noop_1|out[29]~31 .lut_mask = 16'h5500;
defparam \myprocessor|noop_1|out[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \myprocessor|XM_ir|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|noop_1|out[29]~31_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_ir|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_ir|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_ir|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \myprocessor|MW_ir|loop[29].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|XM_ir|loop[29].a_dffe~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|MW_ir|loop[29].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|MW_ir|loop[29].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \myprocessor|select_write_data_1|out[0]~28 (
// Equation(s):
// \myprocessor|select_write_data_1|out[0]~28_combout  = (!\myprocessor|MW_ir|loop[29].a_dffe~q  & (\myprocessor|MW_pc_plus_one|loop[0].a_dffe~q  & \myprocessor|W_control|and_13~0_combout ))

	.dataa(gnd),
	.datab(\myprocessor|MW_ir|loop[29].a_dffe~q ),
	.datac(\myprocessor|MW_pc_plus_one|loop[0].a_dffe~q ),
	.datad(\myprocessor|W_control|and_13~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|select_write_data_1|out[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|select_write_data_1|out[0]~28 .lut_mask = 16'h3000;
defparam \myprocessor|select_write_data_1|out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[0]~2 (
// Equation(s):
// \myprocessor|choose_readB_data|out[0]~2_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~7_combout  & ((\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & ((\myprocessor|my_regfile|register30|loop[0].a_dffe~q ))) # 
// (!\myprocessor|DX_readB|loop[11].a_dffe~6_combout  & (\myprocessor|select_write_data_1|out[0]~73_combout ))))

	.dataa(\myprocessor|DX_readB|loop[11].a_dffe~6_combout ),
	.datab(\myprocessor|DX_readB|loop[11].a_dffe~7_combout ),
	.datac(\myprocessor|select_write_data_1|out[0]~73_combout ),
	.datad(\myprocessor|my_regfile|register30|loop[0].a_dffe~q ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[0]~2 .lut_mask = 16'hC840;
defparam \myprocessor|choose_readB_data|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \myprocessor|choose_readB_data|out[0]~4 (
// Equation(s):
// \myprocessor|choose_readB_data|out[0]~4_combout  = (\myprocessor|DX_readB|loop[11].a_dffe~9_combout  & ((\myprocessor|choose_readB_data|out[0]~2_combout ) # ((\myprocessor|my_regfile|register31|loop[0].a_dffe~q  & 
// \myprocessor|choose_readB_data|out[0]~3_combout ))))

	.dataa(\myprocessor|my_regfile|register31|loop[0].a_dffe~q ),
	.datab(\myprocessor|choose_readB_data|out[0]~3_combout ),
	.datac(\myprocessor|choose_readB_data|out[0]~2_combout ),
	.datad(\myprocessor|DX_readB|loop[11].a_dffe~9_combout ),
	.cin(gnd),
	.combout(\myprocessor|choose_readB_data|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|choose_readB_data|out[0]~4 .lut_mask = 16'hF800;
defparam \myprocessor|choose_readB_data|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \myprocessor|DX_readB|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myprocessor|choose_readB_data|out[0]~4_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|DX_readB|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|DX_readB|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|DX_readB|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \myprocessor|lw_1|out[0]~0 (
// Equation(s):
// \myprocessor|lw_1|out[0]~0_combout  = (!\myprocessor|and_3~10_combout  & ((\myprocessor|and_1~0_combout  & (\myprocessor|XM_op_result|loop[0].a_dffe~q )) # (!\myprocessor|and_1~0_combout  & ((\myprocessor|DX_readB|loop[0].a_dffe~q )))))

	.dataa(\myprocessor|XM_op_result|loop[0].a_dffe~q ),
	.datab(\myprocessor|and_3~10_combout ),
	.datac(\myprocessor|DX_readB|loop[0].a_dffe~q ),
	.datad(\myprocessor|and_1~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[0]~0 .lut_mask = 16'h2230;
defparam \myprocessor|lw_1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \myprocessor|lw_1|out[0]~1 (
// Equation(s):
// \myprocessor|lw_1|out[0]~1_combout  = (\myprocessor|lw_1|out[0]~0_combout ) # ((\myprocessor|and_3~10_combout  & ((\myprocessor|select_write_data_1|out[0]~28_combout ) # (\myprocessor|select_write_data_1|out[0]~29_combout ))))

	.dataa(\myprocessor|select_write_data_1|out[0]~28_combout ),
	.datab(\myprocessor|select_write_data_1|out[0]~29_combout ),
	.datac(\myprocessor|and_3~10_combout ),
	.datad(\myprocessor|lw_1|out[0]~0_combout ),
	.cin(gnd),
	.combout(\myprocessor|lw_1|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myprocessor|lw_1|out[0]~1 .lut_mask = 16'hFFE0;
defparam \myprocessor|lw_1|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \myprocessor|XM_readB|loop[0].a_dffe (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myprocessor|lw_1|out[0]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myprocessor|latch_values~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myprocessor|XM_readB|loop[0].a_dffe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myprocessor|XM_readB|loop[0].a_dffe .is_wysiwyg = "true";
defparam \myprocessor|XM_readB|loop[0].a_dffe .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \ps2_clock~input (
	.i(ps2_clock),
	.ibar(gnd),
	.o(\ps2_clock~input_o ));
// synopsys translate_off
defparam \ps2_clock~input .bus_hold = "false";
defparam \ps2_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

assign debug_data_in[0] = \debug_data_in[0]~output_o ;

assign debug_data_in[1] = \debug_data_in[1]~output_o ;

assign debug_data_in[2] = \debug_data_in[2]~output_o ;

assign debug_data_in[3] = \debug_data_in[3]~output_o ;

assign debug_data_in[4] = \debug_data_in[4]~output_o ;

assign debug_data_in[5] = \debug_data_in[5]~output_o ;

assign debug_data_in[6] = \debug_data_in[6]~output_o ;

assign debug_data_in[7] = \debug_data_in[7]~output_o ;

assign debug_data_in[8] = \debug_data_in[8]~output_o ;

assign debug_data_in[9] = \debug_data_in[9]~output_o ;

assign debug_data_in[10] = \debug_data_in[10]~output_o ;

assign debug_data_in[11] = \debug_data_in[11]~output_o ;

assign debug_data_in[12] = \debug_data_in[12]~output_o ;

assign debug_data_in[13] = \debug_data_in[13]~output_o ;

assign debug_data_in[14] = \debug_data_in[14]~output_o ;

assign debug_data_in[15] = \debug_data_in[15]~output_o ;

assign debug_data_in[16] = \debug_data_in[16]~output_o ;

assign debug_data_in[17] = \debug_data_in[17]~output_o ;

assign debug_data_in[18] = \debug_data_in[18]~output_o ;

assign debug_data_in[19] = \debug_data_in[19]~output_o ;

assign debug_data_in[20] = \debug_data_in[20]~output_o ;

assign debug_data_in[21] = \debug_data_in[21]~output_o ;

assign debug_data_in[22] = \debug_data_in[22]~output_o ;

assign debug_data_in[23] = \debug_data_in[23]~output_o ;

assign debug_data_in[24] = \debug_data_in[24]~output_o ;

assign debug_data_in[25] = \debug_data_in[25]~output_o ;

assign debug_data_in[26] = \debug_data_in[26]~output_o ;

assign debug_data_in[27] = \debug_data_in[27]~output_o ;

assign debug_data_in[28] = \debug_data_in[28]~output_o ;

assign debug_data_in[29] = \debug_data_in[29]~output_o ;

assign debug_data_in[30] = \debug_data_in[30]~output_o ;

assign debug_data_in[31] = \debug_data_in[31]~output_o ;

assign debug_addr[0] = \debug_addr[0]~output_o ;

assign debug_addr[1] = \debug_addr[1]~output_o ;

assign debug_addr[2] = \debug_addr[2]~output_o ;

assign debug_addr[3] = \debug_addr[3]~output_o ;

assign debug_addr[4] = \debug_addr[4]~output_o ;

assign debug_addr[5] = \debug_addr[5]~output_o ;

assign debug_addr[6] = \debug_addr[6]~output_o ;

assign debug_addr[7] = \debug_addr[7]~output_o ;

assign debug_addr[8] = \debug_addr[8]~output_o ;

assign debug_addr[9] = \debug_addr[9]~output_o ;

assign debug_addr[10] = \debug_addr[10]~output_o ;

assign debug_addr[11] = \debug_addr[11]~output_o ;

assign leds[0] = \leds[0]~output_o ;

assign leds[1] = \leds[1]~output_o ;

assign leds[2] = \leds[2]~output_o ;

assign leds[3] = \leds[3]~output_o ;

assign leds[4] = \leds[4]~output_o ;

assign leds[5] = \leds[5]~output_o ;

assign leds[6] = \leds[6]~output_o ;

assign leds[7] = \leds[7]~output_o ;

assign lcd_data[0] = \lcd_data[0]~output_o ;

assign lcd_data[1] = \lcd_data[1]~output_o ;

assign lcd_data[2] = \lcd_data[2]~output_o ;

assign lcd_data[3] = \lcd_data[3]~output_o ;

assign lcd_data[4] = \lcd_data[4]~output_o ;

assign lcd_data[5] = \lcd_data[5]~output_o ;

assign lcd_data[6] = \lcd_data[6]~output_o ;

assign lcd_data[7] = \lcd_data[7]~output_o ;

assign lcd_rw = \lcd_rw~output_o ;

assign lcd_en = \lcd_en~output_o ;

assign lcd_rs = \lcd_rs~output_o ;

assign lcd_on = \lcd_on~output_o ;

assign lcd_blon = \lcd_blon~output_o ;

assign seg1[0] = \seg1[0]~output_o ;

assign seg1[1] = \seg1[1]~output_o ;

assign seg1[2] = \seg1[2]~output_o ;

assign seg1[3] = \seg1[3]~output_o ;

assign seg1[4] = \seg1[4]~output_o ;

assign seg1[5] = \seg1[5]~output_o ;

assign seg1[6] = \seg1[6]~output_o ;

assign seg2[0] = \seg2[0]~output_o ;

assign seg2[1] = \seg2[1]~output_o ;

assign seg2[2] = \seg2[2]~output_o ;

assign seg2[3] = \seg2[3]~output_o ;

assign seg2[4] = \seg2[4]~output_o ;

assign seg2[5] = \seg2[5]~output_o ;

assign seg2[6] = \seg2[6]~output_o ;

assign seg3[0] = \seg3[0]~output_o ;

assign seg3[1] = \seg3[1]~output_o ;

assign seg3[2] = \seg3[2]~output_o ;

assign seg3[3] = \seg3[3]~output_o ;

assign seg3[4] = \seg3[4]~output_o ;

assign seg3[5] = \seg3[5]~output_o ;

assign seg3[6] = \seg3[6]~output_o ;

assign seg4[0] = \seg4[0]~output_o ;

assign seg4[1] = \seg4[1]~output_o ;

assign seg4[2] = \seg4[2]~output_o ;

assign seg4[3] = \seg4[3]~output_o ;

assign seg4[4] = \seg4[4]~output_o ;

assign seg4[5] = \seg4[5]~output_o ;

assign seg4[6] = \seg4[6]~output_o ;

assign seg5[0] = \seg5[0]~output_o ;

assign seg5[1] = \seg5[1]~output_o ;

assign seg5[2] = \seg5[2]~output_o ;

assign seg5[3] = \seg5[3]~output_o ;

assign seg5[4] = \seg5[4]~output_o ;

assign seg5[5] = \seg5[5]~output_o ;

assign seg5[6] = \seg5[6]~output_o ;

assign seg6[0] = \seg6[0]~output_o ;

assign seg6[1] = \seg6[1]~output_o ;

assign seg6[2] = \seg6[2]~output_o ;

assign seg6[3] = \seg6[3]~output_o ;

assign seg6[4] = \seg6[4]~output_o ;

assign seg6[5] = \seg6[5]~output_o ;

assign seg6[6] = \seg6[6]~output_o ;

assign seg7[0] = \seg7[0]~output_o ;

assign seg7[1] = \seg7[1]~output_o ;

assign seg7[2] = \seg7[2]~output_o ;

assign seg7[3] = \seg7[3]~output_o ;

assign seg7[4] = \seg7[4]~output_o ;

assign seg7[5] = \seg7[5]~output_o ;

assign seg7[6] = \seg7[6]~output_o ;

assign seg8[0] = \seg8[0]~output_o ;

assign seg8[1] = \seg8[1]~output_o ;

assign seg8[2] = \seg8[2]~output_o ;

assign seg8[3] = \seg8[3]~output_o ;

assign seg8[4] = \seg8[4]~output_o ;

assign seg8[5] = \seg8[5]~output_o ;

assign seg8[6] = \seg8[6]~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign VGA_BLANK = \VGA_BLANK~output_o ;

assign VGA_SYNC = \VGA_SYNC~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign ps2_clock = \ps2_clock~output_o ;

assign ps2_data = \ps2_data~output_o ;

endmodule
