m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/sim_pwm
T_opt
!s110 1749082255
VG<`j5GEnIYO2Ei;`UJ_NS1
04 6 4 work pwm_tf fast 0
=6-ac675dfda9e9-6840e08f-194-5c64
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vpwm
2D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v
Z4 !s110 1749082252
!i10b 1
!s100 [l8Qg?]X9bD;;@^U;a:EM3
I<X>VI`^82h:>d?QO>kX041
R2
w1749082247
8D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v
FD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v
!i122 6
L0 1 62
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1749082252.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vpwm_tf
2D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v
R4
!i10b 1
!s100 7o1`7kPDQQIH<0OFMMc610
IYK@3Ef6AiLR7mkaCdn[Y_3
R2
w1749080394
8D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v
!i122 7
L0 18 39
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v|
!i113 0
R8
R3
