./bin/champsim --warmup_instructions=25000000 --simulation_instructions=25000000 ./traces/603.bwaves_s-1740B.champsimtrace.xz 

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Plus Stride Prefetcher 2 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 2 min 10 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 2 min 44 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23393044 heartbeat IPC: 0.620786 cumulative IPC: 0.349955 (Simulation time: 0 hr 4 min 34 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 51955562 heartbeat IPC: 0.350109 cumulative IPC: 0.350058 (Simulation time: 0 hr 7 min 33 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 80518111 heartbeat IPC: 0.350109 cumulative IPC: 0.350078 (Simulation time: 0 hr 9 min 50 sec) 
Finished CPU 0 instructions: 25000000 cycles: 71412623 cumulative IPC: 0.350078 (Simulation time: 0 hr 9 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.350078 instructions: 25000000 cycles: 71412623
cpu0_DTLB TOTAL     ACCESS:    7858264  HIT:    7829058  MISS:      29206
cpu0_DTLB LOAD      ACCESS:    7302834  HIT:    7278494  MISS:      24340
cpu0_DTLB RFO       ACCESS:     555430  HIT:     550564  MISS:       4866
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.7011 cycles
cpu0_ITLB TOTAL     ACCESS:    2203597  HIT:    2203597  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2203597  HIT:    2203597  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29206  HIT:      21782  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24340  HIT:      17106  MISS:       7234
cpu0_STLB RFO       ACCESS:       4866  HIT:       4676  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.746 cycles
cpu0_L1D TOTAL     ACCESS:    7902144  HIT:    7401892  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6505648  HIT:    6018021  MISS:     487627
cpu0_L1D RFO       ACCESS:    1389072  HIT:    1376891  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1160 cycles
cpu0_L2C TOTAL     ACCESS:     933434  HIT:     443889  MISS:     489545
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24529  MISS:     463098
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     420815  HIT:     406569  MISS:      14246
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        424  MISS:         20
cpu0_L2C PREFETCH  REQUESTED:     463339  ISSUED:     432607  USEFUL:      14244  USELESS:          2
cpu0_L2C AVERAGE MISS LATENCY: 1211.67 cycles
LLC TOTAL     ACCESS:     504161  HIT:      14831  MISS:     489330
LLC LOAD      ACCESS:     463098  HIT:        208  MISS:     462890
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:      16700  HIT:       2460  MISS:      14240
LLC WRITEBACK ACCESS:      12162  HIT:      12159  MISS:          3
LLC TRANSLATION ACCESS:         20  HIT:          4  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1200.07 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         20  ROW_BUFFER_MISS:     489307
 DBUS AVG_CONGESTED_CYCLE:    3.99959
 WQ ROW_BUFFER_HIT:       2824  ROW_BUFFER_MISS:       9506  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.177
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
