#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 22 08:10:30 2022
# Process ID: 16284
# Current directory: D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19328 D:\File Projects VIVADO\AES_4-20220522T010928Z-001\AES_4\AES_4.xpr
# Log file: D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/vivado.log
# Journal file: D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Home/AES_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 784.816 ; gain = 72.379
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/AES.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/addRoundKey.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addRoundKey
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/control256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_256
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/control_DEC_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_DEC_256
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/invMixCol.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invMix1Column
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/invMixColumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invMixColumns
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/invRounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invRound
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/invSbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invSBox
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/invShiftRows.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_shift_row
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/invSubBytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invsub_bytes
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/keyExp256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity key_schedule_256
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/keyRAM256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRAM256
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/mixCol.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixcolumn32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/mixColumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mix_column
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity round
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sbox
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/sbox4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_box_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/shift256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift256
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/shift256dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift256dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/shiftRows.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_row
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/subBytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_bytes
INFO: [VRFC 10-163] Analyzing VHDL file "D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.srcs/sources_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 062b8d0a329c43089f388f3d2a27d831 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aes_tb_behav xil_defaultlib.aes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.shift256 [shift256_default]
Compiling architecture beh of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.sub_bytes [sub_bytes_default]
Compiling architecture beh of entity xil_defaultlib.shift_row [shift_row_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn32 [mixcolumn32_default]
Compiling architecture behavioral of entity xil_defaultlib.mix_column [mix_column_default]
Compiling architecture behavioral of entity xil_defaultlib.addRoundKey [addroundkey_default]
Compiling architecture beh of entity xil_defaultlib.round [round_default]
Compiling architecture beh of entity xil_defaultlib.s_box_4 [s_box_4_default]
Compiling architecture beh of entity xil_defaultlib.key_schedule_256 [key_schedule_256_default]
Compiling architecture behavioral of entity xil_defaultlib.SRAM256 [sram256_default]
Compiling architecture beh of entity xil_defaultlib.control_256 [control_256_default]
Compiling architecture beh of entity xil_defaultlib.aes [aes_default]
Compiling architecture bench of entity xil_defaultlib.aes_tb
Built simulation snapshot aes_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 804.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/File Projects VIVADO/AES_4-20220522T010928Z-001/AES_4/AES_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source aes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 810.074 ; gain = 5.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 22 08:24:52 2022...
