

================================================================
== Vivado HLS Report for 'merlin_memcpy_0_0'
================================================================
* Date:           Thu Dec 12 01:07:40 2019

* Version:        2019.1.op (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        gcnconv_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  128092|  128092|  128092|  128092|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+--------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- merlinL0  |  128090|  128090|        10|          1|          1|  128082|    yes   |
        +------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     2392|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       66|    -|
|Register             |        0|      -|      816|       96|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      816|     2554|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |add_ln36_1_fu_157_p2               |     +    |      0|  0|    59|          59|          59|
    |add_ln36_2_fu_169_p2               |     +    |      0|  0|    17|          15|          17|
    |add_ln36_3_fu_195_p2               |     +    |      0|  0|    18|          18|          18|
    |add_ln36_fu_130_p2                 |     +    |      0|  0|    18|          17|          18|
    |i_fu_120_p2                        |     +    |      0|  0|    17|          17|           1|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|     2|           1|           1|
    |ap_ext_blocking_cur_n              |    and   |      0|  0|     2|           1|           1|
    |ap_ext_blocking_n                  |    and   |      0|  0|     2|           1|           2|
    |ap_int_blocking_n                  |    and   |      0|  0|     2|           2|           2|
    |ap_str_blocking_n                  |    and   |      0|  0|     2|           2|           2|
    |icmp_ln31_fu_114_p2                |   icmp   |      0|  0|    20|          17|          13|
    |icmp_ln36_fu_163_p2                |   icmp   |      0|  0|    20|          17|          16|
    |lshr_ln36_fu_222_p2                |   lshr   |      0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|     2|           1|           1|
    |select_ln36_1_fu_187_p3            |  select  |      0|  0|    17|           1|           1|
    |select_ln36_fu_175_p3              |  select  |      0|  0|    17|           1|          17|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|     2|           2|           1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0|  2392|         686|         685|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9  |   9|          2|    1|          2|
    |i_0_reg_103              |   9|          2|   17|         34|
    |src_blk_n_AR             |   9|          2|    1|          2|
    |src_blk_n_R              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  66|         14|   22|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln36_1_reg_255       |   59|   0|   59|          0|
    |add_ln36_3_reg_260       |   18|   0|   18|          0|
    |ap_CS_fsm                |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |    1|   0|    1|          0|
    |i_0_reg_103              |   17|   0|   17|          0|
    |icmp_ln31_reg_241        |    1|   0|    1|          0|
    |src_addr_read_reg_271    |  512|   0|  512|          0|
    |trunc_ln36_reg_250       |    4|   0|    4|          0|
    |add_ln36_3_reg_260       |   64|  32|   18|          0|
    |icmp_ln31_reg_241        |   64|  32|    1|          0|
    |trunc_ln36_reg_250       |   64|  32|    4|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  816|  96|  647|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|ap_done             | out |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|ap_ext_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|ap_str_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|ap_int_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_0.0 | return value |
|dst_address0        | out |   18|  ap_memory |        dst        |     array    |
|dst_ce0             | out |    1|  ap_memory |        dst        |     array    |
|dst_we0             | out |    1|  ap_memory |        dst        |     array    |
|dst_d0              | out |   32|  ap_memory |        dst        |     array    |
|m_axi_src_AWVALID   | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_AWREADY   |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_AWADDR    | out |   64|    m_axi   |        src        |    pointer   |
|m_axi_src_AWID      | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_AWLEN     | out |   32|    m_axi   |        src        |    pointer   |
|m_axi_src_AWSIZE    | out |    3|    m_axi   |        src        |    pointer   |
|m_axi_src_AWBURST   | out |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_AWLOCK    | out |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_AWCACHE   | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_AWPROT    | out |    3|    m_axi   |        src        |    pointer   |
|m_axi_src_AWQOS     | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_AWREGION  | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_AWUSER    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WVALID    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WREADY    |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WDATA     | out |  512|    m_axi   |        src        |    pointer   |
|m_axi_src_WSTRB     | out |   64|    m_axi   |        src        |    pointer   |
|m_axi_src_WLAST     | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WID       | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WUSER     | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_ARVALID   | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_ARREADY   |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_ARADDR    | out |   64|    m_axi   |        src        |    pointer   |
|m_axi_src_ARID      | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_ARLEN     | out |   32|    m_axi   |        src        |    pointer   |
|m_axi_src_ARSIZE    | out |    3|    m_axi   |        src        |    pointer   |
|m_axi_src_ARBURST   | out |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_ARLOCK    | out |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_ARCACHE   | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_ARPROT    | out |    3|    m_axi   |        src        |    pointer   |
|m_axi_src_ARQOS     | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_ARREGION  | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_ARUSER    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RVALID    |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RREADY    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RDATA     |  in |  512|    m_axi   |        src        |    pointer   |
|m_axi_src_RLAST     |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RID       |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RUSER     |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RRESP     |  in |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_BVALID    |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_BREADY    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_BRESP     |  in |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_BID       |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_BUSER     |  in |    1|    m_axi   |        src        |    pointer   |
|src_offset          |  in |   58|   ap_none  |     src_offset    |    scalar    |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %src_offset)"   --->   Operation 13 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %src, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 216730, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:31]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.36>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i17 [ 0, %0 ], [ %i, %merlinL0 ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.68ns)   --->   "%icmp_ln31 = icmp eq i17 %i_0, -2990" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:31]   --->   Operation 17 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128082, i64 128082, i64 128082)"   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.59ns)   --->   "%i = add i17 %i_0, 1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:31]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %2, label %merlinL0" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:31]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i17 %i_0 to i18" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:31]   --->   Operation 21 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.58ns)   --->   "%add_ln36 = add i18 88648, %zext_ln31" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 22 'add' 'add_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %add_ln36, i32 4, i32 17)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 23 'partselect' 'tmp_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i14 %tmp_9 to i59" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 24 'zext' 'zext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i18 %add_ln36 to i4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 25 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i58 %src_offset_read to i59" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 26 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln36_1 = add i59 %zext_ln36, %zext_ln36_1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 27 'add' 'add_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.68ns)   --->   "%icmp_ln36 = icmp ult i17 %i_0, -22707" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 28 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.59ns)   --->   "%add_ln36_2 = add i17 22707, %i_0" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 29 'add' 'add_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_3)   --->   "%select_ln36 = select i1 %icmp_ln36, i17 %i_0, i17 %add_ln36_2" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 30 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_3)   --->   "%zext_ln36_3 = zext i17 %select_ln36 to i18" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 31 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_3)   --->   "%select_ln36_1 = select i1 %icmp_ln36, i18 0, i18 108365" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 32 'select' 'select_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.58ns) (out node of the LUT)   --->   "%add_ln36_3 = add i18 %select_ln36_1, %zext_ln36_3" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 33 'add' 'add_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i59 %add_ln36_1 to i64" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 34 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i512* %src, i64 %zext_ln36_2" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 35 'getelementptr' 'src_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 36 [7/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 36 'readreq' 'src_load_req' <Predicate = (!icmp_ln31)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 37 [6/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 37 'readreq' 'src_load_req' <Predicate = (!icmp_ln31)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 38 [5/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 38 'readreq' 'src_load_req' <Predicate = (!icmp_ln31)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 39 [4/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 39 'readreq' 'src_load_req' <Predicate = (!icmp_ln31)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 40 [3/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 40 'readreq' 'src_load_req' <Predicate = (!icmp_ln31)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 41 [2/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 41 'readreq' 'src_load_req' <Predicate = (!icmp_ln31)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 42 [1/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 42 'readreq' 'src_load_req' <Predicate = (!icmp_ln31)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 43 [1/1] (2.92ns)   --->   "%src_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %src_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 43 'read' 'src_addr_read' <Predicate = (!icmp_ln31)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.60>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str33) nounwind" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:31]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str33)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:31]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:33]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln36, i5 0)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 47 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%empty = zext i9 %tmp_10 to i512" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 48 'zext' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (1.44ns)   --->   "%lshr_ln36 = lshr i512 %src_addr_read, %empty" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 49 'lshr' 'lshr_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i512 %lshr_ln36 to i32" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 50 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i18 %add_ln36_3 to i64" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 51 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [216730 x i32]* %dst, i64 0, i64 %zext_ln36_4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 52 'getelementptr' 'dst_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (1.15ns)   --->   "store i32 %trunc_ln36_1, i32* %dst_addr, align 4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:36]   --->   Operation 53 'store' <Predicate = (!icmp_ln31)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62> <RAM>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str33, i32 %tmp)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:37]   --->   Operation 54 'specregionend' 'empty_25' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:31]   --->   Operation 55 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:38]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_offset_read       (read             ) [ 0011111111110]
specinterface_ln0     (specinterface    ) [ 0000000000000]
br_ln31               (br               ) [ 0111111111110]
i_0                   (phi              ) [ 0010000000000]
icmp_ln31             (icmp             ) [ 0011111111110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
i                     (add              ) [ 0111111111110]
br_ln31               (br               ) [ 0000000000000]
zext_ln31             (zext             ) [ 0000000000000]
add_ln36              (add              ) [ 0000000000000]
tmp_9                 (partselect       ) [ 0000000000000]
zext_ln36             (zext             ) [ 0000000000000]
trunc_ln36            (trunc            ) [ 0011111111110]
zext_ln36_1           (zext             ) [ 0000000000000]
add_ln36_1            (add              ) [ 0011000000000]
icmp_ln36             (icmp             ) [ 0000000000000]
add_ln36_2            (add              ) [ 0000000000000]
select_ln36           (select           ) [ 0000000000000]
zext_ln36_3           (zext             ) [ 0000000000000]
select_ln36_1         (select           ) [ 0000000000000]
add_ln36_3            (add              ) [ 0011111111110]
zext_ln36_2           (zext             ) [ 0000000000000]
src_addr              (getelementptr    ) [ 0010111111100]
src_load_req          (readreq          ) [ 0000000000000]
src_addr_read         (read             ) [ 0010000000010]
specloopname_ln31     (specloopname     ) [ 0000000000000]
tmp                   (specregionbegin  ) [ 0000000000000]
specpipeline_ln33     (specpipeline     ) [ 0000000000000]
tmp_10                (bitconcatenate   ) [ 0000000000000]
empty                 (zext             ) [ 0000000000000]
lshr_ln36             (lshr             ) [ 0000000000000]
trunc_ln36_1          (trunc            ) [ 0000000000000]
zext_ln36_4           (zext             ) [ 0000000000000]
dst_addr              (getelementptr    ) [ 0000000000000]
store_ln36            (store            ) [ 0000000000000]
empty_25              (specregionend    ) [ 0000000000000]
br_ln31               (br               ) [ 0111111111110]
ret_ln38              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="src_offset_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="58" slack="0"/>
<pin id="74" dir="0" index="1" bw="58" slack="0"/>
<pin id="75" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_readreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="src_load_req/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="src_addr_read_read_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="512" slack="0"/>
<pin id="87" dir="0" index="1" bw="512" slack="7"/>
<pin id="88" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_addr_read/10 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dst_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="18" slack="0"/>
<pin id="94" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln36_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="18" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/11 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="17" slack="1"/>
<pin id="105" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="17" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln31_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="0" index="1" bw="17" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="17" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln31_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln36_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="18" slack="0"/>
<pin id="132" dir="0" index="1" bw="17" slack="0"/>
<pin id="133" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_9_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="0" index="1" bw="18" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="6" slack="0"/>
<pin id="141" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln36_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln36_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln36_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="58" slack="1"/>
<pin id="156" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln36_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="0" index="1" bw="58" slack="0"/>
<pin id="160" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln36_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="17" slack="0"/>
<pin id="165" dir="0" index="1" bw="17" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln36_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="17" slack="0"/>
<pin id="172" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln36_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="17" slack="0"/>
<pin id="178" dir="0" index="2" bw="17" slack="0"/>
<pin id="179" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln36_3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="0"/>
<pin id="185" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln36_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="18" slack="0"/>
<pin id="190" dir="0" index="2" bw="18" slack="0"/>
<pin id="191" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln36_3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="18" slack="0"/>
<pin id="197" dir="0" index="1" bw="17" slack="0"/>
<pin id="198" dir="1" index="2" bw="18" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln36_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="59" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="src_addr_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_10_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="9"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="empty_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="lshr_ln36_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="512" slack="1"/>
<pin id="224" dir="0" index="1" bw="9" slack="0"/>
<pin id="225" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln36/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln36_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="512" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_1/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln36_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="9"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/11 "/>
</bind>
</comp>

<comp id="236" class="1005" name="src_offset_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="58" slack="1"/>
<pin id="238" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="icmp_ln31_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="17" slack="0"/>
<pin id="247" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="250" class="1005" name="trunc_ln36_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="9"/>
<pin id="252" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="255" class="1005" name="add_ln36_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="59" slack="1"/>
<pin id="257" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="add_ln36_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="9"/>
<pin id="262" dir="1" index="1" bw="18" slack="9"/>
</pin_list>
<bind>
<opset="add_ln36_3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="src_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="512" slack="1"/>
<pin id="267" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="src_addr_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="512" slack="1"/>
<pin id="273" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="68" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="107" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="107" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="107" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="130" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="146" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="107" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="107" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="163" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="107" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="169" pin="2"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="163" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="183" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="239"><net_src comp="72" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="244"><net_src comp="114" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="120" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="253"><net_src comp="150" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="258"><net_src comp="157" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="263"><net_src comp="195" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="268"><net_src comp="204" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="274"><net_src comp="85" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="222" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {11 }
	Port: src | {}
 - Input state : 
	Port: merlin_memcpy_0.0 : src | {3 4 5 6 7 8 9 10 }
	Port: merlin_memcpy_0.0 : src_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln31 : 1
		i : 1
		br_ln31 : 2
		zext_ln31 : 1
		add_ln36 : 2
		tmp_9 : 3
		zext_ln36 : 4
		trunc_ln36 : 3
		add_ln36_1 : 5
		icmp_ln36 : 1
		add_ln36_2 : 1
		select_ln36 : 2
		zext_ln36_3 : 3
		select_ln36_1 : 2
		add_ln36_3 : 4
	State 3
		src_addr : 1
		src_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty : 1
		lshr_ln36 : 2
		trunc_ln36_1 : 3
		dst_addr : 1
		store_ln36 : 4
		empty_25 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln36_fu_222      |    0    |   2171  |
|----------|----------------------------|---------|---------|
|          |          i_fu_120          |    0    |    17   |
|          |       add_ln36_fu_130      |    0    |    18   |
|    add   |      add_ln36_1_fu_157     |    0    |    58   |
|          |      add_ln36_2_fu_169     |    0    |    17   |
|          |      add_ln36_3_fu_195     |    0    |    18   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln31_fu_114      |    0    |    20   |
|          |      icmp_ln36_fu_163      |    0    |    20   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln36_fu_175     |    0    |    17   |
|          |    select_ln36_1_fu_187    |    0    |    18   |
|----------|----------------------------|---------|---------|
|   read   | src_offset_read_read_fu_72 |    0    |    0    |
|          |  src_addr_read_read_fu_85  |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_78     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln31_fu_126      |    0    |    0    |
|          |      zext_ln36_fu_146      |    0    |    0    |
|          |     zext_ln36_1_fu_154     |    0    |    0    |
|   zext   |     zext_ln36_3_fu_183     |    0    |    0    |
|          |     zext_ln36_2_fu_201     |    0    |    0    |
|          |        empty_fu_218        |    0    |    0    |
|          |     zext_ln36_4_fu_232     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_9_fu_136        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln36_fu_150     |    0    |    0    |
|          |     trunc_ln36_1_fu_227    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_10_fu_211       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   2374  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln36_1_reg_255  |   59   |
|   add_ln36_3_reg_260  |   18   |
|      i_0_reg_103      |   17   |
|       i_reg_245       |   17   |
|   icmp_ln31_reg_241   |    1   |
| src_addr_read_reg_271 |   512  |
|    src_addr_reg_265   |   512  |
|src_offset_read_reg_236|   58   |
|   trunc_ln36_reg_250  |    4   |
+-----------------------+--------+
|         Total         |  1198  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_78 |  p1  |   2  |  512 |  1024  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1024  ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2374  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1198  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1198  |  2383  |
+-----------+--------+--------+--------+
