<?xml version="1.0" encoding="UTF-8"?>
<module version="1" close_brace="&gt;" hierarchy_delimiter="." name="" open_brace="&lt;" root_context_id="vsl: group8 memory_array_static_column_decoder_test schematic vl: auCdl schematic symbol">
    <scope name="ModuleDir">
        <forward>
            <mapping dst="between_blocks" src="vsl: group8 between_blocks schematic vl: auCdl schematic symbol"/>
            <mapping dst="Demux" src="vsl: group8 Demux schematic vl: auCdl schematic symbol"/>
            <mapping dst="tspc_pos_ff" src="vsl: group8 tspc_pos_ff schematic vl: auCdl schematic symbol"/>
            <mapping dst="read_circuit" src="vsl: group8 read_circuit schematic vl: auCdl schematic symbol"/>
            <mapping dst="columnDecoderstatic" src="vsl: group8 columnDecoderstatic schematic vl: auCdl schematic symbol"/>
            <mapping dst="Write_Driver" src="vsl: group8 Write_Driver schematic vl: auCdl schematic symbol"/>
            <mapping dst="2to4_decoder_static" src="vsl: group8 2to4_decoder_static schematic vl: auCdl schematic symbol"/>
            <mapping dst="nor" src="vsl: group8 nor schematic vl: auCdl schematic symbol"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: auCdl schematic symbol"/>
            <mapping dst="nand" src="vsl: group8 nand schematic vl: auCdl schematic symbol"/>
            <mapping dst="buffer_highdrive" src="vsl: group8 buffer_highdrive schematic vl: auCdl schematic symbol"/>
            <mapping dst="WLRef_PC" src="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol"/>
            <mapping dst="sram_6t" src="vsl: group8 sram_6t schematic vl: auCdl schematic symbol"/>
            <mapping dst="buffer" src="vsl: group8 buffer schematic vl: auCdl schematic symbol"/>
            <mapping dst="memory_array_static_column_decoder_test" src="vsl: group8 memory_array_static_column_decoder_test schematic vl: auCdl schematic symbol"/>
            <mapping dst="precharge_logic" src="vsl: group8 precharge_logic schematic vl: auCdl schematic symbol"/>
            <mapping dst="static_row_decoder_3by8" src="vsl: group8 static_row_decoder_3by8 schematic vl: auCdl schematic symbol"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
            <mapping dst="invx4" src="vsl: group8 invx4 schematic vl: auCdl schematic symbol"/>
            <mapping dst="agen_unit" src="vsl: group8 agen_unit schematic vl: auCdl schematic symbol"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 between_blocks schematic vl: auCdl schematic symbol" src="between_blocks"/>
            <mapping dst="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol" src="WLRef_PC"/>
            <mapping dst="vsl: group8 Demux schematic vl: auCdl schematic symbol" src="Demux"/>
            <mapping dst="vsl: group8 tspc_pos_ff schematic vl: auCdl schematic symbol" src="tspc_pos_ff"/>
            <mapping dst="vsl: group8 read_circuit schematic vl: auCdl schematic symbol" src="read_circuit"/>
            <mapping dst="vsl: group8 Write_Driver schematic vl: auCdl schematic symbol" src="Write_Driver"/>
            <mapping dst="vsl: group8 static_row_decoder_3by8 schematic vl: auCdl schematic symbol" src="static_row_decoder_3by8"/>
            <mapping dst="vsl: group8 2to4_decoder_static schematic vl: auCdl schematic symbol" src="2to4_decoder_static"/>
            <mapping dst="vsl: group8 invx4 schematic vl: auCdl schematic symbol" src="invx4"/>
            <mapping dst="vsl: group8 agen_unit schematic vl: auCdl schematic symbol" src="agen_unit"/>
            <mapping dst="vsl: group8 inv schematic vl: auCdl schematic symbol" src="inv"/>
            <mapping dst="vsl: group8 buffer schematic vl: auCdl schematic symbol" src="buffer"/>
            <mapping dst="vsl: group8 columnDecoderstatic schematic vl: auCdl schematic symbol" src="columnDecoderstatic"/>
            <mapping dst="vsl: group8 nand schematic vl: auCdl schematic symbol" src="nand"/>
            <mapping dst="vsl: group8 buffer_highdrive schematic vl: auCdl schematic symbol" src="buffer_highdrive"/>
            <mapping dst="vsl: group8 nor schematic vl: auCdl schematic symbol" src="nor"/>
            <mapping dst="vsl: group8 sram_6t schematic vl: auCdl schematic symbol" src="sram_6t"/>
            <mapping dst="vsl: group8 precharge_logic schematic vl: auCdl schematic symbol" src="precharge_logic"/>
            <mapping dst="vsl: group8 memory_array_static_column_decoder_test schematic vl: auCdl schematic symbol" src="memory_array_static_column_decoder_test"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" src="pmos"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" src="nmos"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping dst="between_blocks" src="vsl: group8 between_blocks schematic vl: auCdl schematic symbol"/>
            <mapping dst="Demux" src="vsl: group8 Demux schematic vl: auCdl schematic symbol"/>
            <mapping dst="tspc_pos_ff" src="vsl: group8 tspc_pos_ff schematic vl: auCdl schematic symbol"/>
            <mapping dst="read_circuit" src="vsl: group8 read_circuit schematic vl: auCdl schematic symbol"/>
            <mapping dst="columnDecoderstatic" src="vsl: group8 columnDecoderstatic schematic vl: auCdl schematic symbol"/>
            <mapping dst="Write_Driver" src="vsl: group8 Write_Driver schematic vl: auCdl schematic symbol"/>
            <mapping dst="2to4_decoder_static" src="vsl: group8 2to4_decoder_static schematic vl: auCdl schematic symbol"/>
            <mapping dst="nor" src="vsl: group8 nor schematic vl: auCdl schematic symbol"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: auCdl schematic symbol"/>
            <mapping dst="nand" src="vsl: group8 nand schematic vl: auCdl schematic symbol"/>
            <mapping dst="buffer_highdrive" src="vsl: group8 buffer_highdrive schematic vl: auCdl schematic symbol"/>
            <mapping dst="WLRef_PC" src="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol"/>
            <mapping dst="sram_6t" src="vsl: group8 sram_6t schematic vl: auCdl schematic symbol"/>
            <mapping dst="buffer" src="vsl: group8 buffer schematic vl: auCdl schematic symbol"/>
            <mapping dst="memory_array_static_column_decoder_test" src="vsl: group8 memory_array_static_column_decoder_test schematic vl: auCdl schematic symbol"/>
            <mapping dst="precharge_logic" src="vsl: group8 precharge_logic schematic vl: auCdl schematic symbol"/>
            <mapping dst="static_row_decoder_3by8" src="vsl: group8 static_row_decoder_3by8 schematic vl: auCdl schematic symbol"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
            <mapping dst="invx4" src="vsl: group8 invx4 schematic vl: auCdl schematic symbol"/>
            <mapping dst="agen_unit" src="vsl: group8 agen_unit schematic vl: auCdl schematic symbol"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 between_blocks schematic vl: auCdl schematic symbol" src="between_blocks"/>
            <mapping dst="vsl: group8 WLRef_PC schematic vl: auCdl schematic symbol" src="WLRef_PC"/>
            <mapping dst="vsl: group8 Demux schematic vl: auCdl schematic symbol" src="Demux"/>
            <mapping dst="vsl: group8 tspc_pos_ff schematic vl: auCdl schematic symbol" src="tspc_pos_ff"/>
            <mapping dst="vsl: group8 read_circuit schematic vl: auCdl schematic symbol" src="read_circuit"/>
            <mapping dst="vsl: group8 Write_Driver schematic vl: auCdl schematic symbol" src="Write_Driver"/>
            <mapping dst="vsl: group8 static_row_decoder_3by8 schematic vl: auCdl schematic symbol" src="static_row_decoder_3by8"/>
            <mapping dst="vsl: group8 2to4_decoder_static schematic vl: auCdl schematic symbol" src="2to4_decoder_static"/>
            <mapping dst="vsl: group8 invx4 schematic vl: auCdl schematic symbol" src="invx4"/>
            <mapping dst="vsl: group8 agen_unit schematic vl: auCdl schematic symbol" src="agen_unit"/>
            <mapping dst="vsl: group8 inv schematic vl: auCdl schematic symbol" src="inv"/>
            <mapping dst="vsl: group8 buffer schematic vl: auCdl schematic symbol" src="buffer"/>
            <mapping dst="vsl: group8 columnDecoderstatic schematic vl: auCdl schematic symbol" src="columnDecoderstatic"/>
            <mapping dst="vsl: group8 nand schematic vl: auCdl schematic symbol" src="nand"/>
            <mapping dst="vsl: group8 buffer_highdrive schematic vl: auCdl schematic symbol" src="buffer_highdrive"/>
            <mapping dst="vsl: group8 nor schematic vl: auCdl schematic symbol" src="nor"/>
            <mapping dst="vsl: group8 sram_6t schematic vl: auCdl schematic symbol" src="sram_6t"/>
            <mapping dst="vsl: group8 precharge_logic schematic vl: auCdl schematic symbol" src="precharge_logic"/>
            <mapping dst="vsl: group8 memory_array_static_column_decoder_test schematic vl: auCdl schematic symbol" src="memory_array_static_column_decoder_test"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" src="pmos"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" src="nmos"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>memory_array_static_column_decoder_test</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>auCdl schematic symbol</view_search_list>
        <view_stop_list>auCdl</view_stop_list>
    </root_context>
</module>
