Summary
Top-level Name:,dpram_36x1024

Clocks
Enabled,,I/O,clock0,400.000
Enabled,,I/O,clock1,400.000

Fabric Logic Element
Enabled,,39,,clock0,0.125,Typical
Enabled,,39,,clock1,0.125,Typical
Enabled,,,37,clock0,0.125,Typical,0.514
Enabled,,,37,clock1,0.125,Typical,0.514

BRAM
Enabled,,36k TDP,1,clock1,36,.5,.5,,,,,clock0,36,.5,.5

DSP

I/O
Enabled,addr_a,10,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,addr_b,10,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,clock0,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clock0
Enabled,clock1,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clock1
Enabled,id,0,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,rce_a,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,rce_b,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,rq_a,36,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,rq_b,36,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,wce_a,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,wce_b,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,wd_a,36,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,wd_b,36,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
