Analysis & Synthesis report for Lab1Demo
Thu Aug 26 20:05:56 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5|cur_st
 11. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st
 12. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for AUDIO:inst18|audio_codec_controller:inst2
 19. Source assignments for KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4
 20. Source assignments for random:inst11
 21. Source assignments for random:inst2
 22. Source assignments for random:inst7
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for User Entity Instance: back_ground_draw:inst4
 25. Parameter Settings for User Entity Instance: clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i
 26. Parameter Settings for User Entity Instance: Smiley_Block:inst1
 27. Parameter Settings for User Entity Instance: Smiley_Block:inst1|square_object:inst6
 28. Parameter Settings for User Entity Instance: Smiley_Block:inst1|smileyface_moveCollision:inst
 29. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst1
 30. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5
 31. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3
 32. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst
 33. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst1
 34. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst2
 35. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst3
 36. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst4
 37. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst5
 38. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst6
 39. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst7
 40. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst8
 41. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst9
 42. Parameter Settings for User Entity Instance: random:inst11
 43. Parameter Settings for User Entity Instance: random:inst2
 44. Parameter Settings for User Entity Instance: random:inst7
 45. Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|square_object:inst11
 46. Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component
 47. Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1
 48. Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9
 49. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 50. Parameter Settings for Inferred Entity Instance: vaccine_Block:inst6|Vaccines_positions_collision:inst2|lpm_divide:Mod0
 51. Parameter Settings for Inferred Entity Instance: Smiley_Block:inst1|smileyface_moveCollision:inst|lpm_divide:Mod0
 52. SignalTap II Logic Analyzer Settings
 53. In-System Memory Content Editor Settings
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Connections to In-System Debugging Instance "auto_signaltap_0"
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 26 20:05:56 2021       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; TOP_VGA_DEMO_KBD                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 7779                                        ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,793,024                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_KBD   ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                           ; Library       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------+
; RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ;               ;
; RTL/VGA/smileyface_moveCollision.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv                                ;               ;
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/square_object.sv                                           ;               ;
; RTL/VGA/smileyBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyBitMap.sv                                            ;               ;
; RTL/VGA/back_ground_draw.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv                                        ;               ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv                                          ;               ;
; RTL/VGA/Smiley_Block.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Smiley_Block.bdf                                           ;               ;
; RTL/VGA/HartsMatrixBitMap.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/HartsMatrixBitMap.sv                                       ;               ;
; RTL/VGA/HART_DISPLAY.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/HART_DISPLAY.bdf                                           ;               ;
; RTL/KEYBOARD/random.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv                                             ;               ;
; RTL/KEYBOARD/keyToggle_decoder.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/keyToggle_decoder.sv                                  ;               ;
; RTL/KEYBOARD/keyPad_decoder.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/keyPad_decoder.sv                                     ;               ;
; RTL/KEYBOARD/lpf.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/lpf.sv                                                ;               ;
; RTL/KEYBOARD/byterec.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv                                            ;               ;
; RTL/KEYBOARD/bitrec.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/bitrec.sv                                             ;               ;
; RTL/KEYBOARD/KBDINTF.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KBDINTF.bdf                                           ;               ;
; RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf                                ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf                                ;               ;
; RTL/Seg7/SEG7.SV                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/Seg7/SEG7.SV                                                   ;               ;
; RTL/numberPosition.v                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/numberPosition.v                                               ;               ;
; clock_divider.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Ganit/Documents/Tomer/Proj/clock_divider.v                                                    ; clock_divider ;
; clock_divider/clock_divider_0002.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v                                 ; clock_divider ;
; audio_codec_controller.qxp                                         ; yes             ; User File                                    ; C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp                                         ;               ;
; RTL/AUDIO/SinTable.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/SinTable.sv                                              ;               ;
; RTL/AUDIO/addr_counter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/addr_counter.sv                                          ;               ;
; RTL/AUDIO/prescaler.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/prescaler.sv                                             ;               ;
; RTL/AUDIO/ToneDecoder.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/ToneDecoder.sv                                           ;               ;
; RTL/AUDIO/AUDIO.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/AUDIO.bdf                                                ;               ;
; matrix_top_XY.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v                                                    ;               ;
; RTL/VGA/objects_mux_new.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/objects_mux_new.sv                                         ;               ;
; RTL/VGA/game_controller_all.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/game_controller_all.sv                                     ;               ;
; RTL/VGA/Vaccines_positions_collision.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv                            ;               ;
; RTL/VGA/vaccineBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/vaccineBitMap.sv                                           ;               ;
; RTL/VGA/10_Square_Objects.bdf                                      ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/10_Square_Objects.bdf                                      ;               ;
; RTL/VGA/vaccine_Block.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/vaccine_Block.bdf                                          ;               ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                    ;               ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                                ;               ;
; db/lpm_constant_gj8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf                                            ;               ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                             ;               ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                   ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv               ;               ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;               ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                               ;               ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                          ;               ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                             ;               ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;               ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                ;               ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                      ;               ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                  ;               ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                             ;               ;
; db/sld_ela_trigger_soo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/sld_ela_trigger_soo.tdf                                         ;               ;
; db/sld_reserved_lab1demo_auto_signaltap_0_1_134d.v                 ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/Ganit/Documents/Tomer/Proj/db/sld_reserved_lab1demo_auto_signaltap_0_1_134d.v                 ;               ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                           ;               ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                   ;               ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                    ;               ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                          ;               ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                  ;               ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;               ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                     ;               ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                  ;               ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;               ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                      ;               ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                      ;               ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                    ;               ;
; db/altsyncram_cl84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/altsyncram_cl84.tdf                                             ;               ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                    ;               ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                  ;               ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                     ;               ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                             ;               ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                  ;               ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                     ;               ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                      ;               ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                    ;               ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                    ;               ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/mux_hlc.tdf                                                     ;               ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                  ;               ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                      ;               ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                 ;               ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/decode_vnf.tdf                                                  ;               ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;               ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;               ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                    ;               ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                 ;               ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;               ;
; db/cntr_sai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_sai.tdf                                                    ;               ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/cmpr_h9c.tdf                                                    ;               ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_a2j.tdf                                                    ;               ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_49i.tdf                                                    ;               ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/cmpr_d9c.tdf                                                    ;               ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_kri.tdf                                                    ;               ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/cmpr_99c.tdf                                                    ;               ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                     ; altera_sld    ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;               ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                  ;               ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                                 ;               ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                             ;               ;
; db/lpm_divide_52m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_divide_52m.tdf                                              ;               ;
; db/sign_div_unsign_8kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/sign_div_unsign_8kh.tdf                                         ;               ;
; db/alt_u_div_mse.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/alt_u_div_mse.tdf                                               ;               ;
; db/lpm_divide_92m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_divide_92m.tdf                                              ;               ;
; db/sign_div_unsign_ckh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/sign_div_unsign_ckh.tdf                                         ;               ;
; db/alt_u_div_use.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ganit/Documents/Tomer/Proj/db/alt_u_div_use.tdf                                               ;               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6071                                                                                              ;
;                                             ;                                                                                                   ;
; Combinational ALUT usage for logic          ; 6572                                                                                              ;
;     -- 7 input functions                    ; 81                                                                                                ;
;     -- 6 input functions                    ; 2665                                                                                              ;
;     -- 5 input functions                    ; 1479                                                                                              ;
;     -- 4 input functions                    ; 739                                                                                               ;
;     -- <=3 input functions                  ; 1608                                                                                              ;
;                                             ;                                                                                                   ;
; Dedicated logic registers                   ; 7779                                                                                              ;
;                                             ;                                                                                                   ;
; I/O pins                                    ; 58                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                 ;
; Total block memory bits                     ; 3793024                                                                                           ;
;                                             ;                                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                                 ;
;                                             ;                                                                                                   ;
; Total PLLs                                  ; 1                                                                                                 ;
;     -- PLLs                                 ; 1                                                                                                 ;
;                                             ;                                                                                                   ;
; Maximum fan-out node                        ; clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 5069                                                                                              ;
; Total fan-out                               ; 69094                                                                                             ;
; Average fan-out                             ; 4.62                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                   ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; |TOP_VGA_DEMO_KBD                                                                                                                       ; 6572 (3)            ; 7779 (0)                  ; 3793024           ; 0          ; 58   ; 0            ; |TOP_VGA_DEMO_KBD                                                                                                                                                                                                                                                                                                                                                                                         ; TOP_VGA_DEMO_KBD                              ; work          ;
;    |AUDIO:inst18|                                                                                                                       ; 535 (0)             ; 601 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18                                                                                                                                                                                                                                                                                                                                                                            ; AUDIO                                         ; work          ;
;       |ToneDecoder:inst4|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|ToneDecoder:inst4                                                                                                                                                                                                                                                                                                                                                          ; ToneDecoder                                   ; work          ;
;       |addr_counter:inst9|                                                                                                              ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9                                                                                                                                                                                                                                                                                                                                                         ; addr_counter                                  ; work          ;
;       |audio_codec_controller:inst2|                                                                                                    ; 432 (1)             ; 552 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2                                                                                                                                                                                                                                                                                                                                               ; audio_codec_controller                        ; work          ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 33 (33)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                                                                      ; CLOCK_500                                     ; work          ;
;          |DeBounce:DeBounce_inst|                                                                                                       ; 25 (25)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|DeBounce:DeBounce_inst                                                                                                                                                                                                                                                                                                                        ; DeBounce                                      ; work          ;
;          |adc2parallel:adc2parallel_left_inst|                                                                                          ; 89 (42)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst                                                                                                                                                                                                                                                                                                           ; adc2parallel                                  ; work          ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                                                                            ; synch_fifo                                    ; work          ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                    ; dcfifo                                        ; work          ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                                                                         ; dcfifo_8il1                                   ; work          ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                                                                                 ; a_fefifo_2dc                                  ; work          ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                                                                                ; a_fefifo_b9c                                  ; work          ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                                                                         ; a_gray2bin_c9b                                ; work          ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                                                                         ; a_gray2bin_c9b                                ; work          ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                                                                               ; a_graycounter_bu6                             ; work          ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                                                                               ; a_graycounter_g56                             ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                                                                      ; alt_synch_pipe_mc8                            ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                                                                                ; dffpipe_gd9                                   ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                                                                      ; alt_synch_pipe_mc8                            ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                                ; dffpipe_gd9                                   ; work          ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                                                                        ; altdpram                                      ; work          ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                                                                    ; lpm_decode                                    ; work          ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                                                                          ; decode_mpf                                    ; work          ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                                                                        ; cntr_u1b                                      ; work          ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                                                                        ; cntr_u1b                                      ; work          ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                                                                               ; dffpipe_cd9                                   ; work          ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                                                                             ; dffpipe_cd9                                   ; work          ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                                                                             ; dffpipe_cd9                                   ; work          ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                                                                             ; dffpipe_cd9                                   ; work          ;
;          |adc2parallel:adc2parallel_right_inst|                                                                                         ; 90 (43)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst                                                                                                                                                                                                                                                                                                          ; adc2parallel                                  ; work          ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                                                                           ; synch_fifo                                    ; work          ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                   ; dcfifo                                        ; work          ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                                                                        ; dcfifo_8il1                                   ; work          ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                                                                                ; a_fefifo_2dc                                  ; work          ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                                                                               ; a_fefifo_b9c                                  ; work          ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                                                                        ; a_gray2bin_c9b                                ; work          ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                                                                        ; a_gray2bin_c9b                                ; work          ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                                                                              ; a_graycounter_bu6                             ; work          ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                                                                              ; a_graycounter_g56                             ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                                                                     ; alt_synch_pipe_mc8                            ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                                                                               ; dffpipe_gd9                                   ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                                                                     ; alt_synch_pipe_mc8                            ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                               ; dffpipe_gd9                                   ; work          ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                                                                       ; altdpram                                      ; work          ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                                                                   ; lpm_decode                                    ; work          ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                                                                         ; decode_mpf                                    ; work          ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                                                                       ; cntr_u1b                                      ; work          ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                                                                       ; cntr_u1b                                      ; work          ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                                                                              ; dffpipe_cd9                                   ; work          ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                                                                            ; dffpipe_cd9                                   ; work          ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                                                                            ; dffpipe_cd9                                   ; work          ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                                                                            ; dffpipe_cd9                                   ; work          ;
;          |dac2serial:dac2serial_left_inst|                                                                                              ; 81 (53)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst                                                                                                                                                                                                                                                                                                               ; dac2serial                                    ; work          ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                                                                        ; dac_synchronizer                              ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                      ; dcfifo_mixed_widths                           ; work          ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                                                                           ; dcfifo_p9m1                                   ; work          ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                                                               ; a_graycounter_3ub                             ; work          ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                                                                               ; a_graycounter_6g6                             ; work          ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                                                                ; alt_synch_pipe_b9l                            ; work          ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                                                                          ; dffpipe_su8                                   ; work          ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                                                                ; alt_synch_pipe_c9l                            ; work          ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                                                                          ; dffpipe_tu8                                   ; work          ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                                                                                  ; altsyncram_q471                               ; work          ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                                                                           ; cntr_ded                                      ; work          ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                             ; mux_5r7                                       ; work          ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                             ; mux_5r7                                       ; work          ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                            ; mux_5r7                                       ; work          ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                            ; mux_5r7                                       ; work          ;
;          |dac2serial:dac2serial_right_inst|                                                                                             ; 82 (54)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst                                                                                                                                                                                                                                                                                                              ; dac2serial                                    ; work          ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                                                                       ; dac_synchronizer                              ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                     ; dcfifo_mixed_widths                           ; work          ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                                                                          ; dcfifo_p9m1                                   ; work          ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                                                              ; a_graycounter_3ub                             ; work          ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                                                                              ; a_graycounter_6g6                             ; work          ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                                                               ; alt_synch_pipe_b9l                            ; work          ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                                                                         ; dffpipe_su8                                   ; work          ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                                                               ; alt_synch_pipe_c9l                            ; work          ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                                                                         ; dffpipe_tu8                                   ; work          ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                                                                                 ; altsyncram_q471                               ; work          ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                                                                          ; cntr_ded                                      ; work          ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                            ; mux_5r7                                       ; work          ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                            ; mux_5r7                                       ; work          ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                           ; mux_5r7                                       ; work          ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                           ; mux_5r7                                       ; work          ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst                                                                                                                                                                                                                                                                                                                                  ; i2c                                           ; work          ;
;       |prescaler:inst3|                                                                                                                 ; 45 (45)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|prescaler:inst3                                                                                                                                                                                                                                                                                                                                                            ; prescaler                                     ; work          ;
;       |sintable:inst1|                                                                                                                  ; 40 (40)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1                                                                                                                                                                                                                                                                                                                                                             ; sintable                                      ; work          ;
;    |HART_DISPLAY:inst5|                                                                                                                 ; 449 (0)             ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5                                                                                                                                                                                                                                                                                                                                                                      ; HART_DISPLAY                                  ; work          ;
;       |HartsMatrixBitMap:inst6|                                                                                                         ; 334 (334)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|HartsMatrixBitMap:inst6                                                                                                                                                                                                                                                                                                                                              ; HartsMatrixBitMap                             ; work          ;
;       |matrix_top_XY:inst|                                                                                                              ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst                                                                                                                                                                                                                                                                                                                                                   ; matrix_top_XY                                 ; work          ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                                               ; lpm_constant                                  ; work          ;
;             |lpm_constant_gj8:ag|                                                                                                       ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag                                                                                                                                                                                                                                                                                           ; lpm_constant_gj8                              ; work          ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 19 (10)             ; 32 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                                 ; sld_mod_ram_rom                               ; work          ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                    ; work          ;
;       |square_object:inst11|                                                                                                            ; 96 (96)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|square_object:inst11                                                                                                                                                                                                                                                                                                                                                 ; square_object                                 ; work          ;
;    |KEYBOARD_INTERFACE:inst19|                                                                                                          ; 83 (0)              ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19                                                                                                                                                                                                                                                                                                                                                               ; KEYBOARD_INTERFACE                            ; work          ;
;       |KBDINTF:inst|                                                                                                                    ; 54 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst                                                                                                                                                                                                                                                                                                                                                  ; KBDINTF                                       ; work          ;
;          |bitrec:inst4|                                                                                                                 ; 30 (30)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                                                                     ; bitrec                                        ; work          ;
;          |byterec:inst3|                                                                                                                ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                                                                    ; byterec                                       ; work          ;
;          |lpf:inst5|                                                                                                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5                                                                                                                                                                                                                                                                                                                                        ; lpf                                           ; work          ;
;       |keyPad_decoder:inst2|                                                                                                            ; 23 (23)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|keyPad_decoder:inst2                                                                                                                                                                                                                                                                                                                                          ; keyPad_decoder                                ; work          ;
;       |keyToggle_decoder:inst3|                                                                                                         ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3                                                                                                                                                                                                                                                                                                                                       ; keyToggle_decoder                             ; work          ;
;    |SEG7:inst10|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SEG7:inst10                                                                                                                                                                                                                                                                                                                                                                             ; SEG7                                          ; work          ;
;    |Smiley_Block:inst1|                                                                                                                 ; 480 (0)             ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1                                                                                                                                                                                                                                                                                                                                                                      ; Smiley_Block                                  ; work          ;
;       |smileyBitMap:inst1|                                                                                                              ; 271 (271)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyBitMap:inst1                                                                                                                                                                                                                                                                                                                                                   ; smileyBitMap                                  ; work          ;
;       |smileyface_moveCollision:inst|                                                                                                   ; 142 (117)           ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst                                                                                                                                                                                                                                                                                                                                        ; smileyface_moveCollision                      ; work          ;
;          |lpm_divide:Mod0|                                                                                                              ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                        ; lpm_divide                                    ; work          ;
;             |lpm_divide_92m:auto_generated|                                                                                             ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|lpm_divide:Mod0|lpm_divide_92m:auto_generated                                                                                                                                                                                                                                                                                          ; lpm_divide_92m                                ; work          ;
;                |sign_div_unsign_ckh:divider|                                                                                            ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|lpm_divide:Mod0|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                                              ; sign_div_unsign_ckh                           ; work          ;
;                   |alt_u_div_use:divider|                                                                                               ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|lpm_divide:Mod0|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider                                                                                                                                                                                                                                        ; alt_u_div_use                                 ; work          ;
;       |square_object:inst6|                                                                                                             ; 67 (67)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|square_object:inst6                                                                                                                                                                                                                                                                                                                                                  ; square_object                                 ; work          ;
;    |VGA_Controller:inst|                                                                                                                ; 77 (77)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                                                                     ; VGA_Controller                                ; work          ;
;    |back_ground_draw:inst4|                                                                                                             ; 58 (58)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|back_ground_draw:inst4                                                                                                                                                                                                                                                                                                                                                                  ; back_ground_draw                              ; work          ;
;    |clock_divider:inst12|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12                                                                                                                                                                                                                                                                                                                                                                    ; clock_divider                                 ; clock_divider ;
;       |clock_divider_0002:clock_divider_inst|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12|clock_divider_0002:clock_divider_inst                                                                                                                                                                                                                                                                                                                              ; clock_divider_0002                            ; clock_divider ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                      ; altera_pll                                    ; work          ;
;    |game_controller_all:inst9|                                                                                                          ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_all:inst9                                                                                                                                                                                                                                                                                                                                                               ; game_controller_all                           ; work          ;
;    |objects_mux_new:inst8|                                                                                                              ; 36 (36)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|objects_mux_new:inst8                                                                                                                                                                                                                                                                                                                                                                   ; objects_mux_new                               ; work          ;
;    |random:inst11|                                                                                                                      ; 32 (32)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst11                                                                                                                                                                                                                                                                                                                                                                           ; random                                        ; work          ;
;    |random:inst2|                                                                                                                       ; 21 (21)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst2                                                                                                                                                                                                                                                                                                                                                                            ; random                                        ; work          ;
;    |random:inst7|                                                                                                                       ; 21 (21)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst7                                                                                                                                                                                                                                                                                                                                                                            ; random                                        ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                       ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                   ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                     ; alt_sld_fab                                   ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 120 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (76)            ; 114 (86)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                        ; sld_jtag_hub                                  ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                ; sld_rom_sr                                    ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                              ; sld_shadow_jsm                                ; altera_sld    ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1169 (2)            ; 6089 (926)                ; 3792896           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap                                 ; work          ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1167 (0)            ; 5163 (0)                  ; 3792896           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                            ; work          ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1167 (64)           ; 5163 (1938)               ; 3792896           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                             ; sld_signaltap_implb                           ; work          ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                              ; altdpram                                      ; work          ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                          ; lpm_decode                                    ; work          ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                ; decode_vnf                                    ; work          ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3792896           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                             ; altsyncram                                    ; work          ;
;                |altsyncram_cl84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3792896           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cl84:auto_generated                                                                                                                                                                                              ; altsyncram_cl84                               ; work          ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                              ; lpm_shiftreg                                  ; work          ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                ; lpm_shiftreg                                  ; work          ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                     ; serial_crc_16                                 ; work          ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                  ; sld_buffer_manager                            ; work          ;
;             |sld_ela_control:ela_control|                                                                                               ; 924 (1)             ; 2473 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                 ; sld_ela_control                               ; work          ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                         ; lpm_shiftreg                                  ; work          ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 922 (0)             ; 2457 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                      ; sld_ela_trigger                               ; work          ;
;                   |sld_ela_trigger_soo:auto_generated|                                                                                  ; 922 (0)             ; 2457 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated                                                                                                                                   ; sld_ela_trigger_soo                           ; work          ;
;                      |sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|                                                          ; 922 (463)           ; 2457 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1                                                                           ; sld_reserved_Lab1Demo_auto_signaltap_0_1_134d ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1001|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1001                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1002|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1002                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1004|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1004                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1005|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1005                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1007|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1007                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1008|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1008                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1010|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1010                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1011|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1011                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1013|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1013                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1014|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1014                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1016|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1016                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1017|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1017                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1018|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1018                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1021|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1021                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1022|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1022                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1024|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1024                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1025|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1025                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1027|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1027                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1028|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1028                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1030|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1030                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1031|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1031                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1033|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1033                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1034|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1034                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1036|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1036                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1037|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1037                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1039|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1039                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1040|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1040                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1042|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1042                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1043|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1043                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1045|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1045                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1046|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1046                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1048|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1048                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1049|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1049                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1051|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1051                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1052|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1052                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1053|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1053                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1056|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1056                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1057|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1057                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1059|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1059                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1060|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1060                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1062|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1062                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1063|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1063                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1065|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1065                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1066|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1066                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1068|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1068                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1069|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1069                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1071|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1071                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1072|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1072                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1074|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1074                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1075|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1075                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1077|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1077                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1078|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1078                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1080|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1080                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1081|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1081                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1083|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1083                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1084|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1084                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1086|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1086                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1087|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1087                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1088|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1088                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1089|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1089                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1093|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1093                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1094|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1094                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1096|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1096                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1097|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1097                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1099|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1099                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1100|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1100                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1102|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1102                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1103|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1103                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1105|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1105                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1106|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1106                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1108|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1108                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1109|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1109                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1111|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1111                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1112|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1112                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1114|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1114                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1115|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1115                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1117|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1117                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1118|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1118                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1120|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1120                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1121|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1121                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1123|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1123                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1124|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1124                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1125|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1125                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1128|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1128                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1129|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1129                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1131|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1131                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1132|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1132                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1134|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1134                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1135|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1135                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1137|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1137                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1138|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1138                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1140|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1140                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1141|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1141                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1143|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1143                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1144|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1144                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1146|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1146                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1147|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1147                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1149|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1149                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1150|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1150                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1152|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1152                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1153|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1153                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1155|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1155                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1156|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1156                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1158|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1158                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1159|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1159                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1160|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1160                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1163|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1163                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1164|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1164                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1166|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1166                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1167|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1167                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1169|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1169                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1170|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1170                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1172|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1172                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1173|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1173                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1175|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1175                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1176|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1176                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1178|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1178                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1179|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1179                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1181|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1181                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1182|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1182                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1184|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1184                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1185|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1185                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1187|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1187                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1188|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1188                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1190|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1190                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1191|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1191                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1193|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1193                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1194|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1194                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1195|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1195                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1198|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1198                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1199|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1199                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1201|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1201                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1202|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1202                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1204|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1204                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1205|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1205                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1207|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1207                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1208|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1208                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1210|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1210                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1211|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1211                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1213|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1213                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1214|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1214                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1216|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1216                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1217|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1217                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1219|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1219                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1220|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1220                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1222|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1222                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1223|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1223                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1225|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1225                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1226|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1226                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1228|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1228                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1229|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1229                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1230|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1230                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1233|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1233                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1234|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1234                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1236|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1236                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1237|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1237                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1239|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1239                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1240|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1240                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1242|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1242                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1243|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1243                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1245|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1245                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1246|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1246                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1248|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1248                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1249|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1249                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1251|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1251                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1252|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1252                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1254|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1254                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1255|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1255                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1257|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1257                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1258|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1258                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1260|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1260                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1261|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1261                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1263|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1263                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1264|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1264                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1265|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1265                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1268|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1268                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1269|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1269                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1271|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1271                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1272|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1272                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1274|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1274                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1275|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1275                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1277|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1277                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1278|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1278                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1280|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1280                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1281|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1281                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1283|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1283                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1284|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1284                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1286|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1286                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1287|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1287                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1289|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1289                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1290|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1290                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1292|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1292                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1293|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1293                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1295|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1295                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1296|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1296                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1298|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1298                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1299|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1299                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1300|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1300                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1303|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1303                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1304|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1304                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1306|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1306                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1307|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1307                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1309|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1309                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1310|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1310                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1312|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1312                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1313|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1313                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1315|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1315                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1316|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1316                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1318|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1318                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1319|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1319                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1321|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1321                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1322|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1322                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1324|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1324                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1325|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1325                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1327|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1327                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1328|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1328                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1330|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1330                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1331|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1331                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1333|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1333                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1334|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1334                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1335|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1335                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1338|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1338                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1339|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1339                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1341|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1341                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1342|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1342                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1344|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1344                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1345|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1345                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1347|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1347                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1348|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1348                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1350|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1350                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1351|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1351                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1353|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1353                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1354|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1354                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1356|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1356                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1357|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1357                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1359|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1359                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1360|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1360                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1362|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1362                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1363|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1363                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1365|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1365                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1366|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1366                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1368|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1368                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1369|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1369                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1370|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1370                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1373|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1373                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1374|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1374                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1376|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1376                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1377|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1377                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1379|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1379                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1380|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1380                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1382|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1382                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1383|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1383                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1385|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1385                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1386|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1386                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1388|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1388                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1389|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1389                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1391|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1391                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1392|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1392                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1394|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1394                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1395|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1395                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1397|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1397                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1398|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1398                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1400|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1400                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1401|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1401                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1403|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1403                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1404|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1404                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1405|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1405                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1408|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1408                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1409|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1409                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1411|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1411                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1412|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1412                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1414|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1414                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1415|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1415                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1417|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1417                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1418|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1418                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1420|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1420                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1421|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1421                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1423|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1423                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1424|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1424                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1426|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1426                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1427|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1427                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1429|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1429                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1430|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1430                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1432|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1432                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1433|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1433                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1435|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1435                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1436|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1436                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1438|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1438                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1439|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1439                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1440|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1440                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1441|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1441                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1444|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1444                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1445|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1445                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1447|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1447                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1448|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1448                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1450|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1450                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1451|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1451                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1453|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1453                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1454|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1454                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1456|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1456                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1457|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1457                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1459|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1459                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1460|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1460                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1462|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1462                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1463|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1463                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1465|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1465                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1466|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1466                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1468|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1468                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1469|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1469                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1471|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1471                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1472|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1472                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1473|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1473                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1475|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1475                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1476|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1476                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1478|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1478                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1479|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1479                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1481|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1481                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1482|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1482                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_1483|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_1483                                         ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_167|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_170|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_173|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_176|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_202|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_205|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_208|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_211|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_227|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_230|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_233|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_236|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_239|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_247|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_250|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_253|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_253                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_254|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_256|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_256                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_257|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_259|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_259                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_260|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_262|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_262                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_265|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_265                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_268|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_268                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_271|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_271                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_272|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_274|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_274                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_277|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_277                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_278|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_280|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_280                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_282|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_285|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_286|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_286                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_288|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_289|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_289                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_291|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_292|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_292                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_294|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_295|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_295                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_297|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_298|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_300|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_300                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_301|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_303|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_303                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_304|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_306|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_306                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_307|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_309|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_309                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_310|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_312|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_312                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_315|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_315                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_321|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_321                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_323|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_324|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_324                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_326|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_327|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_327                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_329|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_330|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_330                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_332|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_333|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_333                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_335|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_336|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_336                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_338|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_339|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_339                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_341|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_342|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_342                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_344|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_345|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_345                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_347|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_348|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_348                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_350|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_351|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_352|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_353|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_357|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_358|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_360|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_361|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_363|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_364|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_366|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_367|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_369|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_370|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_372|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_372                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_373|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_375|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_375                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_376|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_378|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_378                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_381|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_381                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_382|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_384|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_384                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_387|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_387                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_388|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_389|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_392|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_393|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_395|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_395                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_396|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_398|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_398                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_399|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_401|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_401                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_402|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_404|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_404                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_405|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_407|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_407                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_408|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_410|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_410                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_411|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_413|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_413                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_414|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_414                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_416|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_416                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_417|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_417                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_419|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_419                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_420|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_420                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_422|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_422                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_423|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_423                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_424|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_427|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_428|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_428                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_430|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_431|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_431                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_433|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_433                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_434|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_434                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_436|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_436                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_437|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_437                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_439|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_439                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_440|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_440                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_442|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_442                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_443|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_443                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_445|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_445                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_446|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_446                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_448|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_448                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_449|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_449                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_451|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_451                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_452|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_452                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_454|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_454                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_455|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_455                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_457|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_457                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_458|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_458                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_459|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_459                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_462|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_462                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_463|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_463                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_465|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_465                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_466|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_466                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_468|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_468                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_469|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_469                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_471|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_471                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_472|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_472                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_474|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_474                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_475|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_475                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_477|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_477                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_478|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_478                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_480|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_480                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_481|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_481                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_483|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_483                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_484|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_484                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_486|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_486                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_487|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_487                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_489|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_489                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_490|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_490                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_492|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_492                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_493|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_493                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_494|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_494                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_497|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_497                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_498|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_498                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_500|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_500                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_501|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_501                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_503|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_503                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_504|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_504                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_506|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_506                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_507|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_507                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_509|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_509                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_510|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_510                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_512|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_512                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_513|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_513                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_515|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_515                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_516|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_516                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_518|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_518                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_519|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_519                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_521|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_521                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_522|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_522                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_524|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_524                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_525|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_525                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_527|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_527                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_528|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_528                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_529|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_529                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_532|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_532                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_533|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_533                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_535|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_535                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_536|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_536                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_538|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_538                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_539|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_539                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_541|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_541                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_542|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_542                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_544|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_544                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_545|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_545                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_547|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_547                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_548|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_548                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_550|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_550                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_551|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_551                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_553|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_553                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_554|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_554                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_556|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_556                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_557|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_557                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_559|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_559                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_560|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_560                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_562|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_562                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_563|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_563                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_564|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_564                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_567|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_567                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_568|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_568                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_570|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_570                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_571|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_571                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_573|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_573                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_574|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_574                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_576|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_576                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_577|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_577                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_579|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_579                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_580|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_580                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_582|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_582                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_583|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_583                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_585|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_585                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_586|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_586                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_588|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_588                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_589|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_589                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_591|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_591                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_592|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_592                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_594|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_594                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_595|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_595                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_597|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_597                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_598|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_598                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_599|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_599                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                            ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_602|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_602                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_603|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_603                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_605|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_605                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_606|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_606                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_608|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_608                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_609|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_609                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_611|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_611                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_612|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_612                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_614|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_614                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_615|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_615                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_617|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_617                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_618|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_618                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_620|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_620                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_621|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_621                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_623|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_623                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_624|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_624                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_626|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_626                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_627|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_627                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_629|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_629                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_630|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_630                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_632|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_632                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_633|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_633                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_634|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_634                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_637|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_637                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_638|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_638                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_640|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_640                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_641|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_641                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_643|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_643                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_644|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_644                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_646|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_646                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_647|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_647                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_649|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_649                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_650|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_650                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_652|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_652                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_653|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_653                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_655|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_655                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_656|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_656                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_658|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_658                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_659|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_659                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_661|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_661                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_662|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_662                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_664|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_664                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_665|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_665                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_667|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_667                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_668|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_668                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_669|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_669                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_672|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_672                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_673|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_673                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_675|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_675                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_676|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_676                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_678|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_678                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_679|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_679                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_681|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_681                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_682|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_682                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_684|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_684                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_685|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_685                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_687|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_687                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_688|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_688                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_690|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_690                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_691|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_691                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_693|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_693                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_694|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_694                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_696|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_696                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_697|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_697                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_699|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_699                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                            ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_700|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_700                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_702|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_702                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_703|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_703                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_704|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_704                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_705|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_705                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_708|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_708                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_709|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_709                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_711|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_711                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_712|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_712                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_714|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_714                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_715|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_715                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_717|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_717                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_718|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_718                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_720|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_720                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_721|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_721                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_723|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_723                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_724|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_724                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_726|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_726                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_727|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_727                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_729|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_729                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_730|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_730                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_732|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_732                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_733|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_733                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_735|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_735                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_736|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_736                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_737|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_737                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_741|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_741                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_742|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_742                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_744|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_744                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_745|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_745                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_747|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_747                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_748|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_748                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_750|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_750                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_751|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_751                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_753|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_753                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_754|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_754                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_756|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_756                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_757|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_757                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_759|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_759                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_760|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_760                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_762|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_762                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_763|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_763                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_765|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_765                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_766|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_766                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_768|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_768                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_769|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_769                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_771|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_771                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_772|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_772                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_773|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_773                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_776|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_776                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_777|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_777                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_779|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_779                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_780|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_780                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_782|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_782                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_783|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_783                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_785|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_785                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_786|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_786                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_788|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_788                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_789|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_789                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_791|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_791                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_792|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_792                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_794|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_794                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_795|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_795                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_797|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_797                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_798|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_798                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_800|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_800                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_801|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_801                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_803|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_803                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_804|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_804                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_806|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_806                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_807|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_807                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_808|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_808                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_811|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_811                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_812|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_812                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_814|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_814                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_815|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_815                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_817|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_817                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_818|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_818                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_820|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_820                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_821|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_821                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_823|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_823                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_824|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_824                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_826|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_826                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_827|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_827                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_829|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_829                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_830|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_830                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_832|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_832                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_833|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_833                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_835|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_835                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_836|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_836                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_838|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_838                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_839|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_839                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_841|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_841                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_842|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_842                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_843|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_843                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_846|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_846                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_847|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_847                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_849|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_849                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_850|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_850                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_852|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_852                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_853|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_853                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_855|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_855                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_856|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_856                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_858|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_858                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_859|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_859                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_861|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_861                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_862|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_862                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_864|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_864                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_865|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_865                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_867|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_867                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_868|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_868                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_870|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_870                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_871|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_871                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_873|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_873                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_874|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_874                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_876|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_876                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_877|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_877                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_878|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_878                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_881|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_881                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_882|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_882                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_884|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_884                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_885|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_885                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_887|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_887                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_888|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_888                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_890|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_890                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_891|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_891                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_893|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_893                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_894|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_894                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_896|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_896                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_897|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_897                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_899|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_899                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                            ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_900|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_900                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_902|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_902                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_903|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_903                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_905|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_905                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_906|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_906                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_908|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_908                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_909|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_909                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_911|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_911                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_912|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_912                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_913|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_913                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_916|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_916                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_917|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_917                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_919|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_919                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_920|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_920                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_922|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_922                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_923|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_923                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_925|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_925                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_926|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_926                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_928|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_928                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_929|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_929                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_931|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_931                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_932|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_932                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_934|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_934                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_935|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_935                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_937|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_937                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_938|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_938                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_940|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_940                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_941|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_941                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_943|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_943                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_944|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_944                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_946|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_946                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_947|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_947                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_948|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_948                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_951|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_951                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_952|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_952                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_954|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_954                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_955|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_955                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_957|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_957                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_958|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_958                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_960|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_960                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_961|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_961                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_963|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_963                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_964|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_964                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_966|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_966                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_967|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_967                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_969|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_969                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_970|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_970                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_972|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_972                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_973|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_973                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_975|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_975                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_976|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_976                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_978|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_978                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_979|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_979                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_981|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_981                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_982|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_982                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_983|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_983                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_986|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_986                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_987|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_987                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_989|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_989                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_990|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_990                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_992|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_992                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_993|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_993                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_995|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_995                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_996|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_996                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_998|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_998                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_999|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_999                                          ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                           ; lpm_shiftreg                                  ; work          ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                            ; lpm_shiftreg                                  ; work          ;
;                         |sld_alt_reduction:unary_1019|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1019                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1054|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1054                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_108|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_108                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1090|                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1090                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1091|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1091                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1126|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1126                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1161|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1161                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1196|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1196                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1231|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1231                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1266|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1266                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1301|                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1301                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1336|                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1336                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1371|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1371                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1406|                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1406                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_143|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_143                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1442|                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1442                                              ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_178|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_178                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_1                                                 ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_213|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_213                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_248|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_248                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_283|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_283                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_2                                                 ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_318|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_318                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_354|                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_354                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_355|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_355                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_38|                                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_38                                                ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_390|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_390                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_3|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_3                                                 ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_425|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_425                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_460|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_460                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_495|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_495                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_530|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_530                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_565|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_565                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_600|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_600                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_635|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_635                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_670|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_670                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_706|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_706                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_738|                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_738                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_739|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_739                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_73|                                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_73                                                ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_774|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_774                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_809|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_809                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_844|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_844                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_879|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_879                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_914|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_914                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_949|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_949                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_alt_reduction:unary_984|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_alt_reduction:unary_984                                               ; sld_alt_reduction                             ; work          ;
;                         |sld_mbpmg:mbpm_1000|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1000                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1000|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1003|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1003                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1003|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1006|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1006                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1006|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1009|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1009                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1009|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1012|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1012                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1012|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1015|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1015                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1015|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_101                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1020|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1020                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1020|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1023|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1023                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1023|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1026|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1026                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1026|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1029|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1029                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1029|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1032|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1032                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1032|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1035|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1035                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1035|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1038|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1038                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1038|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1041|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1041                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1041|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1044|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1044                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1044|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1047|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1047                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1047|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_104                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1050|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1050                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1050|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1055|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1055                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1055|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1058|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1058                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1058|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1061|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1061                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1061|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1064|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1064                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1064|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1067|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1067                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1067|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1070|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1070                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1070|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1073|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1073                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1073|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1076|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1076                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1076|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1079|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1079                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1079|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1082|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1082                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1082|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1085|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1085                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1085|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1092|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1092                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1092|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1095|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1095                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1095|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1098|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1098                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1098|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_109|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_109                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_10|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_10                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1101|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1101                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1104|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1104                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1107|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1107                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1110|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1110                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1113|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1113                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1116|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1116                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1119|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1119                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1122|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1122                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1127|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1127                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_112|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_112                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1130|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1130                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1133|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1133                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1136|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1136                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1139|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1139                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1142|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1142                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1145|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1145                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1148|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1148                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1151|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1151                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1154|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1154                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1157|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1157                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_115|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_115                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1162|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1162                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1162|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1165|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1165                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1165|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1168|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1168                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1171|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1171                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1174|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1174                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1177|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1177                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1177|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1180|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1180                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1180|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1183|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1183                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1183|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1186|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1186                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1186|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1189|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1189                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1189|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_118|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_118                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1192|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1192                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1192|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1197|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1197                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1200|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1200                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1203|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1203                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1206|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1206                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1209|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1209                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1212|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1212                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1215|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1215                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1218|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1218                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_121|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_121                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1221|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1221                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1221|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1224|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1224                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1224|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1227|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1227                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1227|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1232|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1232                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1235|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1235                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1238|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1238                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1241|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1241                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1244|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1244                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1247|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1247                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_124|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_124                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1250|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1250                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1250|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1253|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1253                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1256|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1256                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1259|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1259                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1262|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1262                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1267|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1267                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1267|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1270|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1270                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1270|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1273|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1273                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1273|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1276|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1276                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1276|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1279|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1279                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1279|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_127|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_127                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1282|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1282                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1282|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1285|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1285                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1285|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1288|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1288                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1288|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1291|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1291                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1291|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1294|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1294                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1294|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1297|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1297                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1302|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1302                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1302|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1305|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1305                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1305|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1308|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1308                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1308|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_130|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_130                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1311|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1311                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1311|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1314|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1314                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1314|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1317|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1317                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1317|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1320|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1320                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1320|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1323|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1323                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1323|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1326|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1326                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1326|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1329|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1329                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1329|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1332|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1332                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1332|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1337|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1337                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1337|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_133|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_133                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1340|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1340                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1340|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1343|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1343                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1343|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1346|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1346                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1346|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1349|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1349                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1349|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1352|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1352                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1352|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1355|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1355                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1355|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1358|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1358                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1358|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1361|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1361                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1361|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1364|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1364                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1364|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1367|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1367                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1367|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_136|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_136                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1372|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1372                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1372|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1375|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1375                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1375|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1378|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1378                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1378|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1381|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1381                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1381|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1384|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1384                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1384|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1387|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1387                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1387|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1390|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1390                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1390|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1393|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1393                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1393|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1396|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1396                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1396|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1399|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1399                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1399|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_139|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_139                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_13|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_13                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1402|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1402                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1402|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1407|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1407                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1407|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1410|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1410                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1410|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1413|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1413                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1416|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1416                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1416|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1419|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1419                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1419|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1422|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1422                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1422|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1425|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1425                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1425|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1428|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1428                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1428|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1431|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1431                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1431|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1434|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1434                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1434|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1437|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1437                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1437|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1443|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1443                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1443|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1446|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1446                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1446|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1449|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1449                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1449|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_144|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_144                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_144|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1452|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1452                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1452|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1455|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1455                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1455|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1458|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1458                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1458|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1461|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1461                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1461|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1464|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1464                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1464|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1467|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1467                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1467|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1470|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1470                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1470|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1474|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1474                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1474|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1477|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1477                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1477|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_147|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_147                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_147|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_1480|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1480                                                       ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_1480|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_150|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_150                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_150|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_153|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_153                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_153|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_156|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_156                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_156|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_159|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_159                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_159|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_162|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_162                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_162|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_165|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_165                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_165|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_168|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_168                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_16|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_16                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_171|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_171                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_174|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_174                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_179|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_179                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_182|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_182                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_185                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_188                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_191                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_194                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_197|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_197                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_19|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_19                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_200|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_200                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_203|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_203                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_206|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_206                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_209|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_209                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_214|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_214                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_217|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_217                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_220|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_220                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_223|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_223                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_226|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_226                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_229|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_229                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_22|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_22                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_232|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_232                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_235|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_235                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_238|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_238                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_241|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_241                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_244|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_244                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_249|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_249                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_249|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_252|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_252                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_252|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_255|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_255                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_255|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_258|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_258                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_258|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_25|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_25                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_261|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_261                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_261|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_264|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_264                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_264|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_267|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_267                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_267|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_270|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_270                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_270|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_273|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_273                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_273|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_276|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_276                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_276|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_279|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_279                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_279|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_284|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_284                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_284|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_287|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_287                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_287|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_28|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_28                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_290|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_290                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_290|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_293|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_293                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_293|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_296|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_296                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_296|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_299|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_299                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_299|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_302|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_302                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_302|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_305|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_305                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_305|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_308|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_308                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_308|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_311|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_311                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_311|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_314|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_314                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_314|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_319|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_319                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_319|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_31|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_31                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_322|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_322                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_322|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_325|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_325                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_325|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_328|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_328                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_328|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_331|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_331                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_331|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_334|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_334                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_334|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_337|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_337                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_337|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_340|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_340                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_340|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_343|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_343                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_343|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_346|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_346                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_346|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_349|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_349                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_349|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_34|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_34                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_356|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_356                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_356|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_359|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_359                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_359|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_362|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_362                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_362|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_365|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_365                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_365|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_368|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_368                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_368|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_371|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_371                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_371|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_374|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_374                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_374|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_377|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_377                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_377|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_380|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_380                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_380|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_383|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_383                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_383|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_386|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_386                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_386|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_391|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_391                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_391|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_394|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_394                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_394|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_397|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_397                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_397|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_39                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_400|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_400                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_400|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_403|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_403                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_403|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_406|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_406                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_406|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_409|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_409                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_409|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_412|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_412                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_412|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_415|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_415                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_415|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_418|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_418                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_418|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_421|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_421                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_421|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_426|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_426                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_426|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_429|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_429                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_429|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_42                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_432|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_432                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_432|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_435|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_435                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_435|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_438|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_438                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_438|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_441|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_441                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_441|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_444|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_444                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_444|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_447|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_447                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_447|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_450|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_450                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_450|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_453|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_453                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_453|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_456|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_456                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_456|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_45                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_461|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_461                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_461|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_464|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_464                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_464|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_467|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_467                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_467|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_470|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_470                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_470|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_473|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_473                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_473|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_476|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_476                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_476|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_479|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_479                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_479|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_482|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_482                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_482|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_485|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_485                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_485|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_488|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_488                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_488|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_48                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_491|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_491                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_491|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_496|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_496                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_496|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_499|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_499                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_499|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_4|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_4                                                          ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1    ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_502|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_502                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_502|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_505|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_505                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_505|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_508|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_508                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_508|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_511|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_511                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_511|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_514|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_514                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_514|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_517|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_517                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_517|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_51                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_520|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_520                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_520|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_523|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_523                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_523|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_526|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_526                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_526|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_531|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_531                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_531|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_534|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_534                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_534|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_537|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_537                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_537|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_540|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_540                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_540|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_543|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_543                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_543|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_546|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_546                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_546|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_549|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_549                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_549|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_54                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_552|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_552                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_552|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_555|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_555                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_555|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_558|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_558                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_558|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_561|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_561                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_561|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_566|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_566                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_566|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_569|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_569                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_569|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_572|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_572                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_572|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_575|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_575                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_575|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_578|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_578                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_578|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_57                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_581|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_581                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_581|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_584|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_584                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_584|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_587|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_587                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_587|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_590|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_590                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_590|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_593|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_593                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_593|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_596|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_596                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_596|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_601|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_601                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_601|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_604|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_604                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_604|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_607|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_607                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_607|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_60                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_610|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_610                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_610|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_613|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_613                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_613|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_616|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_616                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_616|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_619|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_619                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_619|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_622|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_622                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_622|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_625|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_625                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_625|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_628|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_628                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_628|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_631|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_631                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_631|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_636|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_636                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_636|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_639|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_639                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_639|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_63                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_642|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_642                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_642|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_645|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_645                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_645|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_648|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_648                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_648|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_651|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_651                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_651|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_654|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_654                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_654|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_657|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_657                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_657|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_660|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_660                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_660|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_663|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_663                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_663|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_666|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_666                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_666|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_66|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_66                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_671|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_671                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_671|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_674|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_674                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_674|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_677|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_677                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_677|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_680|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_680                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_680|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_683|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_683                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_683|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_686|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_686                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_686|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_689|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_689                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_689|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_692|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_692                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_692|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_695|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_695                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_695|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_698|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_698                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_698|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_69|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_69                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_701|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_701                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_701|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_707|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_707                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_707|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_710|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_710                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_710|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_713|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_713                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_713|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_716|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_716                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_716|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_719|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_719                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_719|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_722|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_722                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_722|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_725|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_725                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_725|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_728|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_728                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_728|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_731|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_731                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_731|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_734|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_734                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_734|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_740|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_740                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_740|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_743|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_743                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_743|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_746|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_746                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_746|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_749|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_749                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_749|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_74                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_752|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_752                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_752|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_755|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_755                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_755|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_758|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_758                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_758|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_761|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_761                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_761|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_764|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_764                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_764|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_767|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_767                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_767|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_770|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_770                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_770|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_775|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_775                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_775|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_778|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_778                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_778|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_77                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_781|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_781                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_781|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_784|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_784                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_784|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_787|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_787                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_787|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_790|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_790                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_790|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_793|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_793                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_793|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_796|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_796                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_796|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_799|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_799                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_799|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_7|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_7                                                          ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1    ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_802|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_802                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_802|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_805|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_805                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_805|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_80                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_810|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_810                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_810|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_813|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_813                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_813|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_816|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_816                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_816|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_819|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_819                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_819|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_822|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_822                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_822|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_825|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_825                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_825|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_828|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_828                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_828|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_831|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_831                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_831|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_834|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_834                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_834|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_837|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_837                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_837|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_83                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_840|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_840                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_840|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_845|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_845                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_845|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_848|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_848                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_848|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_851|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_851                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_851|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_854|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_854                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_854|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_857|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_857                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_857|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_860|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_860                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_860|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_863|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_863                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_863|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_866|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_866                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_866|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_869|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_869                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_869|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_86                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_872|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_872                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_872|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_875|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_875                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_875|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_880|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_880                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_880|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_883|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_883                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_883|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_886|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_886                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_886|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_889|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_889                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_889|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_892|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_892                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_892|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_895|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_895                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_895|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_898|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_898                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_898|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_89                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_901|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_901                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_901|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_904|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_904                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_904|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_907|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_907                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_907|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_910|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_910                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_910|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_915|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_915                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_915|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_918|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_918                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_918|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_921|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_921                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_921|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_924|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_924                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_924|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_927|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_927                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_927|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_92                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_930|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_930                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_930|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_933|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_933                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_933|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_936|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_936                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_936|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_939|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_939                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_939|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_942|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_942                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_942|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_945|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_945                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_945|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_950|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_950                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_950|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_953|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_953                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_953|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_956|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_956                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_956|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_959|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_959                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_959|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_95                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_962|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_962                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_962|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_965|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_965                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_965|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_968|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_968                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_968|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_971|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_971                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_971|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_974|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_974                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_974|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_977|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_977                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_977|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_980|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_980                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_980|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_985|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_985                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_985|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_988|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_988                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_988|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_98                                                         ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_991|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_991                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_991|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_994|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_994                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_994|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                         |sld_mbpmg:mbpm_997|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_997                                                        ; sld_mbpmg                                     ; work          ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1|sld_mbpmg:mbpm_997|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work          ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                   ; sld_ela_trigger_flow_mgr                      ; work          ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                           ; lpm_shiftreg                                  ; work          ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 47 (11)             ; 545 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                            ; sld_offload_buffer_mgr                        ; work          ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                  ; lpm_counter                                   ; work          ;
;                   |cntr_sai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sai:auto_generated                                                                                                          ; cntr_sai                                      ; work          ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                           ; lpm_counter                                   ; work          ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                                                                   ; cntr_a2j                                      ; work          ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                 ; lpm_counter                                   ; work          ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                                                                         ; cntr_49i                                      ; work          ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                    ; lpm_counter                                   ; work          ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                            ; cntr_kri                                      ; work          ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                  ; work          ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 463 (463)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                            ; lpm_shiftreg                                  ; work          ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                  ; work          ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                       ; sld_rom_sr                                    ; work          ;
;    |vaccine_Block:inst6|                                                                                                                ; 3476 (0)            ; 644 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6                                                                                                                                                                                                                                                                                                                                                                     ; vaccine_Block                                 ; work          ;
;       |10_Square_Objects:inst4|                                                                                                         ; 661 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4                                                                                                                                                                                                                                                                                                                                             ; 10_Square_Objects                             ; work          ;
;          |square_object:inst1|                                                                                                          ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst1                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst2|                                                                                                          ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst2                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst3|                                                                                                          ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst3                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst4|                                                                                                          ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst4                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst5|                                                                                                          ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst5                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst6|                                                                                                          ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst6                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst7|                                                                                                          ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst7                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst8|                                                                                                          ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst8                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst9|                                                                                                          ; 67 (67)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst9                                                                                                                                                                                                                                                                                                                         ; square_object                                 ; work          ;
;          |square_object:inst|                                                                                                           ; 66 (66)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst                                                                                                                                                                                                                                                                                                                          ; square_object                                 ; work          ;
;       |Vaccines_positions_collision:inst2|                                                                                              ; 315 (297)           ; 454 (454)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2                                                                                                                                                                                                                                                                                                                                  ; Vaccines_positions_collision                  ; work          ;
;          |lpm_divide:Mod0|                                                                                                              ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                    ; work          ;
;             |lpm_divide_52m:auto_generated|                                                                                             ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_52m                                ; work          ;
;                |sign_div_unsign_8kh:divider|                                                                                            ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_8kh                           ; work          ;
;                   |alt_u_div_mse:divider|                                                                                               ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider                                                                                                                                                                                                                                  ; alt_u_div_mse                                 ; work          ;
;       |vaccineBitMap:inst|                                                                                                              ; 2500 (2500)         ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst                                                                                                                                                                                                                                                                                                                                                  ; vaccineBitMap                                 ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64      ; None ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64      ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cl84:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 8192         ; 463          ; 8192         ; 463          ; 3792896 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_soo:auto_generated|sld_reserved_Lab1Demo_auto_signaltap_0_1_134d:mgl_prim1 ;                 ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst                                                                                                                                                                                                                                                                         ; matrix_top_XY.v ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|clock_divider:inst12                                                                                                                                                                                                                                                                                          ; clock_divider.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5|cur_st ;
+-------------+-----------------------------------------------------------------------------+
; Name        ; cur_st.ONE                                                                  ;
+-------------+-----------------------------------------------------------------------------+
; cur_st.ZERO ; 0                                                                           ;
; cur_st.ONE  ; 1                                                                           ;
+-------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st                              ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+
; Name                ; pres_st.CHK_DATA_ST ; pres_st.HI_CLK_ST ; pres_st.LOW_CLK_ST ; pres_st.IDLE_ST ; pres_st.NEW_DATA_ST ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+
; pres_st.IDLE_ST     ; 0                   ; 0                 ; 0                  ; 0               ; 0                   ;
; pres_st.LOW_CLK_ST  ; 0                   ; 0                 ; 1                  ; 1               ; 0                   ;
; pres_st.HI_CLK_ST   ; 0                   ; 1                 ; 0                  ; 1               ; 0                   ;
; pres_st.CHK_DATA_ST ; 1                   ; 0                 ; 0                  ; 1               ; 0                   ;
; pres_st.NEW_DATA_ST ; 0                   ; 0                 ; 0                  ; 1               ; 1                   ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                        ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; random:inst11|counter[9]                                                ; yes                                                              ; yes                                        ;
; random:inst11|rise_d                                                    ; yes                                                              ; yes                                        ;
; random:inst11|counter[8]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[7]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[6]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[5]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[4]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[3]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[2]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[1]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[0]                                                ; yes                                                              ; yes                                        ;
; random:inst2|counter[0]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|rise_d                                                     ; yes                                                              ; yes                                        ;
; random:inst2|counter[10]                                                ; yes                                                              ; yes                                        ;
; random:inst2|counter[1]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[2]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[3]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[4]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[5]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[6]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[7]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[8]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[9]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[0]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|rise_d                                                     ; yes                                                              ; yes                                        ;
; random:inst7|counter[10]                                                ; yes                                                              ; yes                                        ;
; random:inst7|counter[1]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[2]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[3]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[4]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[5]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[6]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[7]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[8]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[9]                                                 ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.NEW_DATA_ST ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[7]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[8]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[6]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[5]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[4]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[3]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[2]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[1]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[0]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.CHK_DATA_ST ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.LOW_CLK_ST  ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[9]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|cntr[3]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|cntr[2]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|cntr[1]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.HI_CLK_ST   ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.IDLE_ST     ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|cntr[0]             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 54                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+----------------------------------------------------------------------+----------------------------------------+
; Register name                                                        ; Reason for Removal                     ;
+----------------------------------------------------------------------+----------------------------------------+
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[9][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[9][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[8][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[8][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[7][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[7][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[6][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[6][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[5][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[5][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[4][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[4][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[3][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[3][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[2][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[2][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[1][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[1][2]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[0][5]                  ; Stuck at GND due to stuck port data_in ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[0][2]                  ; Stuck at GND due to stuck port data_in ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st~4        ; Lost fanout                            ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st~5        ; Lost fanout                            ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state~4 ; Lost fanout                            ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state~5 ; Lost fanout                            ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state~6 ; Lost fanout                            ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state~7 ; Lost fanout                            ;
; Total Number of Removed Registers = 26                               ;                                        ;
+----------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7779  ;
; Number of registers using Synchronous Clear  ; 515   ;
; Number of registers using Synchronous Load   ; 656   ;
; Number of registers using Asynchronous Clear ; 3505  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3321  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; VGA_Controller:inst|oVGA_VS                                              ; 4       ;
; VGA_Controller:inst|oVGA_HS                                              ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[0]   ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[1]   ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[2]   ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[3]   ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[5]   ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[6]   ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[8]   ; 9       ;
; random:inst11|dout[8]                                                    ; 2       ;
; random:inst11|dout[7]                                                    ; 2       ;
; random:inst11|dout[6]                                                    ; 2       ;
; random:inst11|dout[5]                                                    ; 2       ;
; random:inst11|dout[4]                                                    ; 2       ;
; random:inst11|dout[3]                                                    ; 2       ;
; random:inst11|dout[2]                                                    ; 2       ;
; random:inst11|dout[1]                                                    ; 2       ;
; random:inst11|dout[0]                                                    ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][1] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][2] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][6] ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][4] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][6] ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][2] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][3] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][7] ; 10      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][3] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][6] ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][7] ; 10      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][1] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][3] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][5] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][7] ; 10      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][1] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][3] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][6] ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][8] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][1] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][4] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][5] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][6] ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][8] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][5] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][6] ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][7] ; 10      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][8] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][3] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][4] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][5] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][7] ; 10      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][8] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][1] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][2] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][5] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][9] ; 6       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][3] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][6] ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][7] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][6] ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][8] ; 6       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][5] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][7] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][3] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][6] ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][7] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][1] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][3] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][4] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][7] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][8] ; 6       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][1] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][3] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][6] ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][8] ; 6       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][1] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][3] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][5] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][7] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][2] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][3] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][4] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][5] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][6] ; 9       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][8] ; 6       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][2] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][4] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][5] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][7] ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][2] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][4] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][5] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][7] ; 8       ;
; back_ground_draw:inst4|redBits[2]                                        ; 1       ;
; back_ground_draw:inst4|redBits[1]                                        ; 1       ;
; back_ground_draw:inst4|redBits[0]                                        ; 1       ;
; back_ground_draw:inst4|greenBits[2]                                      ; 1       ;
; back_ground_draw:inst4|greenBits[1]                                      ; 1       ;
; back_ground_draw:inst4|greenBits[0]                                      ; 1       ;
; back_ground_draw:inst4|blueBits[1]                                       ; 1       ;
; back_ground_draw:inst4|blueBits[0]                                       ; 1       ;
; Total number of inverted registers = 177*                                ;         ;
+--------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[9]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|Yspeed[9]                                                                                                                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|Xspeed[10]                                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[2][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[3][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[4][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[5][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[6][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[7][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[8][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[9][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[0][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[1][4]                                                                                                                                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|Yspeed[1]                                                                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|objects_mux_new:inst8|RGBOut[5]                                                                                                                                                                ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|objects_mux_new:inst8|RGBOut[4]                                                                                                                                                                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|keyPad_decoder:inst2|key[0]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|back_ground_draw:inst4|blueBits[0]                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux543                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux726                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux909                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1092                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1275                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1458                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1641                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1824                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux177                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux360                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|game_controller_all:inst9|collision_clamp_vaccine[1]                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|Selector6                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|Selector4                                                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|Selector1                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO:inst18|audio_codec_controller:inst2                                                                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_W20                ;      ; IRDA_RXD                   ;
; LOCATION                                                                       ; PIN_W21                ;      ; IRDA_TXD                   ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AB30               ;      ; SW[0]                      ;
; LOCATION                                                                       ; PIN_Y27                ;      ; SW[1]                      ;
; LOCATION                                                                       ; PIN_AB28               ;      ; SW[2]                      ;
; LOCATION                                                                       ; PIN_AC30               ;      ; SW[3]                      ;
; LOCATION                                                                       ; PIN_W25                ;      ; SW[4]                      ;
; LOCATION                                                                       ; PIN_V25                ;      ; SW[5]                      ;
; LOCATION                                                                       ; PIN_AC28               ;      ; SW[6]                      ;
; LOCATION                                                                       ; PIN_AD30               ;      ; SW[7]                      ;
; LOCATION                                                                       ; PIN_AC29               ;      ; SW[8]                      ;
; LOCATION                                                                       ; PIN_AA30               ;      ; SW[9]                      ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; ball_toggle                ;
; LOCATION                                                                       ; PIN_AF25               ;      ; ir_key[0]                  ;
; LOCATION                                                                       ; PIN_AE24               ;      ; ir_key[1]                  ;
; LOCATION                                                                       ; PIN_AF24               ;      ; ir_key[2]                  ;
; LOCATION                                                                       ; PIN_AB22               ;      ; ir_key[3]                  ;
; LOCATION                                                                       ; PIN_AB23               ;      ; ir_write                   ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; LOCATION                                                                       ; PIN_AC23               ;      ; sound_on                   ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity7                    ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left_valid         ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right_valid        ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left_ack           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right_ack          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdptrrg                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+----------------------------------------------------------------------------+
; Source assignments for KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4 ;
+------------------------------+-------+------+------------------------------+
; Assignment                   ; Value ; From ; To                           ;
+------------------------------+-------+------+------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.IDLE_ST              ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.LOW_CLK_ST           ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.HI_CLK_ST            ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.CHK_DATA_ST          ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.NEW_DATA_ST          ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[3]                      ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[2]                      ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[1]                      ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[0]                      ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[9]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[8]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[7]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[6]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[5]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[4]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[3]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[2]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[1]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.IDLE_ST              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.IDLE_ST              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.LOW_CLK_ST           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.LOW_CLK_ST           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.HI_CLK_ST            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.HI_CLK_ST            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.CHK_DATA_ST          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.CHK_DATA_ST          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.NEW_DATA_ST          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.NEW_DATA_ST          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[7]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[7]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[6]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[6]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[5]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[5]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[4]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[4]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[0]                 ;
+------------------------------+-------+------+------------------------------+


+-----------------------------------------------+
; Source assignments for random:inst11          ;
+-------------------+-------+------+------------+
; Assignment        ; Value ; From ; To         ;
+-------------------+-------+------+------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[9] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0] ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d     ;
+-------------------+-------+------+------------+


+------------------------------------------------+
; Source assignments for random:inst2            ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+------------------------------------------------+
; Source assignments for random:inst7            ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: back_ground_draw:inst4 ;
+---------------------+-------+---------------------------------------+
; Parameter Name      ; Value ; Type                                  ;
+---------------------+-------+---------------------------------------+
; COLOR_MATRIX_TOP_Y  ; 30    ; Signed Integer                        ;
; COLOR_MATRIX_LEFT_X ; 30    ; Signed Integer                        ;
+---------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                          ;
; pll_type                             ; General                ; String                                                          ;
; pll_subtype                          ; General                ; String                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                  ;
; operation_mode                       ; direct                 ; String                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                  ;
; clock_name_0                         ;                        ; String                                                          ;
; clock_name_1                         ;                        ; String                                                          ;
; clock_name_2                         ;                        ; String                                                          ;
; clock_name_3                         ;                        ; String                                                          ;
; clock_name_4                         ;                        ; String                                                          ;
; clock_name_5                         ;                        ; String                                                          ;
; clock_name_6                         ;                        ; String                                                          ;
; clock_name_7                         ;                        ; String                                                          ;
; clock_name_8                         ;                        ; String                                                          ;
; clock_name_global_0                  ; false                  ; String                                                          ;
; clock_name_global_1                  ; false                  ; String                                                          ;
; clock_name_global_2                  ; false                  ; String                                                          ;
; clock_name_global_3                  ; false                  ; String                                                          ;
; clock_name_global_4                  ; false                  ; String                                                          ;
; clock_name_global_5                  ; false                  ; String                                                          ;
; clock_name_global_6                  ; false                  ; String                                                          ;
; clock_name_global_7                  ; false                  ; String                                                          ;
; clock_name_global_8                  ; false                  ; String                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                  ;
; pll_slf_rst                          ; false                  ; String                                                          ;
; pll_bw_sel                           ; low                    ; String                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block:inst1 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; initial_x       ; 288   ; Untyped                               ;
; initial_x_speed ; 0     ; Untyped                               ;
; initial_y       ; 64    ; Untyped                               ;
; initial_y_speed ; 0     ; Untyped                               ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block:inst1|square_object:inst6 ;
+-----------------+-------+-----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                      ;
+-----------------+-------+-----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                            ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                            ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                           ;
+-----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block:inst1|smileyface_moveCollision:inst ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; INITIAL_X       ; 288   ; Signed Integer                                                      ;
; INITIAL_Y       ; 64    ; Signed Integer                                                      ;
; INITIAL_X_SPEED ; 0     ; Signed Integer                                                      ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                                                      ;
; MAX_Y_SPEED     ; 220   ; Signed Integer                                                      ;
; X_SPEED         ; 40    ; Signed Integer                                                      ;
; Y_SPEED         ; 40    ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst1 ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; KEY_VALUE      ; 001100110 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3 ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; KEY_VALUE      ; 101011010 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst ;
+-----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                           ;
+-----------------+----------+--------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                 ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                 ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                ;
+-----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst1 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst2 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst3 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst4 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst5 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst6 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst7 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst8 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst9 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst11 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 10    ; Signed Integer                    ;
; MIN_VAL        ; 1     ; Unsigned Hexadecimal              ;
; MAX_VAL        ; 3FF   ; Unsigned Hexadecimal              ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                   ;
; MIN_VAL        ; 64    ; Unsigned Integer                 ;
; MAX_VAL        ; 570   ; Unsigned Integer                 ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst7 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                   ;
; MIN_VAL        ; 32    ; Unsigned Integer                 ;
; MAX_VAL        ; 435   ; Unsigned Integer                 ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|square_object:inst11 ;
+-----------------+----------+---------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                    ;
+-----------------+----------+---------------------------------------------------------+
; OBJECT_WIDTH_X  ; 577      ; Signed Integer                                          ;
; OBJECT_HEIGHT_Y ; 417      ; Signed Integer                                          ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                         ;
+-----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                           ;
+--------------------+------------------+--------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                 ;
; LPM_CVALUE         ; 32               ; Signed Integer                                                                 ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                        ;
; CBXI_PARAMETER     ; lpm_constant_gj8 ; Untyped                                                                        ;
+--------------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 463                                            ; Untyped        ;
; sld_trigger_bits                                ; 463                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 8192                                           ; Untyped        ;
; sld_segment_size                                ; 8192                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_Lab1Demo_auto_signaltap_0_1_134d, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 27                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000                    ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 463                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vaccine_Block:inst6|Vaccines_positions_collision:inst2|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Smiley_Block:inst1|smileyface_moveCollision:inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_92m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 463                 ; 463              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 11    ; 1     ; Read/Write ; HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------------------+---------------+
; Type                                ; Count         ;
+-------------------------------------+---------------+
; arriav_ff                           ; 1018          ;
;     CLR                             ; 186           ;
;     CLR SCLR                        ; 72            ;
;     ENA                             ; 259           ;
;     ENA CLR                         ; 311           ;
;     ENA CLR SCLR                    ; 30            ;
;     ENA SCLR                        ; 149           ;
;     ENA SLD                         ; 11            ;
; arriav_lcell_comb                   ; 4863          ;
;     arith                           ; 381           ;
;         0 data inputs               ; 32            ;
;         1 data inputs               ; 150           ;
;         2 data inputs               ; 26            ;
;         3 data inputs               ; 3             ;
;         4 data inputs               ; 21            ;
;         5 data inputs               ; 149           ;
;     extend                          ; 73            ;
;         7 data inputs               ; 73            ;
;     normal                          ; 4409          ;
;         0 data inputs               ; 2             ;
;         1 data inputs               ; 310           ;
;         2 data inputs               ; 200           ;
;         3 data inputs               ; 441           ;
;         4 data inputs               ; 574           ;
;         5 data inputs               ; 992           ;
;         6 data inputs               ; 1890          ;
; blackbox                            ; 1             ;
;         udio_codec_controller:inst2 ; 1             ;
; boundary_port                       ; 549           ;
; generic_pll                         ; 1             ;
;                                     ;               ;
; Max LUT depth                       ; 6.00          ;
; Average LUT depth                   ; 4.28          ;
+-------------------------------------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:44     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+---------+
; Name                                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                 ; Details ;
+--------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+---------+
; clk                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; toggleX                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3|keyRisingEdgePulse~_wirecell                    ; N/A     ;
; toggleX                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3|keyRisingEdgePulse~_wirecell                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[0]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[0]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[1]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[1]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[2]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[2]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[3]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[3]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[4]                            ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[4]                            ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[5]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[5]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[6]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[6]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[7]                            ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[7]                            ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[8]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[8]~_wirecell                  ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[9]                            ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Draw_request[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[9]                            ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[0][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[1][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[2][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[3][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[4][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[5][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[6][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[7][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[8][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_rand_positions[9][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[0][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[1][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[2][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[3][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[4][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[5][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[6][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[7][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[8][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][0]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][10]                    ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][1]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][2]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][3]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][4]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][5]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][6]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][7]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][8]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_rand_positions[9][9]                     ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|collision               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_controller_all:inst9|collision                                                               ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|collision               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_controller_all:inst9|collision                                                               ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[9]                                                                             ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[9]                                                                             ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[8]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[8]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[7]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[7]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[6]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[6]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[5]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[5]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[4]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[4]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[3]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[3]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[2]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[2]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[1]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[1]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[0]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_draw_request[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst11|dout[0]~_wirecell                                                                   ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|resetN                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; resetN                                                                                            ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|resetN                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; resetN                                                                                            ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[0][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[1][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[2][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[3][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[4][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[4][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[5][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[6][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[7][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[8][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][9]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftX[9][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][9]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[0][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[1][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[2][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[3][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[4][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[4][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][5]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[5][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][1]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][2]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][4]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[6][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][3]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][6]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][7]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][8]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[7][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[8][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][0]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][10]                         ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][1]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][2]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][3]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][4]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][5]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][6]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][7]~_wirecell                ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][8]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][9]                          ; N/A     ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|topLeftY[9][9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][9]                          ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A     ;
+--------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Aug 26 20:03:34 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_movecollision.sv
    Info (12023): Found entity 1: smileyface_moveCollision File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/game_controller.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv
    Info (12023): Found entity 1: back_ground_drawSquare File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_drawSquare.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmapx2.sv
    Info (12023): Found entity 1: smileyBitMapX2 File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyBitMapX2.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block.bdf
    Info (12023): Found entity 1: Smiley_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv
    Info (12023): Found entity 1: square_Hart_object File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/square_Hart_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv
    Info (12023): Found entity 1: HartsMatrixBitMap File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/HartsMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf
    Info (12023): Found entity 1: HART_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv
    Info (12023): Found entity 1: random File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv
    Info (12023): Found entity 1: keyToggle_decoder File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/keyToggle_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/hexss.sv
    Info (12023): Found entity 1: HexSS File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/HexSS.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/keyPad_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv Line: 4
Warning (10890): Verilog HDL Attribute warning at bitrec.sv(22): overriding existing value for attribute "keep" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/bitrec.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_interface.bdf
    Info (12023): Found entity 1: KEYBOARD_INTERFACE
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/numberposition.v
    Info (12023): Found entity 1: numberPosition File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/numberPosition.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/Ganit/Documents/Tomer/Proj/clock_divider.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v
    Info (12023): Found entity 1: clock_divider_0002 File: C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
Info (15248): File "C:/Users/Ganit/Documents/Tomer/Proj/RTL/audio_codec_controller/audio_codec_controller.qxp" is a duplicate of already analyzed file "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf
    Info (12023): Found entity 1: TOP_AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file x_loca.v
    Info (12023): Found entity 1: X_loca File: C:/Users/Ganit/Documents/Tomer/Proj/X_loca.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file x_location.v
    Info (12023): Found entity 1: X_location File: C:/Users/Ganit/Documents/Tomer/Proj/X_location.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file y_location.v
    Info (12023): Found entity 1: Y_location File: C:/Users/Ganit/Documents/Tomer/Proj/Y_location.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file number_position.v
    Info (12023): Found entity 1: Number_position File: C:/Users/Ganit/Documents/Tomer/Proj/Number_position.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file matrix_top_xy.v
    Info (12023): Found entity 1: matrix_top_XY File: C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_new.sv
    Info (12023): Found entity 1: objects_mux_new File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/objects_mux_new.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv
    Info (12023): Found entity 1: game_controller_all File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/game_controller_all.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vaccines_positions_collision.sv
    Info (12023): Found entity 1: Vaccines_positions_collision File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vaccinebitmap.sv
    Info (12023): Found entity 1: vaccineBitMap File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/vaccineBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/10_square_objects.bdf
    Info (12023): Found entity 1: 10_Square_Objects
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vaccine_block.bdf
    Info (12023): Found entity 1: vaccine_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/line.sv
    Info (12023): Found entity 1: Line File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Line.sv Line: 9
Warning (10236): Verilog HDL Implicit Net warning at smileyface_moveCollision.sv(75): created implicit net for "isInX" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 75
Warning (10236): Verilog HDL Implicit Net warning at smileyface_moveCollision.sv(76): created implicit net for "XINIT_POS" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 76
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "nor_code" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "ext_code" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for "rel_code" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv Line: 38
Info (12127): Elaborating entity "TOP_VGA_DEMO_KBD" for the top level hierarchy
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst4"
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(19): object "COLOR_MARTIX_SIZE" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv Line: 19
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(57): truncated value with size 3 to match size of target (2) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv Line: 57
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(64): truncated value with size 3 to match size of target (2) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv Line: 64
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(73): truncated value with size 3 to match size of target (2) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv Line: 73
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(84): truncated value with size 3 to match size of target (2) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv Line: 84
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(111): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv Line: 111
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:inst12"
Info (12128): Elaborating entity "clock_divider_0002" for hierarchy "clock_divider:inst12|clock_divider_0002:clock_divider_inst" File: C:/Users/Ganit/Documents/Tomer/Proj/clock_divider.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" File: C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" File: C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(76): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv Line: 77
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(90): truncated value with size 11 to match size of target (1) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv Line: 90
Info (12128): Elaborating entity "objects_mux_new" for hierarchy "objects_mux_new:inst8"
Info (12128): Elaborating entity "Smiley_Block" for hierarchy "Smiley_Block:inst1"
Warning (275009): Pin "toggleX" not connected
Info (12128): Elaborating entity "smileyBitMap" for hierarchy "Smiley_Block:inst1|smileyBitMap:inst1"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Smiley_Block:inst1|square_object:inst6"
Info (12128): Elaborating entity "smileyface_moveCollision" for hierarchy "Smiley_Block:inst1|smileyface_moveCollision:inst"
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(75): object "isInX" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 75
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(76): object "XINIT_POS" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 76
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(59): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(60): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(61): object "bracketOffset" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(62): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 62
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(66): object "InitPosX" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 66
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(76): truncated value with size 11 to match size of target (1) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 76
Critical Warning (10237): Verilog HDL warning at smileyface_moveCollision.sv(80): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 80
Critical Warning (10237): Verilog HDL warning at smileyface_moveCollision.sv(81): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 81
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(85): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 85
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(86): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 86
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(87): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 87
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(88): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 88
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(89): truncated value with size 32 to match size of target (1) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 89
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(90): truncated value with size 32 to match size of target (1) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 90
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(107): truncated value with size 32 to match size of target (1) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 107
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(114): truncated value with size 32 to match size of target (1) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 114
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(131): truncated value with size 32 to match size of target (1) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 131
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(133): truncated value with size 32 to match size of target (4) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 133
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(141): truncated value with size 32 to match size of target (1) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 141
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(143): truncated value with size 32 to match size of target (4) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 143
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(150): truncated value with size 32 to match size of target (6) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 150
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(169): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 169
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(170): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 170
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "initial_positions" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "initial_speeds" into its bus
Info (12128): Elaborating entity "KEYBOARD_INTERFACE" for hierarchy "KEYBOARD_INTERFACE:inst19"
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst1"
Info (12128): Elaborating entity "KBDINTF" for hierarchy "KEYBOARD_INTERFACE:inst19|KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4"
Info (12128): Elaborating entity "lpf" for hierarchy "KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "KEYBOARD_INTERFACE:inst19|keyPad_decoder:inst2"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(40): truncated value with size 32 to match size of target (4) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/keyPad_decoder.sv Line: 40
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3"
Info (12128): Elaborating entity "game_controller_all" for hierarchy "game_controller_all:inst9"
Info (12128): Elaborating entity "vaccine_Block" for hierarchy "vaccine_Block:inst6"
Info (12128): Elaborating entity "vaccineBitMap" for hierarchy "vaccine_Block:inst6|vaccineBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "Vaccines_positions_collision" for hierarchy "vaccine_Block:inst6|Vaccines_positions_collision:inst2"
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(41): object "position_number" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 41
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(59): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(60): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(61): object "bracketOffset" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(62): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 62
Critical Warning (10237): Verilog HDL warning at Vaccines_positions_collision.sv(76): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 76
Critical Warning (10237): Verilog HDL warning at Vaccines_positions_collision.sv(77): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 77
Critical Warning (10237): Verilog HDL warning at Vaccines_positions_collision.sv(78): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 78
Warning (10230): Verilog HDL assignment warning at Vaccines_positions_collision.sv(112): truncated value with size 32 to match size of target (4) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 112
Info (12128): Elaborating entity "10_Square_Objects" for hierarchy "vaccine_Block:inst6|10_Square_Objects:inst4"
Info (12128): Elaborating entity "square_object" for hierarchy "vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst"
Info (12128): Elaborating entity "random" for hierarchy "random:inst11"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (10) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (10) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 28
Info (12128): Elaborating entity "random" for hierarchy "random:inst2"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 30
Info (12128): Elaborating entity "random" for hierarchy "random:inst7"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv Line: 30
Info (12128): Elaborating entity "HART_DISPLAY" for hierarchy "HART_DISPLAY:inst5"
Info (12128): Elaborating entity "HartsMatrixBitMap" for hierarchy "HART_DISPLAY:inst5|HartsMatrixBitMap:inst6"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "HART_DISPLAY:inst5|square_object:inst11"
Info (12128): Elaborating entity "matrix_top_XY" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v Line: 49
Info (12130): Elaborated megafunction instantiation "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v Line: 49
Info (12133): Instantiated megafunction "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "32"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_gj8.tdf
    Info (12023): Found entity 1: lpm_constant_gj8 File: C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_gj8" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf Line: 31
Info (12133): Instantiated megafunction "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000100000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "AUDIO" for hierarchy "AUDIO:inst18"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "AUDIO:inst18|audio_codec_controller:inst2"
Info (12128): Elaborating entity "sintable" for hierarchy "AUDIO:inst18|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/SinTable.sv Line: 30
Info (12128): Elaborating entity "addr_counter" for hierarchy "AUDIO:inst18|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "AUDIO:inst18|prescaler:inst3"
Info (12128): Elaborating entity "ToneDecoder" for hierarchy "AUDIO:inst18|ToneDecoder:inst4"
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:inst10"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_soo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_soo File: C:/Users/Ganit/Documents/Tomer/Proj/db/sld_ela_trigger_soo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab1demo_auto_signaltap_0_1_134d.v
    Info (12023): Found entity 1: sld_reserved_Lab1Demo_auto_signaltap_0_1_134d File: C:/Users/Ganit/Documents/Tomer/Proj/db/sld_reserved_lab1demo_auto_signaltap_0_1_134d.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cl84.tdf
    Info (12023): Found entity 1: altsyncram_cl84 File: C:/Users/Ganit/Documents/Tomer/Proj/db/altsyncram_cl84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: C:/Users/Ganit/Documents/Tomer/Proj/db/mux_hlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Ganit/Documents/Tomer/Proj/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf
    Info (12023): Found entity 1: cntr_sai File: C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_sai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/Ganit/Documents/Tomer/Proj/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/Ganit/Documents/Tomer/Proj/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Ganit/Documents/Tomer/Proj/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.08.26.20:04:30 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vaccine_Block:inst6|Vaccines_positions_collision:inst2|Mod0" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 112
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Smiley_Block:inst1|smileyface_moveCollision:inst|Mod0" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 150
Info (12130): Elaborated megafunction instantiation "vaccine_Block:inst6|Vaccines_positions_collision:inst2|lpm_divide:Mod0" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 112
Info (12133): Instantiated megafunction "vaccine_Block:inst6|Vaccines_positions_collision:inst2|lpm_divide:Mod0" with the following parameter: File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 112
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_divide_52m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Users/Ganit/Documents/Tomer/Proj/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: C:/Users/Ganit/Documents/Tomer/Proj/db/alt_u_div_mse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Smiley_Block:inst1|smileyface_moveCollision:inst|lpm_divide:Mod0" File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 150
Info (12133): Instantiated megafunction "Smiley_Block:inst1|smileyface_moveCollision:inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 150
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf
    Info (12023): Found entity 1: lpm_divide_92m File: C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_divide_92m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: C:/Users/Ganit/Documents/Tomer/Proj/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: C:/Users/Ganit/Documents/Tomer/Proj/db/alt_u_div_use.tdf Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 102
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OVGA[26]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Ganit/Documents/Tomer/Proj/output_files/Lab1Demo.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 959 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 150 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_LED~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_LED"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_DACDAT~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_DACDAT"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_XCK~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_XCK"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_I2C_SCLK~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_I2C_SCLK"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 267 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 13679 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 13150 logic cells
    Info (21064): Implemented 465 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 5095 megabytes
    Info: Processing ended: Thu Aug 26 20:05:57 2021
    Info: Elapsed time: 00:02:23
    Info: Total CPU time (on all processors): 00:02:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ganit/Documents/Tomer/Proj/output_files/Lab1Demo.map.smsg.


