Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /staff/ee/twipaa/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'AWREADY' is not connected on this instance [/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/fpga/ZW02a-25_FYP/ZW02a-25_FYP.srcs/sim_1/new/top_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/tpu.v" Line 1. Module tpu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/ifu.v" Line 1. Module ifu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/mem_wrapper/mem_wrapper.v" Line 1. Module mem_wrapper(DATA_WIDTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/idu.v" Line 1. Module idu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFRE.v" Line 1. Module DFFRE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lsu.v" Line 1. Module lsu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFRE.v" Line 1. Module DFFRE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFE.v" Line 1. Module DFFE(WIDTH=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFR.v" Line 1. Module DFFR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFRE.v" Line 1. Module DFFRE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFRE.v" Line 1. Module DFFRE(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFRE.v" Line 1. Module DFFRE(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/dfs/usrhome/twipaa/Documents/fpga/ZW02a-25_FYP_repo/rtl/lib/DFFRE.v" Line 1. Module DFFRE(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFFR
Compiling module xil_defaultlib.DFFE(WIDTH=12)
Compiling module xil_defaultlib.mem_wrapper(DATA_WIDTH=128)
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.DFFE(WIDTH=32)
Compiling module xil_defaultlib.DFFRE
Compiling module xil_defaultlib.DFFE
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.DFFE(WIDTH=5)
Compiling module xil_defaultlib.DFFE(WIDTH=8)
Compiling module xil_defaultlib.DFFE(WIDTH=3)
Compiling module xil_defaultlib.DFFE(WIDTH=4)
Compiling module xil_defaultlib.DFFE(WIDTH=13)
Compiling module xil_defaultlib.DFFE(WIDTH=2)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DFFRE(WIDTH=12)
Compiling module xil_defaultlib.DFFRE(WIDTH=4)
Compiling module xil_defaultlib.DFFRE(WIDTH=2)
Compiling module xil_defaultlib.DFFRE(WIDTH=8)
Compiling module xil_defaultlib.DFFRE(WIDTH=10)
Compiling module xil_defaultlib.DFFRE(WIDTH=3)
Compiling module xil_defaultlib.DFFRE(WIDTH=5)
Compiling module xil_defaultlib.DFFRE(WIDTH=13)
Compiling module xil_defaultlib.resp_data_get
Compiling module xil_defaultlib.dec5to32
Compiling module xil_defaultlib.resp_assign
Compiling module xil_defaultlib.dec8to3
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.dec32to5
Compiling module xil_defaultlib.DFFR(WIDTH=8)
Compiling module xil_defaultlib.DFFRE(WIDTH=9)
Compiling module xil_defaultlib.DFFRE(WIDTH=16)
Compiling module xil_defaultlib.mux16(WIDTH=128)
Compiling module xil_defaultlib.mux16(WIDTH=256)
Compiling module xil_defaultlib.DFFR(WIDTH=128)
Compiling module xil_defaultlib.data_byte_shift
Compiling module xil_defaultlib.DFFE(WIDTH=128)
Compiling module xil_defaultlib.DFFR(WIDTH=16)
Compiling module xil_defaultlib.mm_ctrl_buffer(RAM_TYPE="IRAM")
Compiling module xil_defaultlib.mm_ctrl_buffer_default
Compiling module xil_defaultlib.ram_mem_wrapper(DATA_WIDTH=128)
Compiling module xil_defaultlib.DFFR(WIDTH=13)
Compiling module xil_defaultlib.DFFR(WIDTH=5)
Compiling module xil_defaultlib.DFFR(WIDTH=32)
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.DFFSE
Compiling module xil_defaultlib.DFFE(WIDTH=16)
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.act_mod
Compiling module xil_defaultlib.mxu
Compiling module xil_defaultlib.DFFRE(WIDTH=32)
Compiling module xil_defaultlib.rf_default
Compiling module xil_defaultlib.DFFRE(WIDTH=15)
Compiling module xil_defaultlib.dec4to16
Compiling module xil_defaultlib.DFFRE(WIDTH=64)
Compiling module xil_defaultlib.DFFE(WIDTH=9)
Compiling module xil_defaultlib.AXI_READ_INFT(ARADDR_WIDTH=32)
Compiling module xil_defaultlib.DFFE(WIDTH=64)
Compiling module xil_defaultlib.mux16(WIDTH=13)
Compiling module xil_defaultlib.AXI_WRITE_INFT(AWADDR_WIDTH=32)
Compiling module xil_defaultlib.tpu_default
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
