$date
	Fri Oct 25 16:24:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var wire 1 # x $end
$var wire 1 ! y $end
$var reg 3 % currentState [2:0] $end
$var reg 3 & nextState [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 &
b0 %
1$
0#
1"
0!
$end
#5
0"
#10
b1 %
1"
0$
#12
b11 &
1#
#14
b1 &
0#
#15
0"
#20
1"
#25
0"
#30
1"
#35
b11 &
1#
0"
#40
b10 &
1!
b11 %
1"
#45
0"
#50
0!
b10 %
1"
#55
0"
#56
