Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/ --output-directory=C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc/ --report-file=bsf:C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc.qsys
Progress: Loading qsys/sopc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll [altpll 13.0]
Progress: Parameterizing module altpll
Progress: Adding nios_processor [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios_processor
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding motor1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor1
Progress: Adding motor2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor2
Progress: Adding motor3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor3
Progress: Adding uart_rs232 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_rs232
Progress: Adding sys_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_timer
Progress: Adding motor1_fb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor1_fb
Progress: Adding motor2_fb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor2_fb
Progress: Adding motor3_fb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor3_fb
Progress: Adding tx [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module tx
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc.motor1_fb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.motor2_fb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.motor3_fb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.tx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/ --output-directory=C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc.sopcinfo --report-file=html:C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc.html --report-file=qip:C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc/synthesis/sopc.qip --report-file=cmp:C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc.qsys --language=VERILOG
Progress: Loading qsys/sopc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll [altpll 13.0]
Progress: Parameterizing module altpll
Progress: Adding nios_processor [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios_processor
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding motor1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor1
Progress: Adding motor2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor2
Progress: Adding motor3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor3
Progress: Adding uart_rs232 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_rs232
Progress: Adding sys_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_timer
Progress: Adding motor1_fb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor1_fb
Progress: Adding motor2_fb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor2_fb
Progress: Adding motor3_fb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module motor3_fb
Progress: Adding tx [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module tx
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc.motor1_fb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.motor2_fb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.motor3_fb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.tx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc: Generating sopc "sopc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 57 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 29 modules, 116 connections
Info: merlin_domain_transform: After transform: 60 modules, 318 connections
Info: merlin_router_transform: After transform: 75 modules, 377 connections
Info: merlin_burst_transform: After transform: 76 modules, 381 connections
Info: reset_adaptation_transform: After transform: 78 modules, 304 connections
Info: merlin_network_to_switch_transform: After transform: 107 modules, 364 connections
Info: merlin_width_transform: After transform: 109 modules, 370 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux_001.sink2
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 111 modules, 380 connections
Info: merlin_mm_transform: After transform: 111 modules, 380 connections
Info: merlin_interrupt_mapper_transform: After transform: 112 modules, 383 connections
Warning: sopc: "No matching role found for uart_rs232:s1:dataavailable (dataavailable)"
Warning: sopc: "No matching role found for uart_rs232:s1:readyfordata (readyfordata)"
Info: altpll: "sopc" instantiated altpll "altpll"
Info: nios_processor: Starting RTL generation for module 'sopc_nios_processor'
Info: nios_processor:   Generation command is [exec D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sopc_nios_processor --dir=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0032_nios_processor_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0032_nios_processor_gen//sopc_nios_processor_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios_processor: # 2019.06.13 09:02:33 (*) Starting Nios II generation
Info: nios_processor: # 2019.06.13 09:02:33 (*)   Checking for plaintext license.
Info: nios_processor: # 2019.06.13 09:02:35 (*)   Plaintext license found.
Info: nios_processor: # 2019.06.13 09:02:35 (*)   Elaborating CPU configuration settings
Info: nios_processor: # 2019.06.13 09:02:35 (*)   Creating all objects for CPU
Info: nios_processor: # 2019.06.13 09:02:36 (*)   Generating RTL from CPU objects
Info: nios_processor: # 2019.06.13 09:02:36 (*)   Creating plain-text RTL
Info: nios_processor: # 2019.06.13 09:02:39 (*) Done Nios II generation
Info: nios_processor: Done RTL generation for module 'sopc_nios_processor'
Info: nios_processor: "sopc" instantiated altera_nios2_qsys "nios_processor"
Info: jtag_uart: Starting RTL generation for module 'sopc_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_jtag_uart --dir=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0033_jtag_uart_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0033_jtag_uart_gen//sopc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'sopc_jtag_uart'
Info: jtag_uart: "sopc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sdram: Starting RTL generation for module 'sopc_sdram'
Info: sdram:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sopc_sdram --dir=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0034_sdram_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0034_sdram_gen//sopc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'sopc_sdram'
Info: sdram: "sopc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: motor1: Starting RTL generation for module 'sopc_motor1'
Info: motor1:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_motor1 --dir=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0035_motor1_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0035_motor1_gen//sopc_motor1_component_configuration.pl  --do_build_sim=0  ]
Info: motor1: Done RTL generation for module 'sopc_motor1'
Info: motor1: "sopc" instantiated altera_avalon_pio "motor1"
Info: uart_rs232: Starting RTL generation for module 'sopc_uart_rs232'
Info: uart_rs232:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=sopc_uart_rs232 --dir=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0036_uart_rs232_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0036_uart_rs232_gen//sopc_uart_rs232_component_configuration.pl  --do_build_sim=0  ]
Info: uart_rs232: Done RTL generation for module 'sopc_uart_rs232'
Info: uart_rs232: "sopc" instantiated altera_avalon_uart "uart_rs232"
Info: sys_timer: Starting RTL generation for module 'sopc_sys_timer'
Info: sys_timer:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_sys_timer --dir=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0037_sys_timer_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0037_sys_timer_gen//sopc_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'sopc_sys_timer'
Info: sys_timer: "sopc" instantiated altera_avalon_timer "sys_timer"
Info: motor1_fb: Starting RTL generation for module 'sopc_motor1_fb'
Info: motor1_fb:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_motor1_fb --dir=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0038_motor1_fb_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0038_motor1_fb_gen//sopc_motor1_fb_component_configuration.pl  --do_build_sim=0  ]
Info: motor1_fb: Done RTL generation for module 'sopc_motor1_fb'
Info: motor1_fb: "sopc" instantiated altera_avalon_pio "motor1_fb"
Info: tx: Starting RTL generation for module 'sopc_tx'
Info: tx:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_tx --dir=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0039_tx_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/ICLab/AppData/Local/Temp/alt8060_1851555786335240475.dir/0039_tx_gen//sopc_tx_component_configuration.pl  --do_build_sim=0  ]
Info: tx: Done RTL generation for module 'sopc_tx'
Info: tx: "sopc" instantiated altera_avalon_pio "tx"
Info: nios_processor_instruction_master_translator: "sopc" instantiated altera_merlin_master_translator "nios_processor_instruction_master_translator"
Info: nios_processor_jtag_debug_module_translator: "sopc" instantiated altera_merlin_slave_translator "nios_processor_jtag_debug_module_translator"
Info: nios_processor_instruction_master_translator_avalon_universal_master_0_agent: "sopc" instantiated altera_merlin_master_agent "nios_processor_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent: "sopc" instantiated altera_merlin_slave_agent "nios_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "sopc" instantiated altera_avalon_sc_fifo "nios_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "sopc" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "sopc" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "sopc" instantiated altera_merlin_router "id_router"
Info: id_router_001: "sopc" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "sopc" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "sopc" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "sopc" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "sopc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "sopc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "sopc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "sopc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "sopc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "sopc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "sopc" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/ICLab/Documents/GitHub/HuangRay/motion/DE0_NANO_6th/qsys/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "sopc" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: irq_mapper: "sopc" instantiated altera_irq_mapper "irq_mapper"
Info: sopc: Done sopc" with 31 modules, 136 files, 2726617 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
