# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"MLDSA_AXI_Top_tb_time_synth.v" \
"../../../../../MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" \

# Do not sort compile order
nosort
