/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [47:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [11:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  reg [11:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [16:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [10:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_62z;
  wire [7:0] celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [12:0] celloutsig_0_91z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [25:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~celloutsig_0_13z;
  assign celloutsig_0_3z = ~celloutsig_0_2z;
  assign celloutsig_0_48z = ~celloutsig_0_36z;
  assign celloutsig_0_51z = ~celloutsig_0_6z;
  assign celloutsig_0_90z = ~celloutsig_0_14z;
  assign celloutsig_1_19z = ~celloutsig_1_2z;
  assign celloutsig_0_49z = ~((celloutsig_0_46z | celloutsig_0_1z) & (celloutsig_0_47z[7] | celloutsig_0_15z));
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_2z) & (celloutsig_0_4z[2] | celloutsig_0_11z[7]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] | in_data[82]) & (celloutsig_0_0z[2] | celloutsig_0_0z[4]));
  assign celloutsig_0_22z = ~((celloutsig_0_12z | celloutsig_0_21z) & (celloutsig_0_14z | celloutsig_0_16z));
  assign celloutsig_0_26z = ~(celloutsig_0_21z ^ celloutsig_0_3z);
  assign celloutsig_0_46z = { in_data[8:5], celloutsig_0_10z } >= celloutsig_0_29z[6:2];
  assign celloutsig_0_67z = { celloutsig_0_5z[10:3], celloutsig_0_36z, celloutsig_0_48z } >= { celloutsig_0_11z[10], celloutsig_0_44z };
  assign celloutsig_1_5z = ! celloutsig_1_1z[11:5];
  assign celloutsig_0_15z = ! { celloutsig_0_9z[3:1], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_19z = ! { celloutsig_0_9z[0], celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[100:97] < in_data[101:98];
  assign celloutsig_0_44z = { celloutsig_0_24z[7:5], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z } % { 1'h1, celloutsig_0_29z, celloutsig_0_21z };
  assign celloutsig_0_47z = { celloutsig_0_5z[7:0], celloutsig_0_18z } % { 1'h1, celloutsig_0_46z, celloutsig_0_31z, celloutsig_0_45z, celloutsig_0_45z, in_data[0] };
  assign celloutsig_0_11z = { in_data[16:13], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z } % { 1'h1, in_data[13:5], celloutsig_0_2z };
  assign celloutsig_0_56z = celloutsig_0_11z[7:5] % { 1'h1, celloutsig_0_32z[4], celloutsig_0_45z };
  assign celloutsig_0_9z = celloutsig_0_5z[4:1] % { 1'h1, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_20z = { in_data[69:32], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_3z } % { 1'h1, in_data[30:9], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_53z = celloutsig_0_20z[41:39] * { celloutsig_0_19z, celloutsig_0_45z, celloutsig_0_51z };
  assign celloutsig_1_1z = in_data[169:153] * { in_data[178:165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[150:146], celloutsig_1_9z } * { celloutsig_1_7z[8:4], celloutsig_1_5z };
  assign celloutsig_0_64z = celloutsig_0_53z[2] ? { celloutsig_0_62z[10:8], celloutsig_0_2z, celloutsig_0_56z, celloutsig_0_2z } : { celloutsig_0_33z, celloutsig_0_58z, celloutsig_0_55z, celloutsig_0_0z };
  assign celloutsig_0_84z = celloutsig_0_59z ? celloutsig_0_23z[10:5] : { celloutsig_0_32z[10:7], celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_1_4z = celloutsig_1_3z[0] ? celloutsig_1_1z[13:9] : celloutsig_1_1z[11:7];
  assign celloutsig_1_7z = celloutsig_1_6z ? { in_data[171:147], celloutsig_1_0z } : { celloutsig_1_1z[9:5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_0z ? { celloutsig_1_8z[4:1], celloutsig_1_8z } : { celloutsig_1_1z[12:3], celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_31z = celloutsig_0_24z[1] ? { celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z } : { celloutsig_0_9z[3:2], celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_17z = celloutsig_0_0z != { celloutsig_0_9z[2:0], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_91z = - { celloutsig_0_77z[5:1], celloutsig_0_67z, celloutsig_0_84z, celloutsig_0_18z };
  assign celloutsig_0_7z = & in_data[32:28];
  assign celloutsig_1_9z = & { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z[14:5] };
  assign celloutsig_1_18z = & { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_10z[11:2], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_18z = & { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_21z = & { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_45z = | { celloutsig_0_40z[8:4], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_8z = | celloutsig_0_4z[2:0];
  assign celloutsig_0_13z = | celloutsig_0_5z[7:5];
  assign celloutsig_0_25z = | { celloutsig_0_24z[4:2], celloutsig_0_22z };
  assign celloutsig_0_59z = | { celloutsig_0_53z, celloutsig_0_28z, celloutsig_0_0z[0] };
  assign celloutsig_0_14z = | { celloutsig_0_11z[5:4], celloutsig_0_2z };
  assign celloutsig_0_33z = | { celloutsig_0_23z[10:2], celloutsig_0_17z };
  assign celloutsig_0_2z = ~^ { celloutsig_0_0z[4:1], celloutsig_0_1z };
  assign celloutsig_0_36z = ~^ { celloutsig_0_4z[0], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_55z = ~^ { celloutsig_0_37z, celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_41z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_49z, celloutsig_0_13z };
  assign celloutsig_0_58z = ~^ { celloutsig_0_24z[11:7], celloutsig_0_53z };
  assign celloutsig_0_6z = ~^ { in_data[80], celloutsig_0_4z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_0z[4], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_8z = in_data[129:122] <<< { celloutsig_1_1z[4:0], celloutsig_1_3z };
  assign celloutsig_0_41z = { celloutsig_0_35z[12:10], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_26z } >>> { celloutsig_0_32z[8:0], celloutsig_0_37z };
  assign celloutsig_1_3z = { in_data[112:111], celloutsig_1_0z } >>> celloutsig_1_1z[6:4];
  assign celloutsig_0_24z = in_data[27:16] >>> { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[17:16], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } - in_data[5:1];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_62z = { celloutsig_0_40z[3], celloutsig_0_59z, celloutsig_0_24z } - { celloutsig_0_20z[18:7], celloutsig_0_10z, celloutsig_0_58z };
  assign celloutsig_0_77z = celloutsig_0_20z[47:40] - celloutsig_0_64z;
  assign celloutsig_0_35z = { celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_14z } ~^ { celloutsig_0_24z[11:10], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_33z };
  assign celloutsig_0_40z = { celloutsig_0_32z[8:0], celloutsig_0_36z } ~^ in_data[19:10];
  assign celloutsig_0_29z = { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_0z } ~^ { in_data[42:37], celloutsig_0_25z };
  always_latch
    if (celloutsig_1_2z) celloutsig_0_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[82:78];
  always_latch
    if (celloutsig_1_2z) celloutsig_0_23z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_23z = { celloutsig_0_5z[8:1], celloutsig_0_9z };
  always_latch
    if (celloutsig_1_2z) celloutsig_0_32z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_32z = { celloutsig_0_31z[3:2], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_1_2z = ~((in_data[144] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_1z[8]));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_0z) | (celloutsig_1_4z[2] & celloutsig_1_3z[2]));
  assign celloutsig_1_14z = ~((celloutsig_1_10z[3] & celloutsig_1_3z[2]) | (celloutsig_1_10z[8] & celloutsig_1_2z));
  assign celloutsig_0_16z = ~((in_data[94] & celloutsig_0_5z[7]) | (celloutsig_0_7z & celloutsig_0_0z[2]));
  assign celloutsig_0_28z = ~((celloutsig_0_23z[9] & in_data[59]) | (celloutsig_0_24z[9] & celloutsig_0_10z));
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
