Analysis & Synthesis Status : Successful - Fri Jan 05 00:12:16 2018
Quartus II Version : 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition
Revision Name : CPU_REGISTER
Top-level Entity Name : CPU_REGISTER
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 8
Total registers : 8
Total pins : 19
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
