Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  5 12:54:20 2024
| Host         : rur1k-TP410UAR running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file imp_FTS_timing_summary_routed.rpt -pb imp_FTS_timing_summary_routed.pb -rpx imp_FTS_timing_summary_routed.rpx -warn_on_violation
| Design       : imp_FTS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: implemented_design/FTS/con/FSM_onehot_p_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: implemented_design/FTS/con/FSM_onehot_p_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: implemented_design/FTS/con/FSM_onehot_p_state_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: implemented_design/vga_adapter/vga_timing/clk_div_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: implemented_design/vga_adapter/vga_timing/clk_div_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.196        0.000                      0                 9339        0.100        0.000                      0                 9339        3.750        0.000                       0                  1221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.196        0.000                      0                 9324        0.100        0.000                      0                 9324        3.750        0.000                       0                  1221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.267        0.000                      0                   15        0.510        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 0.456ns (5.260%)  route 8.213ns (94.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.213    13.911    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/ADDRD1
    SLICE_X56Y115        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.483    14.905    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/WCLK
    SLICE_X56Y115        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMA/CLK
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X56Y115        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.108    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 0.456ns (5.260%)  route 8.213ns (94.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.213    13.911    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/ADDRD1
    SLICE_X56Y115        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.483    14.905    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/WCLK
    SLICE_X56Y115        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMB/CLK
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X56Y115        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.108    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 0.456ns (5.260%)  route 8.213ns (94.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.213    13.911    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/ADDRD1
    SLICE_X56Y115        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.483    14.905    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/WCLK
    SLICE_X56Y115        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMC/CLK
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X56Y115        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.108    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 0.456ns (5.260%)  route 8.213ns (94.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.213    13.911    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/ADDRD1
    SLICE_X56Y115        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.483    14.905    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/WCLK
    SLICE_X56Y115        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMD/CLK
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X56Y115        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.108    implemented_design/vga_adapter/video_mem/ram_reg_9600_9663_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.456ns (5.333%)  route 8.095ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.095    13.794    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/ADDRD1
    SLICE_X62Y118        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.485    14.907    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/WCLK
    SLICE_X62Y118        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMA/CLK
                         clock pessimism              0.180    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X62Y118        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.110    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.456ns (5.333%)  route 8.095ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.095    13.794    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/ADDRD1
    SLICE_X62Y118        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.485    14.907    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/WCLK
    SLICE_X62Y118        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMB/CLK
                         clock pessimism              0.180    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X62Y118        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.110    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.456ns (5.333%)  route 8.095ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.095    13.794    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/ADDRD1
    SLICE_X62Y118        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.485    14.907    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/WCLK
    SLICE_X62Y118        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMC/CLK
                         clock pessimism              0.180    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X62Y118        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.110    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.456ns (5.333%)  route 8.095ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.095    13.794    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/ADDRD1
    SLICE_X62Y118        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.485    14.907    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/WCLK
    SLICE_X62Y118        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMD/CLK
                         clock pessimism              0.180    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X62Y118        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.110    implemented_design/vga_adapter/video_mem/ram_reg_16960_17023_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 0.456ns (5.353%)  route 8.063ns (94.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.063    13.761    implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/ADDRD1
    SLICE_X56Y116        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.482    14.904    implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/WCLK
    SLICE_X56Y116        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/RAMA/CLK
                         clock pessimism              0.180    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X56Y116        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.107    implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 0.456ns (5.353%)  route 8.063ns (94.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.640     5.243    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        8.063    13.761    implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/ADDRD1
    SLICE_X56Y116        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.482    14.904    implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/WCLK
    SLICE_X56Y116        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/RAMB/CLK
                         clock pessimism              0.180    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X56Y116        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.107    implemented_design/vga_adapter/video_mem/ram_reg_18944_19007_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.698%)  route 0.174ns (55.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        0.174     1.806    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/ADDRD4
    SLICE_X34Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.841     2.006    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/WCLK
    SLICE_X34Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X34Y96         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.705    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.698%)  route 0.174ns (55.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        0.174     1.806    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/ADDRD4
    SLICE_X34Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.841     2.006    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/WCLK
    SLICE_X34Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X34Y96         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.705    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.698%)  route 0.174ns (55.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        0.174     1.806    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/ADDRD4
    SLICE_X34Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.841     2.006    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/WCLK
    SLICE_X34Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X34Y96         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.705    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.698%)  route 0.174ns (55.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        0.174     1.806    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/ADDRD4
    SLICE_X34Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.841     2.006    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/WCLK
    SLICE_X34Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X34Y96         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.705    implemented_design/vga_adapter/video_mem/ram_reg_384_447_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.919%)  route 0.533ns (79.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.570     1.489    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        0.533     2.163    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/ADDRD1
    SLICE_X54Y95         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.834     1.999    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/WCLK
    SLICE_X54Y95         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMA/CLK
                         clock pessimism             -0.250     1.748    
    SLICE_X54Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.057    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.919%)  route 0.533ns (79.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.570     1.489    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        0.533     2.163    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/ADDRD1
    SLICE_X54Y95         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.834     1.999    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/WCLK
    SLICE_X54Y95         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMB/CLK
                         clock pessimism             -0.250     1.748    
    SLICE_X54Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.057    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.919%)  route 0.533ns (79.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.570     1.489    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        0.533     2.163    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/ADDRD1
    SLICE_X54Y95         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.834     1.999    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/WCLK
    SLICE_X54Y95         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMC/CLK
                         clock pessimism             -0.250     1.748    
    SLICE_X54Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.057    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.919%)  route 0.533ns (79.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.570     1.489    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        0.533     2.163    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/ADDRD1
    SLICE_X54Y95         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.834     1.999    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/WCLK
    SLICE_X54Y95         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMD/CLK
                         clock pessimism             -0.250     1.748    
    SLICE_X54Y95         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.057    implemented_design/vga_adapter/video_mem/ram_reg_6528_6591_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.933%)  route 0.315ns (69.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.570     1.489    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        0.315     1.945    implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/ADDRD1
    SLICE_X38Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.840     2.005    implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/WCLK
    SLICE_X38Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X38Y96         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.834    implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.933%)  route 0.315ns (69.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.570     1.489    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  implemented_design/FTS/data/x_reg[1]/Q
                         net (fo=1506, routed)        0.315     1.945    implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/ADDRD1
    SLICE_X38Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.840     2.005    implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/WCLK
    SLICE_X38Y96         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X38Y96         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.834    implemented_design/vga_adapter/video_mem/ram_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X41Y95    implemented_design/FTS/con/FSM_onehot_p_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X41Y95    implemented_design/FTS/con/FSM_onehot_p_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X41Y95    implemented_design/FTS/con/FSM_onehot_p_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    implemented_design/FTS/data/x_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    implemented_design/FTS/data/x_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    implemented_design/FTS/data/x_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    implemented_design/FTS/data/x_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    implemented_design/FTS/data/x_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    implemented_design/FTS/data/x_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y108   implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   implemented_design/vga_adapter/video_mem/ram_reg_14656_14719_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y110   implemented_design/vga_adapter/video_mem/ram_reg_15936_15999_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y110   implemented_design/vga_adapter/video_mem/ram_reg_15936_15999_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y118   implemented_design/vga_adapter/video_mem/ram_reg_17152_17215_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y118   implemented_design/vga_adapter/video_mem/ram_reg_17152_17215_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y118   implemented_design/vga_adapter/video_mem/ram_reg_17152_17215_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y118   implemented_design/vga_adapter/video_mem/ram_reg_18432_18495_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y118   implemented_design/vga_adapter/video_mem/ram_reg_18432_18495_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   implemented_design/vga_adapter/video_mem/ram_reg_14656_14719_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y105   implemented_design/vga_adapter/video_mem/ram_reg_12032_12095_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y105   implemented_design/vga_adapter/video_mem/ram_reg_12032_12095_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y105   implemented_design/vga_adapter/video_mem/ram_reg_12032_12095_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y117   implemented_design/vga_adapter/video_mem/ram_reg_13312_13375_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y117   implemented_design/vga_adapter/video_mem/ram_reg_13312_13375_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y117   implemented_design/vga_adapter/video_mem/ram_reg_13312_13375_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y117   implemented_design/vga_adapter/video_mem/ram_reg_13312_13375_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y107   implemented_design/vga_adapter/video_mem/ram_reg_14592_14655_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y107   implemented_design/vga_adapter/video_mem/ram_reg_14592_14655_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y107   implemented_design/vga_adapter/video_mem/ram_reg_14592_14655_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.576%)  route 1.688ns (74.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/y_reg[3]/Q
                         net (fo=9, routed)           1.114     6.814    implemented_design/FTS/data/DI[0]
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.124     6.938 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.574     7.511    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y97         FDCE                                         f  implemented_design/FTS/data/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.520    14.943    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[0]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X35Y97         FDCE (Recov_fdce_C_CLR)     -0.405    14.778    implemented_design/FTS/data/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.576%)  route 1.688ns (74.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/y_reg[3]/Q
                         net (fo=9, routed)           1.114     6.814    implemented_design/FTS/data/DI[0]
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.124     6.938 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.574     7.511    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y97         FDCE                                         f  implemented_design/FTS/data/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.520    14.943    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[1]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X35Y97         FDCE (Recov_fdce_C_CLR)     -0.405    14.778    implemented_design/FTS/data/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.576%)  route 1.688ns (74.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/y_reg[3]/Q
                         net (fo=9, routed)           1.114     6.814    implemented_design/FTS/data/DI[0]
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.124     6.938 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.574     7.511    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y97         FDCE                                         f  implemented_design/FTS/data/y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.520    14.943    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X35Y97         FDCE (Recov_fdce_C_CLR)     -0.405    14.778    implemented_design/FTS/data/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.177%)  route 1.478ns (71.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.886     6.586    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.710 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.593     7.302    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X36Y96         FDCE                                         f  implemented_design/FTS/data/x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.519    14.942    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[0]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.777    implemented_design/FTS/data/x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.177%)  route 1.478ns (71.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.886     6.586    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.710 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.593     7.302    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X36Y96         FDCE                                         f  implemented_design/FTS/data/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.519    14.942    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.777    implemented_design/FTS/data/x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.177%)  route 1.478ns (71.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.886     6.586    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.710 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.593     7.302    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X36Y96         FDCE                                         f  implemented_design/FTS/data/x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.519    14.942    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[2]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.777    implemented_design/FTS/data/x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.177%)  route 1.478ns (71.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.886     6.586    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.710 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.593     7.302    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X36Y96         FDCE                                         f  implemented_design/FTS/data/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.519    14.942    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  implemented_design/FTS/data/x_reg[3]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.777    implemented_design/FTS/data/x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.869%)  route 1.501ns (72.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/y_reg[3]/Q
                         net (fo=9, routed)           1.114     6.814    implemented_design/FTS/data/DI[0]
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.124     6.938 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.387     7.325    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y98         FDCE                                         f  implemented_design/FTS/data/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.520    14.943    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[2]/C
                         clock pessimism              0.301    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X35Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.803    implemented_design/FTS/data/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.869%)  route 1.501ns (72.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/y_reg[3]/Q
                         net (fo=9, routed)           1.114     6.814    implemented_design/FTS/data/DI[0]
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.124     6.938 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.387     7.325    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y98         FDCE                                         f  implemented_design/FTS/data/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.520    14.943    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
                         clock pessimism              0.301    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X35Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.803    implemented_design/FTS/data/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.869%)  route 1.501ns (72.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.641     5.244    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  implemented_design/FTS/data/y_reg[3]/Q
                         net (fo=9, routed)           1.114     6.814    implemented_design/FTS/data/DI[0]
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.124     6.938 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.387     7.325    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y98         FDCE                                         f  implemented_design/FTS/data/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        1.520    14.943    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[4]/C
                         clock pessimism              0.301    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X35Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.803    implemented_design/FTS/data/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  7.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.826%)  route 0.248ns (57.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.129     1.760    implemented_design/FTS/data/S[1]
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.805 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.119     1.925    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y98         FDCE                                         f  implemented_design/FTS/data/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[2]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X35Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    implemented_design/FTS/data/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.826%)  route 0.248ns (57.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.129     1.760    implemented_design/FTS/data/S[1]
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.805 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.119     1.925    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y98         FDCE                                         f  implemented_design/FTS/data/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X35Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    implemented_design/FTS/data/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.826%)  route 0.248ns (57.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.129     1.760    implemented_design/FTS/data/S[1]
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.805 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.119     1.925    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y98         FDCE                                         f  implemented_design/FTS/data/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[4]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X35Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    implemented_design/FTS/data/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.826%)  route 0.248ns (57.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.129     1.760    implemented_design/FTS/data/S[1]
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.805 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.119     1.925    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y98         FDCE                                         f  implemented_design/FTS/data/y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  implemented_design/FTS/data/y_reg[5]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X35Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    implemented_design/FTS/data/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.130%)  route 0.343ns (64.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y98         FDCE                                         r  implemented_design/FTS/data/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/x_reg[6]/Q
                         net (fo=6, routed)           0.148     1.779    implemented_design/FTS/data/x_reg[6]_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.824 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.196     2.020    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X36Y97         FDCE                                         f  implemented_design/FTS/data/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    implemented_design/FTS/data/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.130%)  route 0.343ns (64.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y98         FDCE                                         r  implemented_design/FTS/data/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/x_reg[6]/Q
                         net (fo=6, routed)           0.148     1.779    implemented_design/FTS/data/x_reg[6]_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.824 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.196     2.020    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X36Y97         FDCE                                         f  implemented_design/FTS/data/x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    implemented_design/FTS/data/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.130%)  route 0.343ns (64.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y98         FDCE                                         r  implemented_design/FTS/data/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/x_reg[6]/Q
                         net (fo=6, routed)           0.148     1.779    implemented_design/FTS/data/x_reg[6]_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.824 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.196     2.020    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X36Y97         FDCE                                         f  implemented_design/FTS/data/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    implemented_design/FTS/data/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.712%)  route 0.335ns (64.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.129     1.760    implemented_design/FTS/data/S[1]
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.805 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.206     2.011    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y97         FDCE                                         f  implemented_design/FTS/data/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[0]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X35Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.398    implemented_design/FTS/data/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.712%)  route 0.335ns (64.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.129     1.760    implemented_design/FTS/data/S[1]
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.805 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.206     2.011    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y97         FDCE                                         f  implemented_design/FTS/data/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[1]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X35Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.398    implemented_design/FTS/data/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.712%)  route 0.335ns (64.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.571     1.490    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.129     1.760    implemented_design/FTS/data/S[1]
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.805 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.206     2.011    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X35Y97         FDCE                                         f  implemented_design/FTS/data/y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1220, routed)        0.842     2.007    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X35Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.398    implemented_design/FTS/data/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.613    





