# Whisbone-Memory-Verificaton
Designed a Wishbone-compliant memory interface in Verilog, supporting configurable read/write operations and burst transfers. Verified using SystemVerilog and UVM, achieving 100% functional coverage. Optimized timing for FPGA/ASIC, debugged using waveform analysis, and delivered a fully verified interface ready for SoC integration.
