# Recent Papers

æœ€è¿‘æ”¶å½•çš„è®ºæ–‡ç¬”è®°ï¼Œæ¬¢è¿é˜…è¯»~

æœ¬é¡µé¢å…±æ”¶å½•äº† 12 ç¯‡è®ºæ–‡ç¬”è®°ã€‚

## BOLT: A Practical Binary Optimizer for Data Centers and Beyond
> **Authors:** Maksim Panchenko, Rafael Auler, Bill Nell, et al.  
> **Affiliations:** Facebook, Inc.  
> **Venue:** CGO 2019

è®ºæ–‡æå‡ºBOLTï¼Œä¸€ä¸ªåŸºäºLLVMçš„é™æ€äºŒè¿›åˆ¶ä¼˜åŒ–å™¨ï¼Œåˆ©ç”¨é‡‡æ ·åˆ†æåœ¨é“¾æ¥åä¼˜åŒ–ä»£ç å¸ƒå±€ã€‚å…¶æ ¸å¿ƒåˆ›æ–°åœ¨äºè¯æ˜äº†é“¾æ¥åä¼˜åŒ–èƒ½æ›´ç²¾å‡†åœ°åˆ©ç”¨æ€§èƒ½å‰–ææ•°æ®ï¼Œä¸ç¼–è¯‘æœŸFDO/LTOäº’è¡¥ã€‚åœ¨Facebookæ•°æ®ä¸­å¿ƒåº”ç”¨ä¸Šè·å¾—æœ€é«˜7.0%åŠ é€Ÿï¼Œåœ¨GCC/Clangç¼–è¯‘å™¨ä¸Šè·å¾—æœ€é«˜20.4%ï¼ˆå¯ç”¨FDO/LTOæ—¶ï¼‰å’Œ52.1%ï¼ˆæœªå¯ç”¨æ—¶ï¼‰çš„æ€§èƒ½æå‡ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/bolt-a-practical-binary-optimizer-for-data-centers-and-beyond/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/bolt-a-practical-binary-optimizer-for-data-centers-and-beyond/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/bolt-a-practical-binary-optimizer-for-data-centers-and-beyond/ELI5_notes.md)

---

## Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers
> **Authors:** Santhosh Srinath, Onur Mutlu, Hyesoon Kim, et al.  
> **Affiliations:** Microsoft, Microsoft Research, The University of Texas at Austin  
> **Venue:** MICRO 2007

æå‡ºåé¦ˆå¯¼å‘é¢„å–ï¼ˆFDPï¼‰æœºåˆ¶ï¼Œé€šè¿‡åŠ¨æ€ç›‘æ§é¢„å–å‡†ç¡®ç‡ã€åŠæ—¶æ€§å’Œç¼“å­˜æ±¡æŸ“æ¥è°ƒæ•´ç¡¬ä»¶é¢„å–å™¨çš„æ¿€è¿›ç¨‹åº¦å’Œé¢„å–å—åœ¨ç¼“å­˜LRUæ ˆä¸­çš„æ’å…¥ä½ç½®ã€‚åœ¨SPEC CPU2000ä¸Šï¼Œç›¸æ¯”æœ€ä½³ä¼ ç»Ÿæµå¼é¢„å–å™¨ï¼Œå¹³å‡æ€§èƒ½æå‡6.5%ï¼Œå†…å­˜å¸¦å®½æ¶ˆè€—é™ä½18.7%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/feedback-directed-prefetching-improving-the-performance-and-bandwidth-efficiency-of-hardware-prefetchers/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/feedback-directed-prefetching-improving-the-performance-and-bandwidth-efficiency-of-hardware-prefetchers/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/feedback-directed-prefetching-improving-the-performance-and-bandwidth-efficiency-of-hardware-prefetchers/ELI5_notes.md)

---

## Limoncello: Prefetchers for Scale
> **Authors:** Akanksha Jain, Hannah Lin, Carlos Villavieja, et al.  
> **Affiliations:** Google, University of Washington  
> **Venue:** ASPLOS 2024

è®ºæ–‡æå‡ºLimoncelloï¼Œä¸€ç§æ— éœ€ç¡¬ä»¶ä¿®æ”¹çš„è½¯ç¡¬ååŒé¢„å–ç³»ç»Ÿã€‚å®ƒåœ¨é«˜å†…å­˜å¸¦å®½åˆ©ç”¨ç‡æ—¶åŠ¨æ€å…³é—­ç¡¬ä»¶é¢„å–å™¨ä»¥é™ä½15%å†…å­˜å»¶è¿Ÿï¼Œå¹¶é€šè¿‡å¤§è§„æ¨¡ç¡¬ä»¶æ¶ˆèç ”ç©¶è¯†åˆ«å‡ºæ•°æ®ä¸­å¿ƒç¨å‡½æ•°ï¼ˆå¦‚memcpyã€å‹ç¼©ã€å“ˆå¸Œï¼‰ä½œä¸ºè½¯ä»¶é¢„å–ç›®æ ‡ï¼Œç²¾å‡†æ’å…¥è½¯ä»¶é¢„å–æŒ‡ä»¤ã€‚åœ¨Googleç”Ÿäº§é›†ç¾¤éƒ¨ç½²åï¼Œç³»ç»Ÿåœ¨é«˜è´Ÿè½½ä¸‹å°†åº”ç”¨ååé‡æå‡10%ï¼ŒåŒæ—¶å‡å°‘15%çš„socketå†…å­˜å¸¦å®½ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/limoncello-prefetchers-for-scale/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/limoncello-prefetchers-for-scale/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/limoncello-prefetchers-for-scale/ELI5_notes.md)

---

## OCOLOS: Online COde Layout OptimizationS
> **Authors:** Yuxuan Zhang, Tanvir Ahmed Khan, Gilles Pokam, et al.  
> **Affiliations:** University of Pennsylvania, University of Michigan, Intel Corporation, University of California, Santa Cruz  
> **Venue:** MICRO 2023

æå‡ºOCOLOSï¼Œé¦–ä¸ªé¢å‘éæ‰˜ç®¡è¯­è¨€ï¼ˆå¦‚C/C++ï¼‰çš„åœ¨çº¿ä»£ç å¸ƒå±€ä¼˜åŒ–ç³»ç»Ÿã€‚å®ƒåœ¨è¿è¡Œæ—¶å¯¹è¿›ç¨‹è¿›è¡ŒProfile-Guided Optimization (PGO)ï¼Œè§£å†³äº†ç¦»çº¿PGOå› é…ç½®æ–‡ä»¶è¿‡æ—¶æˆ–ä»£ç å˜æ›´å¯¼è‡´çš„ä¼˜åŒ–å¤±æ•ˆé—®é¢˜ã€‚é€šè¿‡å®‰å…¨çš„åœ¨çº¿ä»£ç æ›¿æ¢æŠ€æœ¯ï¼Œæ— éœ€ä¿®æ”¹åº”ç”¨å³å¯åŠ é€Ÿå¤æ‚å¤šçº¿ç¨‹ç¨‹åºï¼Œåœ¨MySQLã€Verilatorå’ŒClangæ„å»ºä¸Šåˆ†åˆ«å®ç°äº†æœ€é«˜1.41å€ã€2.20å€å’Œ1.14å€çš„åŠ é€Ÿã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/ocolos-online-code-layout-optimizations/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/ocolos-online-code-layout-optimizations/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/ocolos-online-code-layout-optimizations/ELI5_notes.md)

---

## Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design
> **Authors:** Nishil Talati, Kyle May, Armand Behroozi, et al.  
> **Affiliations:** University of Michigan, University of Wisconsin, Madison, University of Edinburgh  
> **Venue:** MICRO 2021

æå‡ºProdigyï¼Œä¸€ç§è½¯ç¡¬ä»¶ååŒè®¾è®¡çš„ä½å¼€é”€é¢„å–æ–¹æ¡ˆï¼Œç”¨äºåŠ é€Ÿå…·æœ‰æ•°æ®é—´æ¥è®¿é—®æ¨¡å¼ï¼ˆå•å€¼å’ŒèŒƒå›´é—´æ¥ï¼‰çš„ä¸è§„åˆ™å·¥ä½œè´Ÿè½½ã€‚å…¶æ ¸å¿ƒæ˜¯æ•°æ®é—´æ¥å›¾ï¼ˆDIGï¼‰è¡¨ç¤ºï¼Œç”±ç¼–è¯‘å™¨è‡ªåŠ¨ç”Ÿæˆå¹¶æŒ‡å¯¼ç¡¬ä»¶é¢„å–å™¨ã€‚åœ¨ä»…0.8KBå­˜å‚¨å¼€é”€ä¸‹ï¼Œç›¸æ¯”æ— é¢„å–åŸºçº¿å¹³å‡æé€Ÿ2.6å€ã€èŠ‚èƒ½1.6å€ï¼Œå¹¶æ˜¾è‘—ä¼˜äºç°æœ‰å…ˆè¿›é¢„å–å™¨ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/prodigy-improving-the-memory-latency-of-data-indirect-irregular-workloads-using-hardware-software-co-design/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/prodigy-improving-the-memory-latency-of-data-indirect-irregular-workloads-using-hardware-software-co-design/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/prodigy-improving-the-memory-latency-of-data-indirect-irregular-workloads-using-hardware-software-co-design/ELI5_notes.md)

---

## Profile-Guided Temporal Prefetching
> **Authors:** Mengming Li, Qijun Zhang, Yichuan Gao, et al.  
> **Affiliations:** Hong Kong University of Science and Technology (HKUST), Intel  
> **Venue:** ISCA 2025

æå‡ºProphetï¼Œä¸€ä¸ªè½¯ç¡¬ååŒçš„Profile-Guidedæ—¶åºé¢„å–æ¡†æ¶ï¼Œé€šè¿‡è½»é‡çº§è®¡æ•°å™¨åˆ†æå’ŒåŠ¨æ€æç¤ºæ³¨å…¥ï¼Œä¼˜åŒ–ç‰‡ä¸Šå…ƒæ•°æ®è¡¨ç®¡ç†ã€‚ç›¸æ¯”SOTAç¡¬ä»¶é¢„å–å™¨Triangelï¼Œæ€§èƒ½æå‡14.23%ï¼Œæ˜¾è‘—ä¼˜äºè½¯ä»¶æ–¹æ¡ˆRPG2ï¼ˆä»…0.1%å¢ç›Šï¼‰ï¼Œä¸”èƒ½è‡ªé€‚åº”ä¸åŒè¾“å…¥ï¼Œå¼€é”€å¯å¿½ç•¥ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/profile-guided-temporal-prefetching/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/profile-guided-temporal-prefetching/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/profile-guided-temporal-prefetching/ELI5_notes.md)

---

## RICH Prefetcher: Storing Rich Information in Memory to Trade Capacity and Bandwidth for Latency Hiding
> **Authors:** Ningzhi Ai, Wenjian He, Hu He, et al.  
> **Affiliations:** Huawei Technologies Co., Ltd, Tsinghua University  
> **Venue:** MICRO 2025

é’ˆå¯¹é«˜å¸¦å®½/å¤§å®¹é‡ä½†é«˜å»¶è¿Ÿçš„æœªæ¥å†…å­˜ç³»ç»Ÿï¼Œæå‡ºRICHé¢„å–å™¨ã€‚å…¶æ ¸å¿ƒåˆ›æ–°æ˜¯åˆ©ç”¨ä¸°å¯Œçš„å…ƒæ•°æ®ï¼Œé€šè¿‡å¤šå°ºåº¦åŒºåŸŸï¼ˆ2KB/4KB/16KBï¼‰å’Œå¤šåç§»è§¦å‘æœºåˆ¶ååŒå·¥ä½œï¼Œåœ¨ä¿æŒé«˜ç²¾åº¦çš„åŒæ—¶æå‡è¦†ç›–ç‡å’ŒåŠæ—¶æ€§ã€‚ä¸ºæ§åˆ¶å¼€é”€ï¼Œé‡‡ç”¨ç‰‡ä¸Š/ç‰‡ä¸‹åˆ†å±‚å­˜å‚¨å…ƒæ•°æ®ã€‚å®éªŒè¡¨æ˜ï¼Œåœ¨ä¼ ç»Ÿç³»ç»Ÿä¸­æ€§èƒ½ä¼˜äºBingo 3.4%ï¼Œåœ¨å¢åŠ 120nså»¶è¿Ÿçš„é«˜å»¶è¿Ÿç³»ç»Ÿä¸­ä¼˜åŠ¿æ‰©å¤§è‡³8.3%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/ELI5_notes.md)

---

## RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher
> **Authors:** Chao Zhang, Yuan Zeng, John Shalf, et al.  
> **Affiliations:** Lehigh University, Lawrence Berkeley National Lab  
> **Venue:** HPCA 2023

è®ºæ–‡æå‡ºRnRï¼Œä¸€ç§è½¯ç¡¬ä»¶ååŒçš„è®°å½•-å›æ”¾å¼ç¡¬ä»¶é¢„å–å™¨ï¼Œç”¨äºå¤„ç†å…·æœ‰é‡å¤æ€§ä¸è§„åˆ™è®¿å­˜æ¨¡å¼çš„åº”ç”¨ï¼ˆå¦‚å›¾è®¡ç®—ã€ç¨€ç–çŸ©é˜µè¿ç®—ï¼‰ã€‚é€šè¿‡è½»é‡çº§ç¼–ç¨‹æ¥å£ï¼Œç¨‹åºå‘˜æŒ‡å®šæ•°æ®ç»“æ„å’Œè¿­ä»£è¾¹ç•Œï¼Œç¡¬ä»¶è®°å½•é¦–æ¬¡ç¼“å­˜æœªå‘½ä¸­åºåˆ—å¹¶åç»­å›æ”¾é¢„å–ã€‚è¯¥æ–¹æ³•åœ¨PageRankç­‰å›¾åº”ç”¨ä¸Šå¹³å‡æé€Ÿ2.16å€ï¼Œåœ¨ç¨€ç–è¿­ä»£æ±‚è§£å™¨ä¸Šæé€Ÿ2.91å€ï¼Œé¢„å–å‡†ç¡®ç‡å’Œè¦†ç›–ç‡å‡è¶…95%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/rnr-a-software-assisted-record-and-replay-hardware-prefetcher/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/rnr-a-software-assisted-record-and-replay-hardware-prefetcher/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/rnr-a-software-assisted-record-and-replay-hardware-prefetcher/ELI5_notes.md)

---

## RPG2: Robust Profile-Guided Runtime Prefetch Generation
> **Authors:** Yuxuan Zhang, Nathan Sobotka, Soyoon Park, et al.  
> **Affiliations:** University of Pennsylvania, University of California, Santa Cruz, Columbia University, University of Washington, Google, Intel  
> **Venue:** ASPLOS 2024

RPG2 æ˜¯ä¸€ä¸ªçº¯è½¯ä»¶çš„è¿è¡Œæ—¶ç³»ç»Ÿï¼Œç”¨äºåŠ¨æ€æ³¨å…¥å’Œè°ƒä¼˜æ•°æ®é¢„å–ã€‚å®ƒé€šè¿‡åœ¨çº¿åˆ†æç¨‹åºè¡Œä¸ºï¼Œè‡ªåŠ¨æ’å…¥é¢„å–æŒ‡ä»¤å¹¶å®æ—¶è°ƒæ•´é¢„å–è·ç¦»ï¼Œä»¥åº”å¯¹ä¸åŒè¾“å…¥å’Œå¾®æ¶æ„ä¸‹çš„æ€§èƒ½æ•æ„Ÿæ€§ã€‚å½“é¢„å–æœ‰å®³æ—¶ï¼ŒRPG2 èƒ½å›æ»šåˆ°åŸå§‹ä»£ç ã€‚å®éªŒè¡¨æ˜ï¼ŒRPG2 åœ¨å¤šç§è´Ÿè½½ä¸Šå¯è·å¾—æœ€é«˜2.15å€çš„åŠ é€Ÿï¼Œå¹¶æœ‰æ•ˆé¿å…äº†é™æ€ç¼–è¯‘å™¨æ— æ³•å¤„ç†çš„æ€§èƒ½ä¸‹é™é—®é¢˜ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/rpg2-robust-profile-guided-runtime-prefetch-generation/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/rpg2-robust-profile-guided-runtime-prefetch-generation/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/rpg2-robust-profile-guided-runtime-prefetch-generation/ELI5_notes.md)

---

## TEA: Time-Proportional Event Analysis
> **Authors:** BjÃ¶rn Gottschall, Lieven Eeckhout, Magnus Jahre  
> **Affiliations:** Norwegian University of Science and Technology (NTNU), Ghent University  
> **Venue:** ISCA 2023

æå‡ºæ—¶é—´æ¯”ä¾‹äº‹ä»¶åˆ†æï¼ˆTEAï¼‰ï¼Œé€šè¿‡åˆ›å»ºæ—¶é—´æ¯”ä¾‹çš„æ¯æŒ‡ä»¤å‘¨æœŸæ ˆï¼ˆPICSï¼‰è§£é‡Šæ€§èƒ½å…³é”®æŒ‡ä»¤è€—æ—¶åŸå› ã€‚TEAä»…è¿½è¸ª9ä¸ªå…³é”®äº‹ä»¶ï¼Œå¼€é”€æä½ï¼ˆåŠŸè€—+0.1%ï¼Œæ€§èƒ½å¼€é”€1.1%ï¼‰ï¼Œç›¸æ¯”IBS/SPE/RISå°†å¹³å‡è¯¯å·®ä»~55.6%é™è‡³2.1%ã€‚åœ¨SPEC CPU2017çš„lbmå’Œnabä¸ŠæˆåŠŸå®šä½ç“¶é¢ˆï¼Œä¼˜åŒ–ååˆ†åˆ«è·å¾—1.28å€å’Œ2.45å€åŠ é€Ÿã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/tea-time-proportional-event-analysis/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/tea-time-proportional-event-analysis/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/tea-time-proportional-event-analysis/ELI5_notes.md)

---

## TIP: Time-Proportional Instruction Profiling
> **Authors:** Bjorn Gottschall, Lieven Eeckhout, Magnus Jahre  
> **Affiliations:** Norwegian University of Science and Technology, Ghent University  
> **Venue:** MICRO 2021

è®ºæ–‡æå‡ºOracleæ€§èƒ½åˆ†æå™¨ä½œä¸ºé»„é‡‘æ ‡å‡†ï¼Œæ­ç¤ºç°æœ‰ç¡¬ä»¶åˆ†æå™¨ï¼ˆå¦‚Intel PEBSï¼‰å› éæ—¶é—´æ¯”ä¾‹é‡‡æ ·å¯¼è‡´å¹³å‡9.3%çš„æŒ‡ä»¤çº§è¯¯å·®ã€‚ä¸ºæ­¤ï¼Œä½œè€…è®¾è®¡äº†æ—¶é—´æ¯”ä¾‹æŒ‡ä»¤åˆ†æå™¨TIPï¼Œé€šè¿‡ç»“åˆOracleçš„å½’å› ç­–ç•¥ä¸ç»Ÿè®¡é‡‡æ ·ï¼Œåœ¨BOOMå¤„ç†å™¨ä¸Šå°†å¹³å‡è¯¯å·®é™è‡³1.6%ã€‚åˆ©ç”¨TIPåœ¨SPEC CPU2017çš„ImagickåŸºå‡†ä¸­å‘ç°å¹¶ä¿®å¤äº†CSRæŒ‡ä»¤å¼•èµ·çš„æµæ°´çº¿åˆ·æ–°é—®é¢˜ï¼Œå®ç°äº†1.93å€æ€§èƒ½æå‡ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/tip-time-proportional-instruction-profiling/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/tip-time-proportional-instruction-profiling/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/tip-time-proportional-instruction-profiling/ELI5_notes.md)

---

## Titan-I: An Open-Source, High Performance RISC-V Vector Core
> **Authors:** Jiuyang Liu, Qinjun Li, Yunqian Luo, et al.  
> **Affiliations:** Huazhong University of Science and Technology, Institute of Software, Chinese Academy of Sciences, Tsinghua University, Xinpian Technology Co., Ltd.  
> **Venue:** MICRO 2025

æå‡ºTitan-I (T1)ï¼Œä¸€ä¸ªå¼€æºã€é«˜æ€§èƒ½çš„ä¹±åºRISC-Vå‘é‡æ ¸ï¼Œé€šè¿‡ç²—ç²’åº¦å¸ƒå±€è§„åˆ’å™¨ã€æ•°æ®é€šè·¯çº§ç½®æ¢å•å…ƒå’Œæ©ç å¯„å­˜å™¨ç¼“å­˜è§£å†³VLEN/DLENæ‰©å±•éš¾é¢˜ï¼Œå¹¶é‡‡ç”¨ç»†ç²’åº¦é“¾æ¥ã€æäº¤å³å‘å°„ç­‰æŠ€æœ¯æå‡ILPã€‚åœ¨å¯†ç å­¦ workload ä¸Šï¼ŒT1ä»¥40%é¢ç§¯å®ç°å¯¹Nvidia 3090/5090æœ€é«˜2.41å€/1.85å€åŠ é€Ÿï¼›åœ¨HPCä¸Šï¼Œä»¥19%é¢ç§¯è¾¾åˆ°HiSilicon TaiShan V120æ€§èƒ½ï¼Œå¹¶åœ¨4å€æ•°æ®é€šè·¯æ‰©å±•ä¸‹è·å¾—4.59å€åŠ é€Ÿã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/figs_notes.md) | [ğŸ‘¶ ELI5 è§£é‡Š](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/ELI5_notes.md)

---
