#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 13:19:06 2018
# Process ID: 14688
# Current directory: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16948 D:\Fall 2018\CS151\CS151-Verilog-Project\CS151_Processor\CS151_Processor.xpr
# Log file: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/vivado.log
# Journal file: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.xpr}
update_compile_order -fileset sources_1
launch_simulation
source Processor_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Processor_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Processor_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Processor_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
launch_simulation
source Processor_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close [ open {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v} w ]
add_files {{D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
launch_simulation
close [ open {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/adder6bit.v} w ]
add_files {{D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/adder6bit.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source Processor_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Processor_tb.tcl
close_sim
launch_simulation
source Processor_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Processor_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Processor_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Processor_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
