\t (00:00:01) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:01)     Journal start - Mon Aug 20 20:21:54 2018
\t (00:00:01)         Host=WYU User=wyu08 Pid=30588 CPUs=4
\t (00:00:01) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:02) Opening existing design...
\d (00:00:02) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalDIF/Allegro/SDHCalDIF.brd
\i (00:00:03) trapsize 565
\i (00:00:03) trapsize 555
\i (00:00:03) trapsize 567
\i (00:00:03) trapsize 572
\i (00:00:03) trapsize 584
\i (00:00:03) trapsize 584
\i (00:00:04) generaledit 
\i (00:00:08) trapsize 909
\i (00:01:16) trapsize 584
\i (00:01:30) opencd D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd 
\t (00:01:31) Opening existing design...
\t (00:01:32) Grids are drawn 2.00, 2.00 apart for enhanced viewability.
\i (00:01:32) trapsize 139
\t (00:01:33)     Journal end - Mon Aug 20 20:23:27 2018
