TimeQuest Timing Analyzer report for M3
Sat Jun 20 17:32:06 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Minimum Pulse Width: 'FPGA_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Setup Transfers
 22. Hold Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths
 26. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Sat Jun 20 17:32:06 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 49.52 MHz ; 49.52 MHz       ; FPGA_CLK   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -10.193 ; -299.459      ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 3.758 ; 0.000         ;
+----------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.193 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[46] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.233     ;
; -10.165 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[46] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.205     ;
; -10.107 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[45] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.147     ;
; -10.079 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[46] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.119     ;
; -10.079 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[45] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.119     ;
; -10.021 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.061     ;
; -9.993  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[45] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.033     ;
; -9.993  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.033     ;
; -9.961  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[46] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 20.001     ;
; -9.935  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.975     ;
; -9.907  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.947     ;
; -9.907  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.947     ;
; -9.875  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[45] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.915     ;
; -9.874  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[46] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.914     ;
; -9.867  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[46] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.907     ;
; -9.849  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.889     ;
; -9.821  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.861     ;
; -9.821  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.861     ;
; -9.789  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.829     ;
; -9.788  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[45] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.828     ;
; -9.781  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[45] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.821     ;
; -9.763  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.803     ;
; -9.735  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.775     ;
; -9.735  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.775     ;
; -9.722  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[46] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.762     ;
; -9.703  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.743     ;
; -9.702  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.742     ;
; -9.695  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.735     ;
; -9.649  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.689     ;
; -9.636  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[45] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.676     ;
; -9.617  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.657     ;
; -9.616  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.656     ;
; -9.609  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.649     ;
; -9.573  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.613     ;
; -9.550  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.590     ;
; -9.545  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.585     ;
; -9.531  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.571     ;
; -9.530  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.570     ;
; -9.523  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.563     ;
; -9.487  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.527     ;
; -9.478  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[46] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.518     ;
; -9.464  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.504     ;
; -9.459  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.499     ;
; -9.459  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.499     ;
; -9.444  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.484     ;
; -9.437  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.477     ;
; -9.401  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.441     ;
; -9.392  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[45] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.432     ;
; -9.378  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.418     ;
; -9.373  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.413     ;
; -9.373  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.413     ;
; -9.341  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.381     ;
; -9.315  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.355     ;
; -9.306  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.346     ;
; -9.292  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.332     ;
; -9.287  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.327     ;
; -9.287  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.327     ;
; -9.255  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.295     ;
; -9.254  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.294     ;
; -9.247  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.287     ;
; -9.229  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.269     ;
; -9.220  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.260     ;
; -9.201  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.241     ;
; -9.201  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.241     ;
; -9.169  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.209     ;
; -9.168  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.208     ;
; -9.161  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.201     ;
; -9.143  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.183     ;
; -9.134  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.174     ;
; -9.115  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.155     ;
; -9.115  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.155     ;
; -9.102  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.142     ;
; -9.083  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.123     ;
; -9.082  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.122     ;
; -9.075  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.115     ;
; -9.057  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.097     ;
; -9.048  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.088     ;
; -9.029  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.069     ;
; -9.029  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.069     ;
; -9.016  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.056     ;
; -8.997  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.037     ;
; -8.996  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.036     ;
; -8.989  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.029     ;
; -8.971  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[33] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 19.011     ;
; -8.943  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.983     ;
; -8.943  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[33] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.983     ;
; -8.930  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.970     ;
; -8.911  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.951     ;
; -8.910  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.950     ;
; -8.903  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.943     ;
; -8.858  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.898     ;
; -8.857  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[33] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.897     ;
; -8.844  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.884     ;
; -8.825  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.865     ;
; -8.824  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.864     ;
; -8.817  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.857     ;
; -8.806  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[32] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 18.836     ;
; -8.778  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[32] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 18.808     ;
; -8.772  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.812     ;
; -8.758  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 18.798     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                              ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst2|seg_clk         ; host_itf:inst2|seg_clk         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pseudo_grn[19] ; processor:inst3|pseudo_grn[19] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.IDLE     ; processor:inst3|state.IDLE     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.RUNNING  ; processor:inst3|state.RUNNING  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.COMPLETE ; processor:inst3|state.COMPLETE ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[15]    ; processor:inst3|cnt_clk[15]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[14]    ; processor:inst3|cnt_clk[14]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[3]     ; processor:inst3|cnt_clk[3]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[2]     ; processor:inst3|cnt_clk[2]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[1]     ; processor:inst3|cnt_clk[1]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[0]     ; processor:inst3|cnt_clk[0]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[7]     ; processor:inst3|cnt_clk[7]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[6]     ; processor:inst3|cnt_clk[6]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[5]     ; processor:inst3|cnt_clk[5]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[4]     ; processor:inst3|cnt_clk[4]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[29]    ; processor:inst3|cnt_clk[29]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[30]    ; processor:inst3|cnt_clk[30]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[31]    ; processor:inst3|cnt_clk[31]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[28]    ; processor:inst3|cnt_clk[28]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[17]    ; processor:inst3|cnt_clk[17]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[19]    ; processor:inst3|cnt_clk[19]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[18]    ; processor:inst3|cnt_clk[18]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[16]    ; processor:inst3|cnt_clk[16]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[24]    ; processor:inst3|cnt_clk[24]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[26]    ; processor:inst3|cnt_clk[26]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[25]    ; processor:inst3|cnt_clk[25]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[27]    ; processor:inst3|cnt_clk[27]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[22]    ; processor:inst3|cnt_clk[22]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[23]    ; processor:inst3|cnt_clk[23]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[21]    ; processor:inst3|cnt_clk[21]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[20]    ; processor:inst3|cnt_clk[20]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[13]    ; processor:inst3|cnt_clk[13]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[12]    ; processor:inst3|cnt_clk[12]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[10]    ; processor:inst3|cnt_clk[10]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[9]     ; processor:inst3|cnt_clk[9]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[11]    ; processor:inst3|cnt_clk[11]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[8]     ; processor:inst3|cnt_clk[8]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; host_itf:inst2|x8800_0010[2]   ; processor:inst3|s_const2[2]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.738 ; host_itf:inst2|x8800_0010[3]   ; processor:inst3|s_const2[3]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.044      ;
; 0.753 ; host_itf:inst2|my_clk_cnt2[31] ; host_itf:inst2|my_clk_cnt2[31] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.820 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[3]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.126      ;
; 0.823 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[0]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.129      ;
; 0.825 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[2]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.131      ;
; 0.828 ; processor:inst3|state.RUNNING  ; processor:inst3|state.COMPLETE ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.134      ;
; 0.893 ; host_io:inst|re_dly            ; host_io:inst|re_dly1           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.199      ;
; 0.919 ; host_itf:inst2|x8800_0010[1]   ; processor:inst3|s_const2[1]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.225      ;
; 1.120 ; host_itf:inst2|x8800_0010[8]   ; processor:inst3|s_const2[8]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.425      ;
; 1.164 ; host_itf:inst2|my_clk_cnt2[15] ; host_itf:inst2|my_clk_cnt2[15] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; host_itf:inst2|my_clk_cnt2[16] ; host_itf:inst2|my_clk_cnt2[16] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; host_itf:inst2|my_clk_cnt2[0]  ; host_itf:inst2|my_clk_cnt2[0]  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.473      ;
; 1.172 ; host_itf:inst2|my_clk_cnt2[4]  ; host_itf:inst2|my_clk_cnt2[4]  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; host_itf:inst2|my_clk_cnt2[2]  ; host_itf:inst2|my_clk_cnt2[2]  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.478      ;
; 1.175 ; host_itf:inst2|my_clk_cnt2[17] ; host_itf:inst2|my_clk_cnt2[17] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; host_itf:inst2|my_clk_cnt2[1]  ; host_itf:inst2|my_clk_cnt2[1]  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; host_itf:inst2|my_clk_cnt2[18] ; host_itf:inst2|my_clk_cnt2[18] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; host_itf:inst2|my_clk_cnt2[25] ; host_itf:inst2|my_clk_cnt2[25] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; host_itf:inst2|my_clk_cnt2[9]  ; host_itf:inst2|my_clk_cnt2[9]  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[30] ; host_itf:inst2|my_clk_cnt2[30] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[29] ; host_itf:inst2|my_clk_cnt2[29] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[20] ; host_itf:inst2|my_clk_cnt2[20] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[23] ; host_itf:inst2|my_clk_cnt2[23] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[27] ; host_itf:inst2|my_clk_cnt2[27] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[11] ; host_itf:inst2|my_clk_cnt2[11] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.191 ; host_itf:inst2|x8800_0010[9]   ; processor:inst3|s_const2[9]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.496      ;
; 1.213 ; host_itf:inst2|my_clk_cnt2[6]  ; host_itf:inst2|my_clk_cnt2[6]  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.519      ;
; 1.221 ; host_itf:inst2|my_clk_cnt2[12] ; host_itf:inst2|my_clk_cnt2[12] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; host_itf:inst2|my_clk_cnt2[10] ; host_itf:inst2|my_clk_cnt2[10] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; host_itf:inst2|my_clk_cnt2[19] ; host_itf:inst2|my_clk_cnt2[19] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; host_itf:inst2|my_clk_cnt2[26] ; host_itf:inst2|my_clk_cnt2[26] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; host_itf:inst2|my_clk_cnt2[24] ; host_itf:inst2|my_clk_cnt2[24] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; host_itf:inst2|my_clk_cnt2[28] ; host_itf:inst2|my_clk_cnt2[28] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; host_itf:inst2|my_clk_cnt2[22] ; host_itf:inst2|my_clk_cnt2[22] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; host_itf:inst2|my_clk_cnt2[21] ; host_itf:inst2|my_clk_cnt2[21] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.532      ;
; 1.242 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[7]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.548      ;
; 1.246 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[1]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.552      ;
; 1.252 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[6]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.558      ;
; 1.253 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[5]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.253 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[4]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.276 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[5]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.582      ;
; 1.276 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[4]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.582      ;
; 1.279 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[6]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.585      ;
; 1.280 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[2]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.586      ;
; 1.284 ; processor:inst3|state.COMPLETE ; processor:inst3|state.IDLE     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.590      ;
; 1.284 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[3]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.590      ;
; 1.284 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[1]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.590      ;
; 1.284 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[7]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.590      ;
; 1.407 ; host_itf:inst2|x8800_0010[4]   ; processor:inst3|s_const2[4]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.713      ;
; 1.470 ; processor:inst3|state.RUNNING  ; processor:inst3|pseudo_grn[19] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.005     ; 1.771      ;
; 1.490 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[0]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.796      ;
; 1.534 ; processor:inst3|state.IDLE     ; processor:inst3|state.RUNNING  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.840      ;
; 1.538 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[13]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.843      ;
; 1.539 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[8]     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.844      ;
; 1.541 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[27]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.846      ;
; 1.543 ; host_itf:inst2|x8800_0010[6]   ; processor:inst3|s_const2[6]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.002     ; 1.847      ;
; 1.543 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[24]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.848      ;
; 1.544 ; host_itf:inst2|x8800_0010[13]  ; processor:inst3|s_const2[13]   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.002     ; 1.848      ;
; 1.546 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[15]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.851      ;
; 1.547 ; host_itf:inst2|x8800_0010[0]   ; processor:inst3|s_const2[0]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.004     ; 1.849      ;
; 1.548 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[12]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.853      ;
; 1.549 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[10]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; -0.001     ; 1.854      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_io:inst|re_dly            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_io:inst|re_dly            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_io:inst|re_dly1           ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_io:inst|re_dly1           ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[0]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[0]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[10] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[10] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[11] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[11] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[12] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[12] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[13] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[13] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[14] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[14] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[15] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[15] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[16] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[16] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[17] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[17] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[18] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[18] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[19] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[19] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[1]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[1]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[20] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[20] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[21] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[21] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[22] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[22] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[23] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[23] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[24] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[24] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[25] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[25] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[26] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[26] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[27] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[27] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[28] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[28] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[29] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[29] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[2]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[2]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[30] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[30] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[31] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[31] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[3]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[3]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[4]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[4]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[5]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[5]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[6]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[6]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[7]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[7]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[8]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[8]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[9]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|my_clk_cnt2[9]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|seg_clk         ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|seg_clk         ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[0]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[0]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[10]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[10]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[11]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[11]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[12]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[12]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[13]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[13]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[14]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[14]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[1]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[1]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[2]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[2]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[3]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[3]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[4]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[4]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[5]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[5]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[6]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[6]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[7]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[7]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[8]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[8]   ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[9]   ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_itf:inst2|x8800_0010[9]   ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 9.108 ; 9.108 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 3.412 ; 3.412 ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 3.534 ; 3.534 ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 9.298 ; 9.298 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 7.976 ; 7.976 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 9.012 ; 9.012 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 8.974 ; 8.974 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 9.036 ; 9.036 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 6.709 ; 6.709 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 9.224 ; 9.224 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 8.459 ; 8.459 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 8.662 ; 8.662 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 8.499 ; 8.499 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 8.406 ; 8.406 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 8.936 ; 8.936 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 9.298 ; 9.298 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 7.028 ; 7.028 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 8.858 ; 8.858 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 8.610 ; 8.610 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 8.277 ; 8.277 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 8.640 ; 8.640 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 8.023 ; 8.023 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 8.189 ; 8.189 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 8.164 ; 8.164 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -8.478 ; -8.478 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 0.924  ; 0.924  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -2.904 ; -2.904 ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -6.057 ; -6.057 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -7.328 ; -7.328 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -8.364 ; -8.364 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -8.326 ; -8.326 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -8.388 ; -8.388 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -6.057 ; -6.057 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -8.576 ; -8.576 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -7.829 ; -7.829 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -8.032 ; -8.032 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -7.869 ; -7.869 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -7.776 ; -7.776 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -8.306 ; -8.306 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -8.668 ; -8.668 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -6.398 ; -6.398 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -8.228 ; -8.228 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -7.980 ; -7.980 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -7.647 ; -7.647 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -8.010 ; -8.010 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -7.393 ; -7.393 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -7.559 ; -7.559 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -7.534 ; -7.534 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.396 ; 8.396 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.388 ; 8.388 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.396 ; 8.396 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.587 ; 7.587 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.587 ; 7.587 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.005 ; 8.005 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.396 ; 8.396 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.558 ; 7.558 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.558 ; 7.558 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.625 ; 7.625 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.396 ; 8.396 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.541 ; 7.541 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.541 ; 7.541 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.388 ; 8.388 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.518 ; 7.518 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.533 ; 7.533 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.539 ; 7.539 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.518 ; 7.518 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.388 ; 8.388 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.396 ; 8.396 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.587 ; 7.587 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.587 ; 7.587 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.005 ; 8.005 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.396 ; 8.396 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.558 ; 7.558 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.558 ; 7.558 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.625 ; 7.625 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.396 ; 8.396 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.541 ; 7.541 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.541 ; 7.541 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.388 ; 8.388 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.518 ; 7.518 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.533 ; 7.533 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.539 ; 7.539 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.792 ;    ;    ; 12.792 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.800 ;    ;    ; 12.800 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.991 ;    ;    ; 11.991 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.991 ;    ;    ; 11.991 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.409 ;    ;    ; 12.409 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.800 ;    ;    ; 12.800 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.962 ;    ;    ; 11.962 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.962 ;    ;    ; 11.962 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.029 ;    ;    ; 12.029 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.800 ;    ;    ; 12.800 ;
; CPLD_0     ; XM0_DATA[10] ; 11.945 ;    ;    ; 11.945 ;
; CPLD_0     ; XM0_DATA[11] ; 11.945 ;    ;    ; 11.945 ;
; CPLD_0     ; XM0_DATA[12] ; 12.792 ;    ;    ; 12.792 ;
; CPLD_0     ; XM0_DATA[13] ; 11.922 ;    ;    ; 11.922 ;
; CPLD_0     ; XM0_DATA[14] ; 11.937 ;    ;    ; 11.937 ;
; CPLD_0     ; XM0_DATA[15] ; 11.943 ;    ;    ; 11.943 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.789  ;    ;    ; 6.789  ;
; XM0OEN     ; XM0_DATA[2]  ; 5.980  ;    ;    ; 5.980  ;
; XM0OEN     ; XM0_DATA[3]  ; 5.980  ;    ;    ; 5.980  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.398  ;    ;    ; 6.398  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.789  ;    ;    ; 6.789  ;
; XM0OEN     ; XM0_DATA[6]  ; 5.951  ;    ;    ; 5.951  ;
; XM0OEN     ; XM0_DATA[7]  ; 5.951  ;    ;    ; 5.951  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.018  ;    ;    ; 6.018  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.789  ;    ;    ; 6.789  ;
; XM0OEN     ; XM0_DATA[10] ; 5.934  ;    ;    ; 5.934  ;
; XM0OEN     ; XM0_DATA[11] ; 5.934  ;    ;    ; 5.934  ;
; XM0OEN     ; XM0_DATA[12] ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[13] ; 5.911  ;    ;    ; 5.911  ;
; XM0OEN     ; XM0_DATA[14] ; 5.926  ;    ;    ; 5.926  ;
; XM0OEN     ; XM0_DATA[15] ; 5.932  ;    ;    ; 5.932  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.792 ;    ;    ; 12.792 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.800 ;    ;    ; 12.800 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.991 ;    ;    ; 11.991 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.991 ;    ;    ; 11.991 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.409 ;    ;    ; 12.409 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.800 ;    ;    ; 12.800 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.962 ;    ;    ; 11.962 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.962 ;    ;    ; 11.962 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.029 ;    ;    ; 12.029 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.800 ;    ;    ; 12.800 ;
; CPLD_0     ; XM0_DATA[10] ; 11.945 ;    ;    ; 11.945 ;
; CPLD_0     ; XM0_DATA[11] ; 11.945 ;    ;    ; 11.945 ;
; CPLD_0     ; XM0_DATA[12] ; 12.792 ;    ;    ; 12.792 ;
; CPLD_0     ; XM0_DATA[13] ; 11.922 ;    ;    ; 11.922 ;
; CPLD_0     ; XM0_DATA[14] ; 11.937 ;    ;    ; 11.937 ;
; CPLD_0     ; XM0_DATA[15] ; 11.943 ;    ;    ; 11.943 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.789  ;    ;    ; 6.789  ;
; XM0OEN     ; XM0_DATA[2]  ; 5.980  ;    ;    ; 5.980  ;
; XM0OEN     ; XM0_DATA[3]  ; 5.980  ;    ;    ; 5.980  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.398  ;    ;    ; 6.398  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.789  ;    ;    ; 6.789  ;
; XM0OEN     ; XM0_DATA[6]  ; 5.951  ;    ;    ; 5.951  ;
; XM0OEN     ; XM0_DATA[7]  ; 5.951  ;    ;    ; 5.951  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.018  ;    ;    ; 6.018  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.789  ;    ;    ; 6.789  ;
; XM0OEN     ; XM0_DATA[10] ; 5.934  ;    ;    ; 5.934  ;
; XM0OEN     ; XM0_DATA[11] ; 5.934  ;    ;    ; 5.934  ;
; XM0OEN     ; XM0_DATA[12] ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[13] ; 5.911  ;    ;    ; 5.911  ;
; XM0OEN     ; XM0_DATA[14] ; 5.926  ;    ;    ; 5.926  ;
; XM0OEN     ; XM0_DATA[15] ; 5.932  ;    ;    ; 5.932  ;
+------------+--------------+--------+----+----+--------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 144516274 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 144516274 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 638   ; 638  ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sat Jun 20 17:32:05 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst2|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -10.193
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -10.193      -299.459 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 3.758
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.758         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Sat Jun 20 17:32:06 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


