<?xml version="1.0" encoding="UTF-8" ?>
<ROOT NAME="stratixiv_hssi_pll">
	<PARAMETERS>
		<PARAMETER NAME="pll_type" TYPE="String" VALUE="Auto|RX CDR|CMU|ATX|High speed RX CDR|High speed CMU|High speed ATX" DEFAULT_VALUE="Auto"/>
		<PARAMETER NAME="charge_pump_test_enable" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="test_charge_pump_current_up" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="test_charge_pump_current_down" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="pfd_clk_select" TYPE="Integer" VALUE="0..9" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="sim_net_ppm_variation" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="sim_is_negative_ppm_drift" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="channel_num" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="dprio_config_mode" TYPE="Vector" WIDTH="6" DEFAULT_VALUE="000000"/>
		<PARAMETER NAME="logical_channel_address" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="vco_data_rate" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0"/>
		<PARAMETER NAME="protocol_hint" TYPE="String" VALUE="gige|xaui|pcie|pcie2|sonet_oc12|sonet_oc48|sonet_oc96|ht_1_0|ht_3_0|sdi_3g|sdi_hd|srio|cpri|cei|basic|bist|prbs" DEFAULT_VALUE="basic"/>
		<PARAMETER NAME="logical_tx_pll_number" TYPE="Integer" VALUE="0..1" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="pfd_fb_select" TYPE="String" VALUE="internal|IQTXRXCLK|PLDCLK" DEFAULT_VALUE="internal"/>
		<PARAMETER NAME="auto_settings" TYPE="String" VALUE="false|true" DEFAULT_VALUE="true"/>
		<PARAMETER NAME="effective_data_rate" TYPE="String" DEFAULT_VALUE="0 ps"/>
		<PARAMETER NAME="base_data_rate" TYPE="String" DEFAULT_VALUE="0 ps"/>
		<PARAMETER NAME="input_clock_frequency" TYPE="String" DEFAULT_VALUE="0 ps"/>
		<PARAMETER NAME="vco_range" TYPE="String" VALUE="high|low" DEFAULT_VALUE="low"/>
		<PARAMETER NAME="m" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="4"/>
		<PARAMETER NAME="n" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="1"/>
		<PARAMETER NAME="vco_post_scale" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="2"/>
		<PARAMETER NAME="loop_filter_c_bits" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0"/>
		<PARAMETER NAME="loop_filter_r_bits" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="1600"/>
		<PARAMETER NAME="charge_pump_current_bits" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="10"/>
		<PARAMETER NAME="pd_loop_filter_r_bits" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="300"/>
		<PARAMETER NAME="pd_charge_pump_current_bits" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="5"/>
		<PARAMETER NAME="charge_pump_mode_bits" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0"/>
		<PARAMETER NAME="volt_reg_output_bits" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="20"/>
		<PARAMETER NAME="volt_reg_control_bits" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="2"/>
		<PARAMETER NAME="bandwidth_type" TYPE="String" VALUE="Auto|Low|Medium|High" DEFAULT_VALUE="Auto"/>
		<PARAMETER NAME="inclk0_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk1_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk2_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk3_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk4_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk5_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk6_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk7_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk8_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="inclk9_input_period" TYPE="Integer" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="vco_tuning_bits" TYPE="Integer" VALUE="0..16777215" DEFAULT_VALUE="0"/>
		<PARAMETER NAME="vco_multiply_by" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0"/>
		<PARAMETER NAME="vco_divide_by" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0"/>
		<PARAMETER NAME="use_refclk_pin" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false"/>
		<PARAMETER NAME="refclk_multiply_by" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0"/>
		<PARAMETER NAME="refclk_divide_by" TYPE="Integer" VALUE="0.." DEFAULT_VALUE="0"/>
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixiv_hssi_pll" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="rateswitch" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="locktorefclk" TYPE="INPUT" DEFAULT_VALUE="1"/>
		<PORT NAME="datain" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="powerdown" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="areset" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="dpriodisable" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="earlyeios" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="pfdfbclk" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="inclk" TYPE="INPUT" WIDTH="10" DEFAULT_VALUE="0"/>
		<PORT NAME="dprioin" TYPE="INPUT" WIDTH="300" DEFAULT_VALUE="0"/>
		<PORT NAME="extra10gin" TYPE="INPUT" WIDTH="6" DEFAULT_VALUE="0"/>
		<PORT NAME="pfdfbclkout" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="pfdrefclkout" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="vcobypassout" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="locked" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="freqlocked" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="clk" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0"/>
		<PORT NAME="dataout" TYPE="OUTPUT" WIDTH="2" DEFAULT_VALUE="0"/>
		<PORT NAME="dprioout" TYPE="OUTPUT" WIDTH="300" DEFAULT_VALUE="0"/>
	</PORTS>
</ROOT>
