Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: echo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "echo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "echo"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : echo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\thanotos\Desktop\FPGA_HW4_400249049\ECHO\UART_TX.vhd" into library work
Parsing entity <uart_tx>.
Parsing architecture <Behavioral> of entity <uart_tx>.
Parsing VHDL file "C:\Users\thanotos\Desktop\FPGA_HW4_400249049\ECHO\UART_RX.vhd" into library work
Parsing entity <uart_rx>.
Parsing architecture <Behavioral> of entity <uart_rx>.
Parsing VHDL file "C:\Users\thanotos\Desktop\FPGA_HW4_400249049\ECHO\ECHO.vhd" into library work
Parsing entity <echo>.
Parsing architecture <rtl> of entity <echo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <echo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <uart_rx> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <uart_tx> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <echo>.
    Related source file is "C:\Users\thanotos\Desktop\FPGA_HW4_400249049\ECHO\ECHO.vhd".
        CLOCK_FREQ = 24000000
        BAUD_RATE = 9600
        DATA_BITS = 8
INFO:Xst:3210 - "C:\Users\thanotos\Desktop\FPGA_HW4_400249049\ECHO\ECHO.vhd" line 56: Output port <busy> of the instance <U_TX> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <echo> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Users\thanotos\Desktop\FPGA_HW4_400249049\ECHO\UART_RX.vhd".
        CLOCK_FREQ = 24000000
        BAUD_RATE = 9600
        DATA_BITS = 8
    Found 12-bit register for signal <cycle_cnt>.
    Found 4-bit register for signal <bit_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <valid>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bit_cnt[3]_GND_5_o_add_16_OUT> created at line 107.
    Found 12-bit adder for signal <cycle_cnt[11]_GND_5_o_add_22_OUT> created at line 114.
    Found 3-bit subtractor for signal <GND_5_o_GND_5_o_sub_11_OUT<2:0>> created at line 101.
    Found 12-bit 4-to-1 multiplexer for signal <state[1]_GND_5_o_wide_mux_26_OUT> created at line 61.
    Found 12-bit comparator greater for signal <cycle_cnt[11]_PWR_5_o_LessThan_7_o> created at line 91
    Found 4-bit comparator greater for signal <n0005> created at line 99
    Found 4-bit comparator greater for signal <n0007> created at line 99
    Found 12-bit comparator greater for signal <cycle_cnt[11]_GND_5_o_LessThan_22_o> created at line 113
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\thanotos\Desktop\FPGA_HW4_400249049\ECHO\UART_TX.vhd".
        DATA_BITS = 8
        STOP_BITS = 1
        CLOCK_FREQ = 24000000
        BAUD_RATE = 9600
    Found 12-bit register for signal <bit_clk_cnt>.
    Found 4-bit register for signal <bit_index>.
    Found 8-bit register for signal <shift_reg>.
    Found 1-bit register for signal <ser_reg>.
    Found 1-bit register for signal <busy_reg>.
    Found 12-bit adder for signal <bit_clk_cnt[11]_GND_6_o_add_4_OUT> created at line 71.
    Found 4-bit adder for signal <bit_index[3]_GND_6_o_add_8_OUT> created at line 86.
    Found 12-bit comparator greater for signal <bit_clk_cnt[11]_PWR_8_o_LessThan_4_o> created at line 70
    Found 4-bit comparator lessequal for signal <bit_index[3]_PWR_8_o_LessThan_6_o> created at line 76
    Found 4-bit comparator lessequal for signal <bit_index[3]_PWR_8_o_LessThan_8_o> created at line 83
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
# Registers                                            : 9
 1-bit register                                        : 3
 12-bit register                                       : 2
 4-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 7
 12-bit comparator greater                             : 3
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 9
 12-bit 2-to-1 multiplexer                             : 2
 12-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bit_clk_cnt>: 1 register on signal <bit_clk_cnt>.
The following registers are absorbed into counter <bit_index>: 1 register on signal <bit_index>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 3-bit subtractor                                      : 1
# Counters                                             : 3
 12-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 31
 Flip-Flops                                            : 31
# Comparators                                          : 7
 12-bit comparator greater                             : 3
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 9
 12-bit 2-to-1 multiplexer                             : 2
 12-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_RX/FSM_0> on signal <state[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00
 wait_half_br   | 01
 receiving      | 10
 wait_to_finish | 11
----------------------------

Optimizing unit <echo> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block echo, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : echo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 172
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 22
#      LUT2                        : 5
#      LUT3                        : 15
#      LUT4                        : 18
#      LUT5                        : 20
#      LUT6                        : 33
#      MUXCY                       : 22
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 53
#      FD                          : 38
#      FDE                         : 11
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  11440     0%  
 Number of Slice LUTs:                  116  out of   5720     2%  
    Number used as Logic:               116  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    116
   Number with an unused Flip Flop:      63  out of    116    54%  
   Number with an unused LUT:             0  out of    116     0%  
   Number of fully used LUT-FF pairs:    53  out of    116    45%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    102     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.720ns (Maximum Frequency: 211.864MHz)
   Minimum input arrival time before clock: 4.061ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.720ns (frequency: 211.864MHz)
  Total number of paths / destination ports: 1364 / 72
-------------------------------------------------------------------------
Delay:               4.720ns (Levels of Logic = 3)
  Source:            U_TX/bit_clk_cnt_5 (FF)
  Destination:       U_TX/bit_clk_cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_TX/bit_clk_cnt_5 to U_TX/bit_clk_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  U_TX/bit_clk_cnt_5 (U_TX/bit_clk_cnt_5)
     LUT6:I0->O           12   0.254   1.069  U_TX/bit_clk_cnt[11]_PWR_8_o_LessThan_4_o12 (U_TX/bit_clk_cnt[11]_PWR_8_o_LessThan_4_o11)
     LUT6:I5->O           12   0.254   1.069  U_TX/_n00601 (U_TX/_n0060)
     LUT4:I3->O            1   0.254   0.000  U_TX/bit_clk_cnt_0_rstpot (U_TX/bit_clk_cnt_0_rstpot)
     FD:D                      0.074          U_TX/bit_clk_cnt_0
    ----------------------------------------
    Total                      4.720ns (1.361ns logic, 3.359ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              4.061ns (Levels of Logic = 3)
  Source:            serial_in (PAD)
  Destination:       U_RX/state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: serial_in to U_RX/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.469  serial_in_IBUF (serial_in_IBUF)
     LUT5:I0->O            1   0.254   0.682  U_RX/cycle_cnt[11]_GND_5_o_LessThan_22_o12_SW1 (N33)
     LUT6:I5->O            1   0.254   0.000  U_RX/state_FSM_FFd1-In1 (U_RX/state_FSM_FFd1-In)
     FD:D                      0.074          U_RX/state_FSM_FFd1
    ----------------------------------------
    Total                      4.061ns (1.910ns logic, 2.151ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            U_TX/ser_reg (FF)
  Destination:       serial_out (PAD)
  Source Clock:      clk rising

  Data Path: U_TX/ser_reg to serial_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  U_TX/ser_reg (U_TX/ser_reg)
     OBUF:I->O                 2.912          serial_out_OBUF (serial_out)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.720|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 261816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

