Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9cd464dc34044241ac383c3cef1b3d2d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] ha1 remains a black-box since it has no binding entity [C:/Users/USER-EEI/Desktop/kde_vivado/cnp_exos/cnp_exos.srcs/sources_1/new/full_adder.vhd:64]
WARNING: [VRFC 10-122] ha2 remains a black-box since it has no binding entity [C:/Users/USER-EEI/Desktop/kde_vivado/cnp_exos/cnp_exos.srcs/sources_1/new/full_adder.vhd:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder_tb
Built simulation snapshot full_adder_tb_behav
