Concurrent assignment to a non-net ‘clock’ is not permitted！
https://blog.csdn.net/weixin_42470069/article/details/108289487?spm=1001.2101.3001.6650.1&utm_medium=distribute.pc_relevant.none-task-blog-2%7Edefault%7ECTRLIST%7ERate-1-108289487-blog-81513820.235%5Ev32%5Epc_relevant_increate_t0_download_v2_base&depth_1-utm_source=distribute.pc_relevant.none-task-blog-2%7Edefault%7ECTRLIST%7ERate-1-108289487-blog-81513820.235%5Ev32%5Epc_relevant_increate_t0_download_v2_base&utm_relevant_index=2

注意clock和clk的区分，别混了！


empty port in module declaration

reg和wire：
https://blog.csdn.net/u011816009/article/details/104228223
https://blog.csdn.net/biology24/article/details/94612247