$date
	Sat Apr 13 15:58:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module registerfile_tb $end
$var wire 32 ! Data2 [31:0] $end
$var wire 32 " Data1 [31:0] $end
$var parameter 32 # CLK_PERIOD $end
$var reg 6 $ Read1 [5:0] $end
$var reg 6 % Read2 [5:0] $end
$var reg 1 & RegWrite $end
$var reg 32 ' WriteData [31:0] $end
$var reg 6 ( WriteReg [5:0] $end
$var reg 1 ) clock $end
$scope module uut $end
$var wire 32 * Data1 [31:0] $end
$var wire 32 + Data2 [31:0] $end
$var wire 6 , Read1 [5:0] $end
$var wire 6 - Read2 [5:0] $end
$var wire 1 & RegWrite $end
$var wire 32 . WriteData [31:0] $end
$var wire 6 / WriteReg [5:0] $end
$var wire 1 ) clock $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b11 /
b10101011110011011110111111111111 .
b101 -
b11 ,
bx +
bx *
x)
b11 (
b10101011110011011110111111111111 '
1&
b101 %
b11 $
bx "
bx !
$end
#10000
0&
#20000
b1010 %
b1010 -
b111 $
b111 ,
#30000
