module seven_seg_decoder_decimal(A,Y);
input wire [3:0] A;
output reg [6:0] Y;

always@(A)
begin
casex (A)
	4'd0: Y<=7'b100_0000;
	4'd1: Y<=7'b111_1001;
	4'd2: Y<=7'b010_0100;
	4'd3: Y<=7'
endcase
end
endmodule