#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x555b80423670 .scope module, "DMATestBench" "DMATestBench" 2 12;
 .timescale -12 -12;
v0x555b80451170_0 .var "ciN", 7 0;
v0x555b80451280_0 .var "clock", 0 0;
v0x555b80451320_0 .net "done", 0 0, L_0x555b80462780;  1 drivers
v0x555b804513f0_0 .var "reset", 0 0;
v0x555b804514c0_0 .net "result", 31 0, L_0x555b804628d0;  1 drivers
v0x555b804515b0_0 .var "start", 0 0;
v0x555b80451680_0 .var "valueA", 31 0;
v0x555b80451750_0 .var "valueB", 31 0;
S_0x555b80423800 .scope module, "DUT" "ramDmaCi" 2 25, 3 4 0, S_0x555b80423670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busOut_request";
    .port_info 9 /INPUT 1 "busIn_grants";
    .port_info 10 /INPUT 32 "busIn_address_data";
    .port_info 11 /INPUT 1 "busIn_end_transaction";
    .port_info 12 /INPUT 1 "busIn_data_valid";
    .port_info 13 /INPUT 1 "busIn_busy";
    .port_info 14 /INPUT 1 "busIn_error";
    .port_info 15 /OUTPUT 32 "busOut_address_data";
    .port_info 16 /OUTPUT 8 "busOut_burst_size";
    .port_info 17 /OUTPUT 1 "busOut_read_n_write";
    .port_info 18 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 19 /OUTPUT 1 "busOut_end_transaction";
    .port_info 20 /OUTPUT 1 "busOut_data_valid";
    .port_info 21 /OUTPUT 1 "busOut_busy";
    .port_info 22 /OUTPUT 1 "busOut_error";
P_0x555b80415e50 .param/l "RW_BLOCK_SIZE" 1 3 40, C4<011>;
P_0x555b80415e90 .param/l "RW_BURST_SIZE" 1 3 41, C4<100>;
P_0x555b80415ed0 .param/l "RW_BUS_START_ADD" 1 3 38, C4<001>;
P_0x555b80415f10 .param/l "RW_MEMORY" 1 3 37, C4<000>;
P_0x555b80415f50 .param/l "RW_MEMORY_START_ADD" 1 3 39, C4<010>;
P_0x555b80415f90 .param/l "RW_STATUS_CTRL_REG" 1 3 42, C4<101>;
P_0x555b80415fd0 .param/l "customId" 0 3 4, C4<00001011>;
L_0x555b80429840 .functor AND 1, L_0x555b80462000, L_0x555b804519b0, C4<1>, C4<1>;
L_0x555b8042acf0 .functor AND 1, L_0x555b80462260, L_0x555b80429840, C4<1>, C4<1>;
L_0x555b8042bf70 .functor NOT 1, v0x555b80451280_0, C4<0>, C4<0>, C4<0>;
L_0x555b8040b9c0 .functor NOT 1, L_0x555b80429840, C4<0>, C4<0>, C4<0>;
L_0x555b80462570 .functor OR 1, L_0x555b8042acf0, L_0x555b8040b9c0, C4<0>, C4<0>;
L_0x555b80462780 .functor AND 1, L_0x555b80462610, L_0x555b804519b0, C4<1>, C4<1>;
L_0x7f518def4018 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x555b8044e190_0 .net/2u *"_ivl_0", 7 0, L_0x7f518def4018;  1 drivers
v0x555b8044e290_0 .net *"_ivl_15", 21 0, L_0x555b80451df0;  1 drivers
v0x555b8044e370_0 .net *"_ivl_16", 31 0, L_0x555b80451ed0;  1 drivers
L_0x7f518def40a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x555b8044e430_0 .net *"_ivl_19", 9 0, L_0x7f518def40a8;  1 drivers
v0x555b8044e510_0 .net *"_ivl_2", 0 0, L_0x555b80451840;  1 drivers
L_0x7f518def40f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b8044e5d0_0 .net/2u *"_ivl_20", 31 0, L_0x7f518def40f0;  1 drivers
v0x555b8044e6b0_0 .net *"_ivl_22", 0 0, L_0x555b80462000;  1 drivers
v0x555b8044e770_0 .net *"_ivl_27", 0 0, L_0x555b80462260;  1 drivers
L_0x7f518def4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b8044e850_0 .net/2u *"_ivl_4", 0 0, L_0x7f518def4060;  1 drivers
v0x555b8044e930_0 .net *"_ivl_40", 0 0, L_0x555b8040b9c0;  1 drivers
v0x555b8044ea10_0 .net *"_ivl_42", 0 0, L_0x555b80462570;  1 drivers
L_0x7f518def4210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555b8044eaf0_0 .net/2u *"_ivl_44", 0 0, L_0x7f518def4210;  1 drivers
v0x555b8044ebd0_0 .net *"_ivl_46", 0 0, L_0x555b80462610;  1 drivers
L_0x7f518def4258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b8044ecb0_0 .net/2u *"_ivl_50", 31 0, L_0x7f518def4258;  1 drivers
v0x555b8044ed90_0 .net *"_ivl_9", 2 0, L_0x555b80451b40;  1 drivers
v0x555b8044ee70_0 .var "block_size", 9 0;
v0x555b8044ef50_0 .var "burst_size", 7 0;
o0x7f518e457708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555b8044f030_0 .net "busIn_address_data", 31 0, o0x7f518e457708;  0 drivers
o0x7f518e457738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f110_0 .net "busIn_busy", 0 0, o0x7f518e457738;  0 drivers
o0x7f518e457768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f1d0_0 .net "busIn_data_valid", 0 0, o0x7f518e457768;  0 drivers
o0x7f518e457798 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f290_0 .net "busIn_end_transaction", 0 0, o0x7f518e457798;  0 drivers
o0x7f518e4577c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f350_0 .net "busIn_error", 0 0, o0x7f518e4577c8;  0 drivers
o0x7f518e4577f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f410_0 .net "busIn_grants", 0 0, o0x7f518e4577f8;  0 drivers
o0x7f518e457828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555b8044f4d0_0 .net "busOut_address_data", 31 0, o0x7f518e457828;  0 drivers
o0x7f518e457858 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555b8044f5b0_0 .net "busOut_burst_size", 7 0, o0x7f518e457858;  0 drivers
o0x7f518e457888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f690_0 .net "busOut_busy", 0 0, o0x7f518e457888;  0 drivers
o0x7f518e4578b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f750_0 .net "busOut_data_valid", 0 0, o0x7f518e4578b8;  0 drivers
o0x7f518e4578e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f810_0 .net "busOut_end_transaction", 0 0, o0x7f518e4578e8;  0 drivers
o0x7f518e457918 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f8d0_0 .net "busOut_error", 0 0, o0x7f518e457918;  0 drivers
o0x7f518e457948 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044f990_0 .net "busOut_read_n_write", 0 0, o0x7f518e457948;  0 drivers
o0x7f518e457978 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044fa50_0 .net "busOut_request", 0 0, o0x7f518e457978;  0 drivers
v0x555b8044fb10_0 .var "bus_start_address", 31 0;
o0x7f518e4579d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b8044fbf0_0 .net "butOut_begin_transaction", 0 0, o0x7f518e4579d8;  0 drivers
v0x555b8044fec0_0 .net "ciN", 7 0, v0x555b80451170_0;  1 drivers
v0x555b8044ffa0_0 .net "clock", 0 0, v0x555b80451280_0;  1 drivers
v0x555b80450040_0 .var "control_register", 0 0;
v0x555b804500e0_0 .net "done", 0 0, L_0x555b80462780;  alias, 1 drivers
v0x555b804501a0_0 .net "enWR", 0 0, L_0x555b80429840;  1 drivers
v0x555b80450260_0 .var "memory_address", 8 0;
v0x555b80450340_0 .var "memory_start_address", 8 0;
v0x555b80450420_0 .net "read", 0 0, L_0x555b80451d50;  1 drivers
v0x555b804504e0_0 .var "read_done", 0 0;
v0x555b804505a0_0 .net "reset", 0 0, v0x555b804513f0_0;  1 drivers
v0x555b80450660_0 .net "result", 31 0, L_0x555b804628d0;  alias, 1 drivers
v0x555b80450740_0 .net "resultSRAM_CPU", 31 0, v0x555b8044dbf0_0;  1 drivers
v0x555b80450800_0 .net "resultSRAM_DMA", 31 0, v0x555b8044dcd0_0;  1 drivers
v0x555b804508a0_0 .net "s_isMyCi", 0 0, L_0x555b804519b0;  1 drivers
v0x555b80450940_0 .net "start", 0 0, v0x555b804515b0_0;  1 drivers
v0x555b80450a00_0 .net "state", 0 0, L_0x555b80451c30;  1 drivers
v0x555b80450ac0_0 .var "status_register", 1 0;
v0x555b80450ba0_0 .net "valueA", 31 0, v0x555b80451680_0;  1 drivers
v0x555b80450c80_0 .net "valueB", 31 0, v0x555b80451750_0;  1 drivers
v0x555b80450d40_0 .net "writeEnableA", 0 0, L_0x555b8042acf0;  1 drivers
v0x555b80450e10_0 .var "write_enable", 0 0;
E_0x555b803d6050 .event anyedge, v0x555b80450a00_0, v0x555b80450420_0, v0x555b80450ba0_0;
L_0x555b80451840 .cmp/eq 8, v0x555b80451170_0, L_0x7f518def4018;
L_0x555b804519b0 .functor MUXZ 1, L_0x7f518def4060, v0x555b804515b0_0, L_0x555b80451840, C4<>;
L_0x555b80451b40 .part v0x555b80451680_0, 10, 3;
L_0x555b80451c30 .part L_0x555b80451b40, 0, 1;
L_0x555b80451d50 .part v0x555b80451680_0, 9, 1;
L_0x555b80451df0 .part v0x555b80451680_0, 10, 22;
L_0x555b80451ed0 .concat [ 22 10 0 0], L_0x555b80451df0, L_0x7f518def40a8;
L_0x555b80462000 .cmp/eq 32, L_0x555b80451ed0, L_0x7f518def40f0;
L_0x555b80462260 .part v0x555b80451680_0, 9, 1;
L_0x555b80462440 .part v0x555b80451680_0, 0, 9;
L_0x555b80462610 .functor MUXZ 1, v0x555b804504e0_0, L_0x7f518def4210, L_0x555b80462570, C4<>;
L_0x555b804628d0 .functor MUXZ 32, L_0x7f518def4258, v0x555b8044dbf0_0, L_0x555b80462780, C4<>;
S_0x555b803d56c0 .scope module, "SSRAM" "dualPortSSRAM" 3 98, 4 2 0, S_0x555b80423800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555b804239e0 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555b80423a20 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555b80423a60 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x555b804299e0_0 .net "addressA", 8 0, L_0x555b80462440;  1 drivers
L_0x7f518def4180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555b8042b3f0_0 .net "addressB", 8 0, L_0x7f518def4180;  1 drivers
v0x555b8042c620_0 .net "clockA", 0 0, v0x555b80451280_0;  alias, 1 drivers
v0x555b8040bae0_0 .net "clockB", 0 0, L_0x555b8042bf70;  1 drivers
v0x555b8044d9e0_0 .net "dataInA", 31 0, v0x555b80451750_0;  alias, 1 drivers
L_0x7f518def41c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b8044db10_0 .net "dataInB", 31 0, L_0x7f518def41c8;  1 drivers
v0x555b8044dbf0_0 .var "dataOutA", 31 0;
v0x555b8044dcd0_0 .var "dataOutB", 31 0;
v0x555b8044ddb0 .array "memoryContent", 0 511, 31 0;
v0x555b8044de70_0 .net "writeEnableA", 0 0, L_0x555b8042acf0;  alias, 1 drivers
L_0x7f518def4138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b8044df30_0 .net "writeEnableB", 0 0, L_0x7f518def4138;  1 drivers
E_0x555b8040e500 .event posedge, v0x555b8040bae0_0;
E_0x555b803f9250 .event posedge, v0x555b8042c620_0;
    .scope S_0x555b803d56c0;
T_0 ;
    %wait E_0x555b803f9250;
    %load/vec4 v0x555b8044de70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x555b8044d9e0_0;
    %load/vec4 v0x555b804299e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555b8044ddb0, 4, 0;
T_0.0 ;
    %load/vec4 v0x555b804299e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555b8044ddb0, 4;
    %store/vec4 v0x555b8044dbf0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555b803d56c0;
T_1 ;
    %wait E_0x555b8040e500;
    %load/vec4 v0x555b8044df30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555b8044db10_0;
    %load/vec4 v0x555b8042b3f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555b8044ddb0, 4, 0;
T_1.0 ;
    %load/vec4 v0x555b8042b3f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555b8044ddb0, 4;
    %store/vec4 v0x555b8044dcd0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555b80423800;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b804504e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8044fb10_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555b80450340_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555b8044ee70_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b8044ef50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b80450040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555b80450ac0_0, 0, 2;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555b80450260_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b80450e10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x555b80423800;
T_3 ;
    %wait E_0x555b803d6050;
    %load/vec4 v0x555b80450a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555b80450420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555b80450ba0_0;
    %parti/s 9, 0, 2;
    %store/vec4 v0x555b80450340_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b80450e10_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x555b80450ba0_0;
    %parti/s 9, 0, 2;
    %store/vec4 v0x555b80450340_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b80450e10_0, 0, 1;
T_3.3 ;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555b80423800;
T_4 ;
    %wait E_0x555b803f9250;
    %load/vec4 v0x555b804501a0_0;
    %assign/vec4 v0x555b804504e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555b80423670;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b80451680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b80451750_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x555b80423670;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b80451280_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x555b80451280_0;
    %inv;
    %store/vec4 v0x555b80451280_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x555b80423670;
T_7 ;
    %vpi_call 2 45 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555b80423800 {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555b803d56c0 {0 0 0};
    %vpi_call 2 50 "$display", "\012" {0 0 0};
    %vpi_call 2 51 "$display", "[LOG] Resetting the DUT" {0 0 0};
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x555b80451170_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b804515b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b804513f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b804513f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 58 "$display", "[LOG] DUT reset complete at %0tps", $time {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555b803f9250;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call 2 62 "$display", "\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b80451680_0, 4, 1;
    %pushi/vec4 5, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b804515b0_0, 0, 1;
    %load/vec4 v0x555b80451680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555b80451680_0, 0, 32;
    %vpi_func 2 71 "$random" 32 {0 0 0};
    %pad/s 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b80451750_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b804515b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 75 "$display", "[W_CPU] Write value %0d to address %0d", v0x555b80451750_0, &PV<v0x555b80451680_0, 0, 9> {0 0 0};
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555b803f9250;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %vpi_call 2 80 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b80451680_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_7.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.7, 5;
    %jmp/1 T_7.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b804515b0_0, 0, 1;
    %load/vec4 v0x555b80451680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555b80451680_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b804515b0_0, 0, 1;
    %vpi_call 2 91 "$display", "[R_CPU] Read value %0d from address %0d", v0x555b804514c0_0, &PV<v0x555b80451680_0, 0, 9> {0 0 0};
    %delay 10, 0;
    %jmp T_7.6;
T_7.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_7.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.9, 5;
    %jmp/1 T_7.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555b803f9250;
    %jmp T_7.8;
T_7.9 ;
    %pop/vec4 1;
    %vpi_call 2 97 "$display", "\012" {0 0 0};
    %vpi_call 2 100 "$display", "[DMA_SETUP] Setting up the DMA controller" {0 0 0};
    %vpi_call 2 103 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x555b8044fb10_0 {0 0 0};
    %vpi_call 2 104 "$display", "            mem_start_address: \011%0d", v0x555b80450340_0 {0 0 0};
    %vpi_call 2 105 "$display", "            block_size: \011%0d", v0x555b8044ee70_0 {0 0 0};
    %vpi_call 2 106 "$display", "            burst_size: \011%0d", v0x555b8044ef50_0 {0 0 0};
    %vpi_call 2 107 "$display", "            control_register: \011%0d", v0x555b80450040_0 {0 0 0};
    %vpi_call 2 108 "$display", "            status_register: \011%0d", v0x555b80450ac0_0 {0 0 0};
    %vpi_call 2 109 "$display", "            memory_address: \011%0d", v0x555b80450260_0 {0 0 0};
    %vpi_call 2 105 "$display", "\012" {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "DMA_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
