//ptr->writeReg(0x1320, 0x2aa1989e, CAM_A);            //CAM.CAM_A.DMA.UFGO_BASE_ADDR
//ptr->writeReg(0x10e0, 0x51dca400, CAM_A);            //CAM.CAM_A.DMA.LCSO_BASE_ADDR
//ptr->writeReg(0x1004, 0x76d61dee, CAM_A);            //CAM.CAM_A.DMA.CQ0I_BASE_ADDR
//ptr->writeReg(0x1020, 0x573fe000, CAM_A);            //CAM.CAM_A.DMA.IMGO_BASE_ADDR
//ptr->writeReg(0x1050, 0x5635a000, CAM_A);            //CAM.CAM_A.DMA.RRZO_BASE_ADDR
//ptr->writeReg(0x1080, 0x557c8000, CAM_A);            //CAM.CAM_A.DMA.AAO_BASE_ADDR
//ptr->writeReg(0x10b0, 0x516ce000, CAM_A);            //CAM.CAM_A.DMA.AFO_BASE_ADDR
//ptr->writeReg(0x1110, 0xdd732918, CAM_A);            //CAM.CAM_A.DMA.UFEO_BASE_ADDR
//ptr->writeReg(0x1140, 0x57332a00, CAM_A);            //CAM.CAM_A.DMA.PDO_BASE_ADDR
//ptr->writeReg(0x1170, 0x56416a00, CAM_A);            //CAM.CAM_A.DMA.BPCI_BASE_ADDR
//ptr->writeReg(0x11a0, 0xf01daff4, CAM_A);            //CAM.CAM_A.DMA.CACI_BASE_ADDR
//ptr->writeReg(0x11d0, 0x572ad400, CAM_A);            //CAM.CAM_A.DMA.LSCI_BASE_ADDR
//ptr->writeReg(0x1200, 0xea90b26e, CAM_A);            //CAM.CAM_A.DMA.LSC3I_BASE_ADDR
//ptr->writeReg(0x1230, 0x50d2d400, CAM_A);            //CAM.CAM_A.DMA.PDI_BASE_ADDR
//ptr->writeReg(0x1260, 0x5477a800, CAM_A);            //CAM.CAM_A.DMA.PSO_BASE_ADDR
//ptr->writeReg(0x1290, 0x55118e00, CAM_A);            //CAM.CAM_A.DMA.LMVO_BASE_ADDR
//ptr->writeReg(0x12c0, 0x52d44c00, CAM_A);            //CAM.CAM_A.DMA.FLKO_BASE_ADDR
//ptr->writeReg(0x12f0, 0x56516000, CAM_A);            //CAM.CAM_A.DMA.RSSO_A_BASE_ADDR
//ptr->writeReg(0x1404, 0x56cdca00, CAM_A);            //CAM.CAM_A.DMA.IMGO_FH_BASE_ADDR
//ptr->writeReg(0x1408, 0x57240600, CAM_A);            //CAM.CAM_A.DMA.RRZO_FH_BASE_ADDR
//ptr->writeReg(0x140c, 0x55749c00, CAM_A);            //CAM.CAM_A.DMA.AAO_FH_BASE_ADDR
//ptr->writeReg(0x1410, 0x54af9400, CAM_A);            //CAM.CAM_A.DMA.AFO_FH_BASE_ADDR
//ptr->writeReg(0x1414, 0x51afe400, CAM_A);            //CAM.CAM_A.DMA.LCSO_FH_BASE_ADDR
//ptr->writeReg(0x1418, 0x556cf192, CAM_A);            //CAM.CAM_A.DMA.UFEO_FH_BASE_ADDR
//ptr->writeReg(0x141c, 0x56bc8000, CAM_A);            //CAM.CAM_A.DMA.PDO_FH_BASE_ADDR
//ptr->writeReg(0x1420, 0x56e64e00, CAM_A);            //CAM.CAM_A.DMA.PSO_FH_BASE_ADDR
//ptr->writeReg(0x1424, 0x5278e400, CAM_A);            //CAM.CAM_A.DMA.LMVO_FH_BASE_ADDR
//ptr->writeReg(0x1428, 0x51179600, CAM_A);            //CAM.CAM_A.DMA.FLKO_FH_BASE_ADDR
//ptr->writeReg(0x142c, 0x51636000, CAM_A);            //CAM.CAM_A.DMA.RSSO_A_FH_BASE_ADDR
//ptr->writeReg(0x1430, 0x76682401, CAM_A);            //CAM.CAM_A.DMA.UFGO_FH_BASE_ADDR
ptr->writeReg(0x0198, 0x56656000, CAM_A);            //CAM.CAM_A.CQ.THR0_BASEADDR
ptr->writeReg(0x019c, 0x4f8, CAM_A);                 //CAM.CAM_A.CQ.THR0_DESC_SIZE
ptr->writeReg(0x0194, 0x11, CAM_A);                  //CAM.CAM_A.CQ.THR0_CTL
ptr->writeReg(0x118c, 0x80000020, CAM_A);            //CAM.CAM_A.DMA.BPCI_CON
ptr->writeReg(0x11ec, 0x80000020, CAM_A);            //CAM.CAM_A.DMA.LSCI_CON
ptr->writeReg(0x0190, 0x12, CAM_A);                  //CAM.CAM_A.CQ.EN
ptr->writeReg(0x1018, 0x29000000, CAM_A);            //CAM.CAM_A.DMA.SPECIAL_FUN_EN
ptr->writeReg(0x0234, 0x1002, CAM_A);                //CAM.CAM_A.TG.VF_CON (add from camsys_star_0.c)