# Progetto di Reti Logiche - [A.A. 2020/2021]
 
Prof. Palermo Gianluca

## Developer
[Scaccabarozzi Matteo](https://github.com/ScaccabarozziMatteo)

## Specification
The purpose is writing VHDL code using Vivado IDE and implement an image histogram equalization algorithm through a Finite State Machine. [Link to PDF](https://github.com/ScaccabarozziMatteo/ProgettoRL_2021/blob/master/Specification/PFRL_Specifica_20_21_V3.pdf)

[Report](https://github.com/ScaccabarozziMatteo/ProgettoRL_2021/blob/master/Documentation/10708407_10629376.pdf)
