INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/xianyu/hs_da_ad/hs_da_ad.srcs/sources_1/ip/rom_sanjiao/sim/rom_sanjiao.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sanjiao
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/xianyu/hs_da_ad/hs_da_ad.srcs/sources_1/ip/rom_sin/sim/rom_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/xianyu/hs_da_ad/hs_da_ad.srcs/sources_1/new/ad_wave_rec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_wave_rec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/xianyu/hs_da_ad/hs_da_ad.srcs/sources_1/new/da_wave_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module da_wave_send
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [E:/FPGA/xianyu/hs_da_ad/hs_da_ad.srcs/sources_1/new/da_wave_send.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/xianyu/hs_da_ad/hs_da_ad.srcs/sources_1/new/hs_da_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hs_da_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/xianyu/hs_da_ad/hs_da_ad.srcs/sim_1/new/tb_hs_da_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hs_da_ad
