Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1770@sambuka:1770@sambuka:'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
/home/UNI-KL/voinea/github/msdlib.loopy/modules/AxiFIFO_zed/temp/edk/system.mhs
...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/UNI-KL/voinea/github/msdlib.loopy/modules/AxiFIFO_zed/temp/edk/system.m
   hs line 52 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/UNI-KL/voinea/github/msdlib.loopy/modules/AxiFIFO_zed/temp/edk/system.m
   hs line 52 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_02_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_02_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_02_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_02_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 117 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40020000-0x4002ffff) axi_cdma_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 2
slave(s) 
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_fifo_mm_s_0  connected with AXI4 type BUSIF: M_AXI of IPINSTANCE:
   axi_cdma_0.

Checking port drivers...
WARNING:EDK:4180 - PORT: AXI_STR_TXD_ACLK, CONNECTOR: M0_AXIS_ACLK - No driver
   found. Port will be driven to VCC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_fifo_mm_s_v3_0
   0_a/data/axi_fifo_mm_s_v2_1_0.mpd line 166 
WARNING:EDK:4180 - PORT: AXI_STR_RXD_ACLK, CONNECTOR: S0_AXIS_ACLK - No driver
   found. Port will be driven to VCC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_fifo_mm_s_v3_0
   0_a/data/axi_fifo_mm_s_v2_1_0.mpd line 174 
WARNING:EDK:4180 - PORT: AXI_STR_RXD_TKEEP, CONNECTOR: S0_AXIS_TKEEP - No driver
   found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_fifo_mm_s_v3_0
   0_a/data/axi_fifo_mm_s_v2_1_0.mpd line 179 
WARNING:EDK:4180 - PORT: AXI_STR_RXD_TDEST, CONNECTOR: S0_AXIS_TDEST - No driver
   found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_fifo_mm_s_v3_0
   0_a/data/axi_fifo_mm_s_v2_1_0.mpd line 180 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: M0_AXIS_ARESETN -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_fifo_mm_s_v3_0
   0_a/data/axi_fifo_mm_s_v2_1_0.mpd line 167 
WARNING:EDK:4181 - PORT: AXI_STR_TXD_TKEEP, CONNECTOR: M0_AXIS_TKEEP - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_fifo_mm_s_v3_0
   0_a/data/axi_fifo_mm_s_v2_1_0.mpd line 171 
WARNING:EDK:4181 - PORT: AXI_STR_TXD_TDEST, CONNECTOR: M0_AXIS_TDEST - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_fifo_mm_s_v3_0
   0_a/data/axi_fifo_mm_s_v2_1_0.mpd line 172 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S0_AXIS_ARESETN -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_fifo_mm_s_v3_0
   0_a/data/axi_fifo_mm_s_v2_1_0.mpd line 175 
WARNING:EDK:4181 - PORT: cdma_introut, CONNECTOR: axi_cdma_0_cdma_introut -
   floating connection -
   /home/UNI-KL/voinea/github/msdlib.loopy/modules/AxiFIFO_zed/temp/edk/system.m
   hs line 171 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_02_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_02_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_02_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No clock crossing in axi_cdma_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axififo INSTANCE:axififo_a -
/home/UNI-KL/voinea/github/msdlib.loopy/modules/AxiFIFO_zed/temp/edk/system.mhs
line 43 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: axi4lite_0, PORT: INTERCONNECT_ARESETN - port is
   driven by a sourceless connector -
   /home/UNI-KL/voinea/github/msdlib.loopy/modules/AxiFIFO_zed/temp/edk/system.m
   hs line 144 
ERROR:EDK:4072 - INSTANCE: axi_interconnect_0, PORT: INTERCONNECT_ARESETN - port
   is driven by a sourceless connector -
   /home/UNI-KL/voinea/github/msdlib.loopy/modules/AxiFIFO_zed/temp/edk/system.m
   hs line 152 
Completion time: 1.00 seconds
ERROR:EDK:440 - platgen failed with errors!
