#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 20 14:47:07 2022
# Process ID: 17412
# Current directory: F:/Research/NAR-Net/HW/NARNet.runs/synth_1
# Command line: vivado.exe -log NARNet_SmallCache.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NARNet_SmallCache.tcl
# Log file: F:/Research/NAR-Net/HW/NARNet.runs/synth_1/NARNet_SmallCache.vds
# Journal file: F:/Research/NAR-Net/HW/NARNet.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NARNet_SmallCache.tcl -notrace
Command: synth_design -top NARNet_SmallCache -part xc7s50csga324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26628
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:42]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NARNet_SmallCache' [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:2]
	Parameter N bound to: 5 - type: integer 
	Parameter feedbackDelay bound to: 16 - type: integer 
	Parameter s_wait bound to: 3'b000 
	Parameter s_delay bound to: 3'b001 
	Parameter s_loadw1 bound to: 3'b010 
	Parameter s_layer1 bound to: 3'b011 
	Parameter s_tanh bound to: 3'b100 
	Parameter s_loadw2 bound to: 3'b101 
	Parameter s_layer2 bound to: 3'b110 
	Parameter s_output bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'weights_rom' [F:/Research/NAR-Net/HW/weights_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'weights_rom' (1#1) [F:/Research/NAR-Net/HW/weights_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'tanh_lut' [F:/Research/NAR-Net/HW/tanh_lut.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tanh_lut' (2#1) [F:/Research/NAR-Net/HW/tanh_lut.v:4]
INFO: [Synth 8-6157] synthesizing module 'neuron' [F:/Research/NAR-Net/HW/neuron.v:4]
INFO: [Synth 8-6155] done synthesizing module 'neuron' (3#1) [F:/Research/NAR-Net/HW/neuron.v:4]
WARNING: [Synth 8-7071] port 'ovr' of module 'neuron' is unconnected for instance 'n1' [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:108]
WARNING: [Synth 8-7023] instance 'n1' of module 'neuron' has 5 connections declared, but only 4 given [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:108]
WARNING: [Synth 8-7071] port 'ovr' of module 'neuron' is unconnected for instance 'n2' [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:109]
WARNING: [Synth 8-7023] instance 'n2' of module 'neuron' has 5 connections declared, but only 4 given [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:109]
WARNING: [Synth 8-7071] port 'ovr' of module 'neuron' is unconnected for instance 'n3' [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:110]
WARNING: [Synth 8-7023] instance 'n3' of module 'neuron' has 5 connections declared, but only 4 given [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:110]
WARNING: [Synth 8-7071] port 'ovr' of module 'neuron' is unconnected for instance 'n4' [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:111]
WARNING: [Synth 8-7023] instance 'n4' of module 'neuron' has 5 connections declared, but only 4 given [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:111]
WARNING: [Synth 8-7071] port 'ovr' of module 'neuron' is unconnected for instance 'n5' [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:112]
WARNING: [Synth 8-7023] instance 'n5' of module 'neuron' has 5 connections declared, but only 4 given [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:112]
INFO: [Synth 8-6155] done synthesizing module 'NARNet_SmallCache' (4#1) [F:/Research/NAR-Net/HW/NARNet-SmallCache.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 6     
	   5 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 21    
	   8 Input    8 Bit        Muxes := 11    
	  17 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 33    
	   2 Input    1 Bit        Muxes := 26    
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+------------------+---------------+----------------+
|Module Name       | RTL Object       | Depth x Width | Implemented As | 
+------------------+------------------+---------------+----------------+
|NARNet_SmallCache | wrom/rom_reg_reg | 256x8         | Block RAM      | 
|NARNet_SmallCache | tanh_addr_reg    | 256x7         | Block RAM      | 
+------------------+------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+---------------+-----------+----------------------+-------------+
|Module Name       | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------------+---------------+-----------+----------------------+-------------+
|NARNet_SmallCache | tapdelay1_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------------+---------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------+---------------+-----------+----------------------+-------------+
|Module Name       | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------------+---------------+-----------+----------------------+-------------+
|NARNet_SmallCache | tapdelay1_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------------+---------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance wrom/rom_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tanh_addr_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   211|
|3     |LUT1     |    42|
|4     |LUT2     |   195|
|5     |LUT3     |   280|
|6     |LUT4     |   217|
|7     |LUT5     |   407|
|8     |LUT6     |   577|
|9     |RAM32M   |     2|
|10    |RAMB18E1 |     2|
|11    |FDRE     |   252|
|12    |FDSE     |    32|
|13    |IBUF     |    12|
|14    |OBUF     |     9|
+------+---------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |  2239|
|2     |  tanhlut |tanh_lut    |     7|
|3     |  wrom    |weights_rom |    55|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.934 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1029.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'NARNet_SmallCache' is not ideal for floorplanning, since the cellview 'NARNet_SmallCache' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1029.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Research/NAR-Net/HW/NARNet.runs/synth_1/NARNet_SmallCache.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NARNet_SmallCache_utilization_synth.rpt -pb NARNet_SmallCache_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 20 14:47:24 2022...
