
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00007768  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60007bd8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         0000053c  20000008  60007be0  00010008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000000a4  20000544  6000811c  00010544  2**2
                  ALLOC
  5 .comment      000000d7  00000000  00000000  00010544  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000210  00000000  00000000  0001061b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000005d4  00000000  00000000  0001082b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00005042  00000000  00000000  00010dff  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000ad5  00000000  00000000  00015e41  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000183b  00000000  00000000  00016916  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001094  00000000  00000000  00018154  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001e0e  00000000  00000000  000191e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001060  00000000  00000000  0001aff6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00025014  00000000  00000000  0001c056  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0004106a  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000248  00000000  00000000  0004108f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
   0:	20010000 	.word	0x20010000
/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    errno = ECHILD;
   4:	00000299 	.word	0x00000299
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    return 0;
}
   8:	00000309 	.word	0x00000309
 */
int _wait(int *status)
{
    errno = ECHILD;
    return -1;
}
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
)
{
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
  2c:	00000313 	.word	0x00000313
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
        status = (this_uart->status & STATUS_ERROR_MASK );
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
  30:	00000315 	.word	0x00000315
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
                this_uart->status |= status;
  48:	0000031f 	.word	0x0000031f
        this_uart->tx_buffer = pbuff;
        this_uart->tx_buff_size = tx_size;
        this_uart->tx_idx = (uint16_t)0;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
  4c:	00000321 	.word	0x00000321
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
                this_uart->status |= status;
            } while ( !( status & MSS_UART_THRE ) );
  50:	00000323 	.word	0x00000323
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  54:	00000325 	.word	0x00000325

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
  58:	00000327 	.word	0x00000327
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
  5c:	00000329 	.word	0x00000329

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
  60:	0000032b 	.word	0x0000032b
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
  64:	0000032d 	.word	0x0000032d
  68:	000010a1 	.word	0x000010a1
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
  6c:	000010d1 	.word	0x000010d1

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
  70:	00000333 	.word	0x00000333
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
  74:	00000335 	.word	0x00000335
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
  78:	00000337 	.word	0x00000337

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
  7c:	00000339 	.word	0x00000339

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
  80:	0000033b 	.word	0x0000033b

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
  84:	0000033d 	.word	0x0000033d
  88:	0000033f 	.word	0x0000033f
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
  8c:	00000341 	.word	0x00000341
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
  90:	00000343 	.word	0x00000343
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    }
}
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
 23c:	0000040d 	.word	0x0000040d
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
 248:	00000413 	.word	0x00000413
 24c:	00000415 	.word	0x00000415
 250:	00000417 	.word	0x00000417
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
 288:	00000433 	.word	0x00000433
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
 43a:	0000      	.short	0x0000
 43c:	0000135d 	.word	0x0000135d
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	60007be0 	.word	0x60007be0
 454:	20000008 	.word	0x20000008
 458:	20000544 	.word	0x20000544
 45c:	00000000 	.word	0x00000000
 460:	20000544 	.word	0x20000544
 464:	200005e8 	.word	0x200005e8
 468:	00001491 	.word	0x00001491
 46c:	000004e1 	.word	0x000004e1

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5344 	movw	r3, #1348	; 0x544
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <process_rx_data>:
		}
	}*/



	RIGHT_DUTY = rx_buff[1];
     4a0:	f240 5354 	movw	r3, #1364	; 0x554
     4a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4a8:	7842      	ldrb	r2, [r0, #1]
     4aa:	601a      	str	r2, [r3, #0]
	right_wheel_direction = rx_buff[2];
     4ac:	f240 534c 	movw	r3, #1356	; 0x54c
     4b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4b4:	7882      	ldrb	r2, [r0, #2]
     4b6:	601a      	str	r2, [r3, #0]
	LEFT_DUTY = rx_buff[3];
     4b8:	f240 5350 	movw	r3, #1360	; 0x550
     4bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c0:	78c2      	ldrb	r2, [r0, #3]
     4c2:	601a      	str	r2, [r3, #0]
	left_wheel_direction = rx_buff[4];
     4c4:	f240 5348 	movw	r3, #1352	; 0x548
     4c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4cc:	7902      	ldrb	r2, [r0, #4]
     4ce:	601a      	str	r2, [r3, #0]
	mode = rx_buff[5];
     4d0:	f240 0314 	movw	r3, #20
     4d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4d8:	7942      	ldrb	r2, [r0, #5]
     4da:	601a      	str	r2, [r3, #0]
}
     4dc:	4770      	bx	lr
     4de:	bf00      	nop

000004e0 <main>:
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
	process_rx_data(rx_buff, rx_size );
}

int main()
{
     4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     4e4:	b095      	sub	sp, #84	; 0x54
	int begin = 1;
	//int reset_value = 1000;

	uint32_t counter = 0;
	uint32_t gpio_inputs = 0;
	uint32_t count[8] = {0};
     4e6:	a80c      	add	r0, sp, #48	; 0x30
     4e8:	f04f 0100 	mov.w	r1, #0
     4ec:	f04f 0220 	mov.w	r2, #32
     4f0:	f000 fff6 	bl	14e0 <memset>
	int max = 0;
	int max_index = 0;

	MSS_GPIO_init();
     4f4:	f000 feac 	bl	1250 <MSS_GPIO_init>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_INOUT_MODE);
     4f8:	f04f 0000 	mov.w	r0, #0
     4fc:	f04f 0103 	mov.w	r1, #3
     500:	f000 fed6 	bl	12b0 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_INOUT_MODE);
     504:	f04f 0001 	mov.w	r0, #1
     508:	f04f 0103 	mov.w	r1, #3
     50c:	f000 fed0 	bl	12b0 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_2, MSS_GPIO_INOUT_MODE);
     510:	f04f 0002 	mov.w	r0, #2
     514:	f04f 0103 	mov.w	r1, #3
     518:	f000 feca 	bl	12b0 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_3, MSS_GPIO_INOUT_MODE);
     51c:	f04f 0003 	mov.w	r0, #3
     520:	4601      	mov	r1, r0
     522:	f000 fec5 	bl	12b0 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_INOUT_MODE);
     526:	f04f 0004 	mov.w	r0, #4
     52a:	f04f 0103 	mov.w	r1, #3
     52e:	f000 febf 	bl	12b0 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_INOUT_MODE);
     532:	f04f 0005 	mov.w	r0, #5
     536:	f04f 0103 	mov.w	r1, #3
     53a:	f000 feb9 	bl	12b0 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_INOUT_MODE);
     53e:	f04f 0006 	mov.w	r0, #6
     542:	f04f 0103 	mov.w	r1, #3
     546:	f000 feb3 	bl	12b0 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_7, MSS_GPIO_INOUT_MODE);
     54a:	f04f 0007 	mov.w	r0, #7
     54e:	f04f 0103 	mov.w	r1, #3
     552:	f000 fead 	bl	12b0 <MSS_GPIO_config>

	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
     556:	f240 5494 	movw	r4, #1428	; 0x594
     55a:	f2c2 0400 	movt	r4, #8192	; 0x2000
     55e:	4620      	mov	r0, r4
     560:	f44f 5116 	mov.w	r1, #9600	; 0x2580
     564:	f04f 0203 	mov.w	r2, #3
     568:	f000 fdca 	bl	1100 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
     56c:	4620      	mov	r0, r4
     56e:	f640 41a1 	movw	r1, #3233	; 0xca1
     572:	f2c0 0100 	movt	r1, #0
     576:	f04f 0280 	mov.w	r2, #128	; 0x80
     57a:	f000 fd3f 	bl	ffc <MSS_UART_set_rx_handler>
     57e:	f04f 0101 	mov.w	r1, #1
     582:	9107      	str	r1, [sp, #28]
     584:	f04f 0200 	mov.w	r2, #0
     588:	9205      	str	r2, [sp, #20]
     58a:	9208      	str	r2, [sp, #32]
     58c:	9209      	str	r2, [sp, #36]	; 0x24
     58e:	9203      	str	r2, [sp, #12]
     590:	9206      	str	r2, [sp, #24]
     592:	9201      	str	r2, [sp, #4]
     594:	9202      	str	r2, [sp, #8]
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
    return GPIO->GPIO_IN;
     596:	f243 0300 	movw	r3, #12288	; 0x3000
     59a:	f2c4 0301 	movt	r3, #16385	; 0x4001
     59e:	9304      	str	r3, [sp, #16]
			else
			{
				LEFT_PWM = PERIOD*left_duty_cycle;
			}

			RIGHT_PWM = PERIOD*right_duty_cycle;
     5a0:	f24a 1420 	movw	r4, #41248	; 0xa120
     5a4:	f2c0 0407 	movt	r4, #7
     5a8:	940a      	str	r4, [sp, #40]	; 0x28
					current_error = 0;
				}
				else
				{
					//LEFT_PWM = PERIOD*(correction_duty);
					LEFT_PWM = ((*LEFT_MOTOR)/PERIOD + correction_duty)*PERIOD;
     5aa:	f648 35ad 	movw	r5, #35757	; 0x8bad
     5ae:	f6c6 05db 	movt	r5, #26843	; 0x68db
     5b2:	950b      	str	r5, [sp, #44]	; 0x2c
     5b4:	e001      	b.n	5ba <main+0xda>
	MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_INOUT_MODE);
	MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_INOUT_MODE);
	MSS_GPIO_config(MSS_GPIO_7, MSS_GPIO_INOUT_MODE);

	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
     5b6:	9301      	str	r3, [sp, #4]
     5b8:	9202      	str	r2, [sp, #8]
		printf("x_buff[7] = %d\r\n", rx_buff[7]);
		printf("mode: %d\r\n\n", mode);
*/
		// right_duty_cycle = RIGHT_DUTY/100.0;
		// left_duty_cycle = LEFT_DUTY/100.0;
		right_duty_cycle = RIGHT_DUTY;
     5ba:	f240 5354 	movw	r3, #1364	; 0x554
     5be:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5c2:	6818      	ldr	r0, [r3, #0]
		left_duty_cycle = LEFT_DUTY;
     5c4:	f240 5350 	movw	r3, #1360	; 0x550
     5c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5cc:	6819      	ldr	r1, [r3, #0]


		if(mode == 1)
     5ce:	f240 0314 	movw	r3, #20
     5d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5d6:	681b      	ldr	r3, [r3, #0]
     5d8:	2b01      	cmp	r3, #1
     5da:	f040 8108 	bne.w	7ee <main+0x30e>
		{
			if(left_duty_cycle == right_duty_cycle)
     5de:	4281      	cmp	r1, r0
     5e0:	f040 808d 	bne.w	6fe <main+0x21e>
			{
				if (prev_left_duty_cycle != prev_right_duty_cycle)
     5e4:	f8dd c020 	ldr.w	ip, [sp, #32]
     5e8:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
     5ec:	45f4      	cmp	ip, lr
     5ee:	bf1e      	ittt	ne
     5f0:	2200      	movne	r2, #0
     5f2:	9203      	strne	r2, [sp, #12]
     5f4:	9206      	strne	r2, [sp, #24]

				prev_left_encoder_val = left_encoder_val;
				prev_right_encoder_val = right_encoder_val;


				if(*ENCODERS == 1 || *ENCODERS == 3)
     5f6:	f240 0310 	movw	r3, #16
     5fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5fe:	681b      	ldr	r3, [r3, #0]
     600:	681b      	ldr	r3, [r3, #0]
     602:	2b03      	cmp	r3, #3
     604:	bf14      	ite	ne
     606:	2200      	movne	r2, #0
     608:	2201      	moveq	r2, #1
     60a:	2b01      	cmp	r3, #1
     60c:	bf08      	it	eq
     60e:	f042 0201 	orreq.w	r2, r2, #1
     612:	f1a3 0302 	sub.w	r3, r3, #2
     616:	2b01      	cmp	r3, #1
     618:	bf8c      	ite	hi
     61a:	2300      	movhi	r3, #0
     61c:	2301      	movls	r3, #1
					right_encoder_val = 1;
				else
					right_encoder_val = 0;

				// increment totals only when encoder is rotating
				if((prev_left_encoder_val == 0 && left_encoder_val == 1) || (prev_left_encoder_val == 1 && left_encoder_val == 0))
     61e:	9d02      	ldr	r5, [sp, #8]
     620:	2d00      	cmp	r5, #0
     622:	bf14      	ite	ne
     624:	2400      	movne	r4, #0
     626:	f002 0401 	andeq.w	r4, r2, #1
     62a:	b94c      	cbnz	r4, 640 <main+0x160>
     62c:	f1d2 0401 	rsbs	r4, r2, #1
     630:	bf38      	it	cc
     632:	2400      	movcc	r4, #0
     634:	2d01      	cmp	r5, #1
     636:	bf14      	ite	ne
     638:	2400      	movne	r4, #0
     63a:	f004 0401 	andeq.w	r4, r4, #1
     63e:	b124      	cbz	r4, 64a <main+0x16a>
				{
					left_wheel_tot += left_encoder_val;
     640:	f8dd c018 	ldr.w	ip, [sp, #24]
     644:	4494      	add	ip, r2
     646:	f8cd c018 	str.w	ip, [sp, #24]
				else
				{
					left_rotating = 0;
				}

				if((prev_right_encoder_val == 0 && right_encoder_val == 1) || (prev_right_encoder_val == 1 && right_encoder_val == 0))
     64a:	2b01      	cmp	r3, #1
     64c:	bf14      	ite	ne
     64e:	2400      	movne	r4, #0
     650:	2401      	moveq	r4, #1
     652:	f8dd e004 	ldr.w	lr, [sp, #4]
     656:	f1be 0f00 	cmp.w	lr, #0
     65a:	bf14      	ite	ne
     65c:	2400      	movne	r4, #0
     65e:	f004 0401 	andeq.w	r4, r4, #1
     662:	b954      	cbnz	r4, 67a <main+0x19a>
     664:	f1d3 0401 	rsbs	r4, r3, #1
     668:	bf38      	it	cc
     66a:	2400      	movcc	r4, #0
     66c:	f1be 0f01 	cmp.w	lr, #1
     670:	bf14      	ite	ne
     672:	2400      	movne	r4, #0
     674:	f004 0401 	andeq.w	r4, r4, #1
     678:	b114      	cbz	r4, 680 <main+0x1a0>
				{
					right_wheel_tot += right_encoder_val;
     67a:	9c03      	ldr	r4, [sp, #12]
     67c:	441c      	add	r4, r3
     67e:	9403      	str	r4, [sp, #12]
				else
				{
					right_rotating = 0;
				}

				if(RIGHT_DUTY == 0)
     680:	b919      	cbnz	r1, 68a <main+0x1aa>
     682:	f04f 0500 	mov.w	r5, #0
     686:	9505      	str	r5, [sp, #20]
     688:	e018      	b.n	6bc <main+0x1dc>
				}
				else
				{
					//percent_diff = (left_duty_cycle*100)/right_duty_cycle;
					previous_error = current_error;
					current_error = right_wheel_tot - left_wheel_tot;
     68a:	f8dd e00c 	ldr.w	lr, [sp, #12]
     68e:	9c06      	ldr	r4, [sp, #24]
     690:	ebc4 0c0e 	rsb	ip, r4, lr
					// only accumulate error when wheels are rotating
					if(left_rotating == 1 || right_rotating == 1)
						total_error += current_error;

					// PID calculations
					if(right_wheel_direction == 1)
     694:	f240 544c 	movw	r4, #1356	; 0x54c
     698:	f2c2 0400 	movt	r4, #8192	; 0x2000
     69c:	6824      	ldr	r4, [r4, #0]
     69e:	2c01      	cmp	r4, #1
						correction_duty = fwd_Kp*current_error + fwd_Ki*total_error + fwd_Kd*(current_error-previous_error);
     6a0:	bf02      	ittt	eq
     6a2:	f04f 0e06 	moveq.w	lr, #6
     6a6:	fb0e fe0c 	muleq.w	lr, lr, ip
     6aa:	f8cd e014 	streq.w	lr, [sp, #20]
					// only accumulate error when wheels are rotating
					if(left_rotating == 1 || right_rotating == 1)
						total_error += current_error;

					// PID calculations
					if(right_wheel_direction == 1)
     6ae:	d005      	beq.n	6bc <main+0x1dc>
						correction_duty = fwd_Kp*current_error + fwd_Ki*total_error + fwd_Kd*(current_error-previous_error);
					else if(right_wheel_direction == 2)
     6b0:	2c02      	cmp	r4, #2
						correction_duty = rev_Kp*current_error + rev_Ki*total_error + rev_Kd*(current_error-previous_error);
     6b2:	bf04      	itt	eq
     6b4:	ea4f 0c4c 	moveq.w	ip, ip, lsl #1
     6b8:	f8cd c014 	streq.w	ip, [sp, #20]
				}

				if(begin == 1)
     6bc:	9d07      	ldr	r5, [sp, #28]
     6be:	b14d      	cbz	r5, 6d4 <main+0x1f4>
				{
					// if(RIGHT_PWM == 0)
					// 	LEFT_PWM = PERIOD*left_duty_cycle;
					// else
					// 	LEFT_PWM = RIGHT_PWM*(1.25);
					LEFT_PWM = PERIOD*left_duty_cycle;
     6c0:	f241 3c88 	movw	ip, #5000	; 0x1388
     6c4:	fb0c fc01 	mul.w	ip, ip, r1
     6c8:	f04f 0400 	mov.w	r4, #0
     6cc:	9407      	str	r4, [sp, #28]
     6ce:	9403      	str	r4, [sp, #12]
     6d0:	9406      	str	r4, [sp, #24]
     6d2:	e01a      	b.n	70a <main+0x22a>
					current_error = 0;
				}
				else
				{
					//LEFT_PWM = PERIOD*(correction_duty);
					LEFT_PWM = ((*LEFT_MOTOR)/PERIOD + correction_duty)*PERIOD;
     6d4:	f240 0424 	movw	r4, #36	; 0x24
     6d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
     6dc:	6824      	ldr	r4, [r4, #0]
     6de:	6824      	ldr	r4, [r4, #0]
     6e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
     6e2:	fb85 5c04 	smull	r5, ip, r5, r4
     6e6:	ea4f 74e4 	mov.w	r4, r4, asr #31
     6ea:	ebc4 2cec 	rsb	ip, r4, ip, asr #11
     6ee:	f8dd e014 	ldr.w	lr, [sp, #20]
     6f2:	44f4      	add	ip, lr
     6f4:	f241 3e88 	movw	lr, #5000	; 0x1388
     6f8:	fb0e fc0c 	mul.w	ip, lr, ip
     6fc:	e005      	b.n	70a <main+0x22a>
					//LEFT_PWM = RIGHT_PWM*(percent_diff*1.25);
				}
			}
			else
			{
				LEFT_PWM = PERIOD*left_duty_cycle;
     6fe:	f241 3c88 	movw	ip, #5000	; 0x1388
     702:	fb0c fc01 	mul.w	ip, ip, r1
     706:	9b01      	ldr	r3, [sp, #4]
     708:	9a02      	ldr	r2, [sp, #8]
			if(LEFT_PWM > MAX_PWM)
				LEFT_PWM = MAX_PWM;
			else if(LEFT_PWM < 0)
				LEFT_PWM = 0;

			if(right_wheel_direction == 1)
     70a:	f240 544c 	movw	r4, #1356	; 0x54c
     70e:	f2c2 0400 	movt	r4, #8192	; 0x2000
     712:	6824      	ldr	r4, [r4, #0]
     714:	2c01      	cmp	r4, #1
     716:	d116      	bne.n	746 <main+0x266>
			{
				*RIGHT_MOTOR = 0;
     718:	f240 040c 	movw	r4, #12
     71c:	f2c2 0400 	movt	r4, #8192	; 0x2000
     720:	6824      	ldr	r4, [r4, #0]
     722:	f04f 0500 	mov.w	r5, #0
     726:	6025      	str	r5, [r4, #0]
				*LEFT_MOTOR = 0;
     728:	f240 0424 	movw	r4, #36	; 0x24
     72c:	f2c2 0400 	movt	r4, #8192	; 0x2000
     730:	6824      	ldr	r4, [r4, #0]
     732:	6025      	str	r5, [r4, #0]
				*MOTOR_INPUTS = 0x5;
     734:	f240 0418 	movw	r4, #24
     738:	f2c2 0400 	movt	r4, #8192	; 0x2000
     73c:	6824      	ldr	r4, [r4, #0]
     73e:	f04f 0505 	mov.w	r5, #5
     742:	6025      	str	r5, [r4, #0]
     744:	e031      	b.n	7aa <main+0x2ca>
			}
			else if(right_wheel_direction == 2)
     746:	2c02      	cmp	r4, #2
     748:	d116      	bne.n	778 <main+0x298>
			{
				*RIGHT_MOTOR = 0;
     74a:	f240 040c 	movw	r4, #12
     74e:	f2c2 0400 	movt	r4, #8192	; 0x2000
     752:	6824      	ldr	r4, [r4, #0]
     754:	f04f 0500 	mov.w	r5, #0
     758:	6025      	str	r5, [r4, #0]
				*LEFT_MOTOR = 0;
     75a:	f240 0424 	movw	r4, #36	; 0x24
     75e:	f2c2 0400 	movt	r4, #8192	; 0x2000
     762:	6824      	ldr	r4, [r4, #0]
     764:	6025      	str	r5, [r4, #0]
				*MOTOR_INPUTS = 0xa;
     766:	f240 0418 	movw	r4, #24
     76a:	f2c2 0400 	movt	r4, #8192	; 0x2000
     76e:	6824      	ldr	r4, [r4, #0]
     770:	f04f 050a 	mov.w	r5, #10
     774:	6025      	str	r5, [r4, #0]
     776:	e018      	b.n	7aa <main+0x2ca>
				total_error = 0;
				current_error = 0;

				LEFT_PWM = 0;
				RIGHT_PWM = 0;
				*MOTOR_INPUTS = 0x0;
     778:	f240 0418 	movw	r4, #24
     77c:	f2c2 0400 	movt	r4, #8192	; 0x2000
     780:	6824      	ldr	r4, [r4, #0]
     782:	f04f 0500 	mov.w	r5, #0
     786:	6025      	str	r5, [r4, #0]
			}

			*RIGHT_MOTOR = RIGHT_PWM;
     788:	f240 040c 	movw	r4, #12
     78c:	f2c2 0400 	movt	r4, #8192	; 0x2000
     790:	6825      	ldr	r5, [r4, #0]
     792:	f04f 0400 	mov.w	r4, #0
     796:	602c      	str	r4, [r5, #0]
			*LEFT_MOTOR = LEFT_PWM;
     798:	f240 0524 	movw	r5, #36	; 0x24
     79c:	f2c2 0500 	movt	r5, #8192	; 0x2000
     7a0:	682d      	ldr	r5, [r5, #0]
     7a2:	602c      	str	r4, [r5, #0]
     7a4:	9403      	str	r4, [sp, #12]
     7a6:	9406      	str	r4, [sp, #24]
     7a8:	e01b      	b.n	7e2 <main+0x302>
			else
			{
				LEFT_PWM = PERIOD*left_duty_cycle;
			}

			RIGHT_PWM = PERIOD*right_duty_cycle;
     7aa:	f241 3588 	movw	r5, #5000	; 0x1388
     7ae:	fb05 f500 	mul.w	r5, r5, r0
     7b2:	ea2c 7cec 	bic.w	ip, ip, ip, asr #31
     7b6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
     7b8:	45b4      	cmp	ip, r6
     7ba:	bfb8      	it	lt
     7bc:	4666      	movlt	r6, ip
				LEFT_PWM = 0;
				RIGHT_PWM = 0;
				*MOTOR_INPUTS = 0x0;
			}

			*RIGHT_MOTOR = RIGHT_PWM;
     7be:	f240 040c 	movw	r4, #12
     7c2:	f2c2 0400 	movt	r4, #8192	; 0x2000
     7c6:	6824      	ldr	r4, [r4, #0]
     7c8:	6025      	str	r5, [r4, #0]
			*LEFT_MOTOR = LEFT_PWM;
     7ca:	f240 0424 	movw	r4, #36	; 0x24
     7ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
     7d2:	6824      	ldr	r4, [r4, #0]
     7d4:	6026      	str	r6, [r4, #0]
//			printf("left_pwm = %d\r\n", LEFT_PWM);
//			printf("right_pwm = %d\r\n", RIGHT_PWM);
			// *LEFT_MOTOR = PERIOD*(LEFT_DUTY/100.0);
			// *RIGHT_MOTOR = PERIOD*(RIGHT_DUTY/100.0);

			if(LEFT_PWM == 0 && RIGHT_PWM == 0)
     7d6:	432e      	orrs	r6, r5
	MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_INOUT_MODE);
	MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_INOUT_MODE);
	MSS_GPIO_config(MSS_GPIO_7, MSS_GPIO_INOUT_MODE);

	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
     7d8:	bf1c      	itt	ne
     7da:	9108      	strne	r1, [sp, #32]
     7dc:	9009      	strne	r0, [sp, #36]	; 0x24
//			printf("left_pwm = %d\r\n", LEFT_PWM);
//			printf("right_pwm = %d\r\n", RIGHT_PWM);
			// *LEFT_MOTOR = PERIOD*(LEFT_DUTY/100.0);
			// *RIGHT_MOTOR = PERIOD*(RIGHT_DUTY/100.0);

			if(LEFT_PWM == 0 && RIGHT_PWM == 0)
     7de:	f47f aeea 	bne.w	5b6 <main+0xd6>
     7e2:	9108      	str	r1, [sp, #32]
     7e4:	9009      	str	r0, [sp, #36]	; 0x24
     7e6:	f04f 0101 	mov.w	r1, #1
     7ea:	9107      	str	r1, [sp, #28]
     7ec:	e6e3      	b.n	5b6 <main+0xd6>
			{
				left_wheel_tot -= reset_value;
				right_wheel_tot -= reset_value;
			}*/
		}
		else if (mode == 0)
     7ee:	2b00      	cmp	r3, #0
     7f0:	f040 8245 	bne.w	c7e <main+0x79e>
		{

			*MOTOR_INPUTS = 0xA;
     7f4:	f240 0318 	movw	r3, #24
     7f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7fc:	681b      	ldr	r3, [r3, #0]
     7fe:	f04f 020a 	mov.w	r2, #10
     802:	601a      	str	r2, [r3, #0]
     804:	f04f 0500 	mov.w	r5, #0
			//while(mode == 0)
			{
				while(counter <= 500)
				{
					MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     808:	462e      	mov	r6, r5
     80a:	f04f 0401 	mov.w	r4, #1
					MSS_GPIO_drive_inout(MSS_GPIO_1, MSS_GPIO_DRIVE_HIGH);
					MSS_GPIO_drive_inout(MSS_GPIO_2, MSS_GPIO_DRIVE_HIGH);
     80e:	f04f 0702 	mov.w	r7, #2
					MSS_GPIO_drive_inout(MSS_GPIO_3, MSS_GPIO_DRIVE_HIGH);
     812:	f04f 0803 	mov.w	r8, #3
					MSS_GPIO_drive_inout(MSS_GPIO_4, MSS_GPIO_DRIVE_HIGH);
     816:	f04f 0a04 	mov.w	sl, #4
					MSS_GPIO_drive_inout(MSS_GPIO_5, MSS_GPIO_DRIVE_HIGH);
     81a:	f04f 0905 	mov.w	r9, #5
					MSS_GPIO_drive_inout(MSS_GPIO_6, MSS_GPIO_DRIVE_HIGH);
     81e:	f04f 0b06 	mov.w	fp, #6
			*MOTOR_INPUTS = 0xA;
			//while(mode == 0)
			{
				while(counter <= 500)
				{
					MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     822:	4630      	mov	r0, r6
     824:	4621      	mov	r1, r4
     826:	f000 fd4f 	bl	12c8 <MSS_GPIO_drive_inout>
					MSS_GPIO_drive_inout(MSS_GPIO_1, MSS_GPIO_DRIVE_HIGH);
     82a:	4620      	mov	r0, r4
     82c:	4621      	mov	r1, r4
     82e:	f000 fd4b 	bl	12c8 <MSS_GPIO_drive_inout>
					MSS_GPIO_drive_inout(MSS_GPIO_2, MSS_GPIO_DRIVE_HIGH);
     832:	4638      	mov	r0, r7
     834:	4621      	mov	r1, r4
     836:	f000 fd47 	bl	12c8 <MSS_GPIO_drive_inout>
					MSS_GPIO_drive_inout(MSS_GPIO_3, MSS_GPIO_DRIVE_HIGH);
     83a:	4640      	mov	r0, r8
     83c:	4621      	mov	r1, r4
     83e:	f000 fd43 	bl	12c8 <MSS_GPIO_drive_inout>
					MSS_GPIO_drive_inout(MSS_GPIO_4, MSS_GPIO_DRIVE_HIGH);
     842:	4650      	mov	r0, sl
     844:	4621      	mov	r1, r4
     846:	f000 fd3f 	bl	12c8 <MSS_GPIO_drive_inout>
					MSS_GPIO_drive_inout(MSS_GPIO_5, MSS_GPIO_DRIVE_HIGH);
     84a:	4648      	mov	r0, r9
     84c:	4621      	mov	r1, r4
     84e:	f000 fd3b 	bl	12c8 <MSS_GPIO_drive_inout>
					MSS_GPIO_drive_inout(MSS_GPIO_6, MSS_GPIO_DRIVE_HIGH);
     852:	4658      	mov	r0, fp
     854:	4621      	mov	r1, r4
     856:	f000 fd37 	bl	12c8 <MSS_GPIO_drive_inout>
					MSS_GPIO_drive_inout(MSS_GPIO_7, MSS_GPIO_DRIVE_HIGH);
     85a:	f04f 0007 	mov.w	r0, #7
     85e:	4621      	mov	r1, r4
     860:	f000 fd32 	bl	12c8 <MSS_GPIO_drive_inout>
					counter = counter + 1;
     864:	f105 0501 	add.w	r5, r5, #1
		{

			*MOTOR_INPUTS = 0xA;
			//while(mode == 0)
			{
				while(counter <= 500)
     868:	f240 12f5 	movw	r2, #501	; 0x1f5
     86c:	4295      	cmp	r5, r2
     86e:	d1d8      	bne.n	822 <main+0x342>
					MSS_GPIO_drive_inout(MSS_GPIO_6, MSS_GPIO_DRIVE_HIGH);
					MSS_GPIO_drive_inout(MSS_GPIO_7, MSS_GPIO_DRIVE_HIGH);
					counter = counter + 1;
				}

				MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
     870:	f04f 0000 	mov.w	r0, #0
     874:	f04f 0102 	mov.w	r1, #2
     878:	f000 fd26 	bl	12c8 <MSS_GPIO_drive_inout>
				MSS_GPIO_drive_inout(MSS_GPIO_1, MSS_GPIO_HIGH_Z);
     87c:	f04f 0001 	mov.w	r0, #1
     880:	f04f 0102 	mov.w	r1, #2
     884:	f000 fd20 	bl	12c8 <MSS_GPIO_drive_inout>
				MSS_GPIO_drive_inout(MSS_GPIO_2, MSS_GPIO_HIGH_Z);
     888:	f04f 0002 	mov.w	r0, #2
     88c:	4601      	mov	r1, r0
     88e:	f000 fd1b 	bl	12c8 <MSS_GPIO_drive_inout>
				MSS_GPIO_drive_inout(MSS_GPIO_3, MSS_GPIO_HIGH_Z);
     892:	f04f 0003 	mov.w	r0, #3
     896:	f04f 0102 	mov.w	r1, #2
     89a:	f000 fd15 	bl	12c8 <MSS_GPIO_drive_inout>
				MSS_GPIO_drive_inout(MSS_GPIO_4, MSS_GPIO_HIGH_Z);
     89e:	f04f 0004 	mov.w	r0, #4
     8a2:	f04f 0102 	mov.w	r1, #2
     8a6:	f000 fd0f 	bl	12c8 <MSS_GPIO_drive_inout>
				MSS_GPIO_drive_inout(MSS_GPIO_5, MSS_GPIO_HIGH_Z);
     8aa:	f04f 0005 	mov.w	r0, #5
     8ae:	f04f 0102 	mov.w	r1, #2
     8b2:	f000 fd09 	bl	12c8 <MSS_GPIO_drive_inout>
				MSS_GPIO_drive_inout(MSS_GPIO_6, MSS_GPIO_HIGH_Z);
     8b6:	f04f 0006 	mov.w	r0, #6
     8ba:	f04f 0102 	mov.w	r1, #2
     8be:	f000 fd03 	bl	12c8 <MSS_GPIO_drive_inout>
				MSS_GPIO_drive_inout(MSS_GPIO_7, MSS_GPIO_HIGH_Z);
     8c2:	f04f 0007 	mov.w	r0, #7
     8c6:	f04f 0102 	mov.w	r1, #2
     8ca:	f000 fcfd 	bl	12c8 <MSS_GPIO_drive_inout>
     8ce:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
     8d2:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
     8d6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
     8d8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
     8da:	9810      	ldr	r0, [sp, #64]	; 0x40
     8dc:	9911      	ldr	r1, [sp, #68]	; 0x44
     8de:	9a12      	ldr	r2, [sp, #72]	; 0x48
     8e0:	9c13      	ldr	r4, [sp, #76]	; 0x4c

				while(counter <= 10000)
     8e2:	f242 7811 	movw	r8, #10001	; 0x2711
     8e6:	4692      	mov	sl, r2
     8e8:	9a04      	ldr	r2, [sp, #16]
     8ea:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
				{
					gpio_inputs = MSS_GPIO_get_inputs();
					if (gpio_inputs & 0x1) count[0] = count[0] + 1;
     8ee:	f013 0f01 	tst.w	r3, #1
     8f2:	bf18      	it	ne
     8f4:	f10e 0e01 	addne.w	lr, lr, #1
					if (gpio_inputs & 0x2) count[1] = count[1] + 1;
     8f8:	f013 0f02 	tst.w	r3, #2
     8fc:	bf18      	it	ne
     8fe:	f10c 0c01 	addne.w	ip, ip, #1
					if (gpio_inputs & 0x4) count[2] = count[2] + 1;
     902:	f013 0f04 	tst.w	r3, #4
     906:	bf18      	it	ne
     908:	3701      	addne	r7, #1
					if (gpio_inputs & 0x8) count[3] = count[3] + 1;
     90a:	f013 0f08 	tst.w	r3, #8
     90e:	bf18      	it	ne
     910:	3601      	addne	r6, #1
					if (gpio_inputs & 0x10) count[4] = count[4] + 1;
     912:	f013 0f10 	tst.w	r3, #16
     916:	bf18      	it	ne
     918:	3001      	addne	r0, #1
					if (gpio_inputs & 0x20) count[5] = count[5] + 1;
     91a:	f013 0f20 	tst.w	r3, #32
     91e:	bf18      	it	ne
     920:	3101      	addne	r1, #1
					if (gpio_inputs & 0x40) count[6] = count[6] + 1;
     922:	f013 0f40 	tst.w	r3, #64	; 0x40
     926:	bf18      	it	ne
     928:	f10a 0a01 	addne.w	sl, sl, #1
					if (gpio_inputs & 0x80) count[7] = count[7] + 1;
     92c:	f013 0f80 	tst.w	r3, #128	; 0x80
     930:	bf18      	it	ne
     932:	3401      	addne	r4, #1
					counter = counter + 1;
     934:	f105 0501 	add.w	r5, r5, #1
				MSS_GPIO_drive_inout(MSS_GPIO_4, MSS_GPIO_HIGH_Z);
				MSS_GPIO_drive_inout(MSS_GPIO_5, MSS_GPIO_HIGH_Z);
				MSS_GPIO_drive_inout(MSS_GPIO_6, MSS_GPIO_HIGH_Z);
				MSS_GPIO_drive_inout(MSS_GPIO_7, MSS_GPIO_HIGH_Z);

				while(counter <= 10000)
     938:	4545      	cmp	r5, r8
     93a:	d1d6      	bne.n	8ea <main+0x40a>
     93c:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
     940:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
     944:	970e      	str	r7, [sp, #56]	; 0x38
     946:	960f      	str	r6, [sp, #60]	; 0x3c
     948:	9010      	str	r0, [sp, #64]	; 0x40
     94a:	9111      	str	r1, [sp, #68]	; 0x44
     94c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
     950:	9413      	str	r4, [sp, #76]	; 0x4c
					if (gpio_inputs & 0x40) count[6] = count[6] + 1;
					if (gpio_inputs & 0x80) count[7] = count[7] + 1;
					counter = counter + 1;
				}

				if(right_wheel_direction == 1)
     952:	f240 534c 	movw	r3, #1356	; 0x54c
     956:	f2c2 0300 	movt	r3, #8192	; 0x2000
     95a:	681b      	ldr	r3, [r3, #0]
     95c:	2b01      	cmp	r3, #1
     95e:	f040 813b 	bne.w	bd8 <main+0x6f8>
				{
					if(1500<count[4])
     962:	f240 52dc 	movw	r2, #1500	; 0x5dc
     966:	4290      	cmp	r0, r2
     968:	d945      	bls.n	9f6 <main+0x516>
					{
						if((480<count[3]) && (count[3] < 600)&& (480<count[5]) && (count[5] < 600))
     96a:	4632      	mov	r2, r6
     96c:	f5a6 73f0 	sub.w	r3, r6, #480	; 0x1e0
     970:	f103 33ff 	add.w	r3, r3, #4294967295
     974:	2b76      	cmp	r3, #118	; 0x76
     976:	d816      	bhi.n	9a6 <main+0x4c6>
     978:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
     97c:	d913      	bls.n	9a6 <main+0x4c6>
     97e:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
     982:	d210      	bcs.n	9a6 <main+0x4c6>
						{
							*LEFT_MOTOR = 0.23 * LINE_PERIOD;
     984:	f240 0324 	movw	r3, #36	; 0x24
     988:	f2c2 0300 	movt	r3, #8192	; 0x2000
     98c:	681a      	ldr	r2, [r3, #0]
     98e:	f64d 4348 	movw	r3, #56392	; 0xdc48
     992:	f2c0 0303 	movt	r3, #3
     996:	6013      	str	r3, [r2, #0]
							*RIGHT_MOTOR = 0.23 * LINE_PERIOD;
     998:	f240 020c 	movw	r2, #12
     99c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     9a0:	6812      	ldr	r2, [r2, #0]
     9a2:	6013      	str	r3, [r2, #0]

				if(right_wheel_direction == 1)
				{
					if(1500<count[4])
					{
						if((480<count[3]) && (count[3] < 600)&& (480<count[5]) && (count[5] < 600))
     9a4:	e126      	b.n	bf4 <main+0x714>
						{
							*LEFT_MOTOR = 0.23 * LINE_PERIOD;
							*RIGHT_MOTOR = 0.23 * LINE_PERIOD;
						}
						else if(count[3] > count[5])
     9a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
     9a8:	429a      	cmp	r2, r3
						{
							*LEFT_MOTOR = 0.21 * LINE_PERIOD;
     9aa:	f240 0324 	movw	r3, #36	; 0x24
     9ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b2:	681a      	ldr	r2, [r3, #0]
						if((480<count[3]) && (count[3] < 600)&& (480<count[5]) && (count[5] < 600))
						{
							*LEFT_MOTOR = 0.23 * LINE_PERIOD;
							*RIGHT_MOTOR = 0.23 * LINE_PERIOD;
						}
						else if(count[3] > count[5])
     9b4:	d90f      	bls.n	9d6 <main+0x4f6>
						{
							*LEFT_MOTOR = 0.21 * LINE_PERIOD;
     9b6:	f248 6358 	movw	r3, #34392	; 0x8658
     9ba:	f2c0 0303 	movt	r3, #3
     9be:	6013      	str	r3, [r2, #0]
							*RIGHT_MOTOR = 0.23 * LINE_PERIOD;
     9c0:	f240 030c 	movw	r3, #12
     9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9c8:	681a      	ldr	r2, [r3, #0]
     9ca:	f64d 4348 	movw	r3, #56392	; 0xdc48
     9ce:	f2c0 0303 	movt	r3, #3
     9d2:	6013      	str	r3, [r2, #0]
     9d4:	e10e      	b.n	bf4 <main+0x714>
						}
						else
						{
							*LEFT_MOTOR = 0.23 * LINE_PERIOD;
     9d6:	f64d 4348 	movw	r3, #56392	; 0xdc48
     9da:	f2c0 0303 	movt	r3, #3
     9de:	6013      	str	r3, [r2, #0]
							*RIGHT_MOTOR = 0.21 * LINE_PERIOD;
     9e0:	f240 030c 	movw	r3, #12
     9e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9e8:	681a      	ldr	r2, [r3, #0]
     9ea:	f248 6358 	movw	r3, #34392	; 0x8658
     9ee:	f2c0 0303 	movt	r3, #3
     9f2:	6013      	str	r3, [r2, #0]
     9f4:	e0fe      	b.n	bf4 <main+0x714>
						}

					}
					else if((1000<count[4]) && (count[4] <1500)) //slightly left
     9f6:	f5a0 737a 	sub.w	r3, r0, #1000	; 0x3e8
     9fa:	f103 33ff 	add.w	r3, r3, #4294967295
     9fe:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
						}
					}
					else
					{
						int i = 0;
						max = count[0];
     a02:	bf82      	ittt	hi
     a04:	980c      	ldrhi	r0, [sp, #48]	; 0x30
     a06:	2301      	movhi	r3, #1
     a08:	2200      	movhi	r2, #0
							*LEFT_MOTOR = 0.23 * LINE_PERIOD;
							*RIGHT_MOTOR = 0.21 * LINE_PERIOD;
						}

					}
					else if((1000<count[4]) && (count[4] <1500)) //slightly left
     a0a:	d828      	bhi.n	a5e <main+0x57e>
					{
						if(count[3] > count[5])
     a0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
     a0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
     a10:	429a      	cmp	r2, r3
						{
							*LEFT_MOTOR = 0.19 * LINE_PERIOD;
     a12:	f240 0324 	movw	r3, #36	; 0x24
     a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a1a:	681a      	ldr	r2, [r3, #0]
						}

					}
					else if((1000<count[4]) && (count[4] <1500)) //slightly left
					{
						if(count[3] > count[5])
     a1c:	d90f      	bls.n	a3e <main+0x55e>
						{
							*LEFT_MOTOR = 0.19 * LINE_PERIOD;
     a1e:	f243 0368 	movw	r3, #12392	; 0x3068
     a22:	f2c0 0303 	movt	r3, #3
     a26:	6013      	str	r3, [r2, #0]
							*RIGHT_MOTOR = 0.23 * LINE_PERIOD;
     a28:	f240 030c 	movw	r3, #12
     a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a30:	681a      	ldr	r2, [r3, #0]
     a32:	f64d 4348 	movw	r3, #56392	; 0xdc48
     a36:	f2c0 0303 	movt	r3, #3
     a3a:	6013      	str	r3, [r2, #0]
     a3c:	e0da      	b.n	bf4 <main+0x714>
						}
						else
						{
							*LEFT_MOTOR = 0.23 * LINE_PERIOD;
     a3e:	f64d 4348 	movw	r3, #56392	; 0xdc48
     a42:	f2c0 0303 	movt	r3, #3
     a46:	6013      	str	r3, [r2, #0]
							*RIGHT_MOTOR = 0.19 * LINE_PERIOD;
     a48:	f240 030c 	movw	r3, #12
     a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a50:	681a      	ldr	r2, [r3, #0]
     a52:	f243 0368 	movw	r3, #12392	; 0x3068
     a56:	f2c0 0303 	movt	r3, #3
     a5a:	6013      	str	r3, [r2, #0]
     a5c:	e0ca      	b.n	bf4 <main+0x714>
						int i = 0;
						max = count[0];
						max_index = 0;
						for(i = 1; i < 7; i++)
						{
							if(count[i] > max)
     a5e:	ad0c      	add	r5, sp, #48	; 0x30
     a60:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
     a64:	4281      	cmp	r1, r0
							{
								max = count[i];
     a66:	bf84      	itt	hi
     a68:	4608      	movhi	r0, r1
     a6a:	461a      	movhi	r2, r3
					else
					{
						int i = 0;
						max = count[0];
						max_index = 0;
						for(i = 1; i < 7; i++)
     a6c:	f103 0301 	add.w	r3, r3, #1
     a70:	2b07      	cmp	r3, #7
     a72:	d1f4      	bne.n	a5e <main+0x57e>
							{
								max = count[i];
								max_index = i;
							}
						}
						if (max < 500)
     a74:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
     a78:	da0e      	bge.n	a98 <main+0x5b8>
						{
							*LEFT_MOTOR = 0;
     a7a:	f240 0324 	movw	r3, #36	; 0x24
     a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a82:	681b      	ldr	r3, [r3, #0]
     a84:	f04f 0200 	mov.w	r2, #0
     a88:	601a      	str	r2, [r3, #0]
							*RIGHT_MOTOR = 0;
     a8a:	f240 030c 	movw	r3, #12
     a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a92:	681b      	ldr	r3, [r3, #0]
     a94:	601a      	str	r2, [r3, #0]
     a96:	e0ad      	b.n	bf4 <main+0x714>
						}
						else
						{
							if(max_index == 3)
     a98:	2a03      	cmp	r2, #3
     a9a:	d114      	bne.n	ac6 <main+0x5e6>
							{
								*LEFT_MOTOR = 0.19 * LINE_PERIOD;
     a9c:	f240 0324 	movw	r3, #36	; 0x24
     aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aa4:	6819      	ldr	r1, [r3, #0]
     aa6:	f243 0368 	movw	r3, #12392	; 0x3068
     aaa:	f2c0 0303 	movt	r3, #3
     aae:	600b      	str	r3, [r1, #0]
								*RIGHT_MOTOR = 0.3 * LINE_PERIOD;
     ab0:	f240 030c 	movw	r3, #12
     ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ab8:	6819      	ldr	r1, [r3, #0]
     aba:	f640 1310 	movw	r3, #2320	; 0x910
     abe:	f2c0 0305 	movt	r3, #5
     ac2:	600b      	str	r3, [r1, #0]
     ac4:	e02d      	b.n	b22 <main+0x642>
							}
							if(max_index == 2)
     ac6:	2a02      	cmp	r2, #2
     ac8:	d114      	bne.n	af4 <main+0x614>
							{
								*LEFT_MOTOR = 0.15 * LINE_PERIOD;
     aca:	f240 0324 	movw	r3, #36	; 0x24
     ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ad2:	6819      	ldr	r1, [r3, #0]
     ad4:	f248 4388 	movw	r3, #33928	; 0x8488
     ad8:	f2c0 0302 	movt	r3, #2
     adc:	600b      	str	r3, [r1, #0]
								*RIGHT_MOTOR = 0.35 * LINE_PERIOD;
     ade:	f240 030c 	movw	r3, #12
     ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae6:	6819      	ldr	r1, [r3, #0]
     ae8:	f64d 73e8 	movw	r3, #57320	; 0xdfe8
     aec:	f2c0 0305 	movt	r3, #5
     af0:	600b      	str	r3, [r1, #0]
     af2:	e02c      	b.n	b4e <main+0x66e>
							}
							if(max_index == 1)
     af4:	2a01      	cmp	r2, #1
     af6:	d114      	bne.n	b22 <main+0x642>
							{
								*LEFT_MOTOR = 0.11 * LINE_PERIOD;
     af8:	f240 0324 	movw	r3, #36	; 0x24
     afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b00:	6819      	ldr	r1, [r3, #0]
     b02:	f64d 03a8 	movw	r3, #55464	; 0xd8a8
     b06:	f2c0 0301 	movt	r3, #1
     b0a:	600b      	str	r3, [r1, #0]
								*RIGHT_MOTOR = 0.35 * LINE_PERIOD;
     b0c:	f240 030c 	movw	r3, #12
     b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b14:	6819      	ldr	r1, [r3, #0]
     b16:	f64d 73e8 	movw	r3, #57320	; 0xdfe8
     b1a:	f2c0 0305 	movt	r3, #5
     b1e:	600b      	str	r3, [r1, #0]
     b20:	e02c      	b.n	b7c <main+0x69c>
							}
							if(max_index == 0)
     b22:	b9a2      	cbnz	r2, b4e <main+0x66e>
							{
								*LEFT_MOTOR = 0.07 * LINE_PERIOD;
     b24:	f240 0324 	movw	r3, #36	; 0x24
     b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b2c:	6819      	ldr	r1, [r3, #0]
     b2e:	f642 43c8 	movw	r3, #11464	; 0x2cc8
     b32:	f2c0 0301 	movt	r3, #1
     b36:	600b      	str	r3, [r1, #0]
								*RIGHT_MOTOR = 0.35 * LINE_PERIOD;
     b38:	f240 030c 	movw	r3, #12
     b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b40:	6819      	ldr	r1, [r3, #0]
     b42:	f64d 73e8 	movw	r3, #57320	; 0xdfe8
     b46:	f2c0 0305 	movt	r3, #5
     b4a:	600b      	str	r3, [r1, #0]
     b4c:	e02d      	b.n	baa <main+0x6ca>
							}
							if(max_index == 5)
     b4e:	2a05      	cmp	r2, #5
     b50:	d114      	bne.n	b7c <main+0x69c>
							{
								*LEFT_MOTOR = 0.3 * LINE_PERIOD;
     b52:	f240 0324 	movw	r3, #36	; 0x24
     b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b5a:	681a      	ldr	r2, [r3, #0]
     b5c:	f640 1310 	movw	r3, #2320	; 0x910
     b60:	f2c0 0305 	movt	r3, #5
     b64:	6013      	str	r3, [r2, #0]
								*RIGHT_MOTOR = 0.16 * LINE_PERIOD;
     b66:	f240 030c 	movw	r3, #12
     b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b6e:	681a      	ldr	r2, [r3, #0]
     b70:	f64a 7380 	movw	r3, #44928	; 0xaf80
     b74:	f2c0 0302 	movt	r3, #2
     b78:	6013      	str	r3, [r2, #0]
     b7a:	e03b      	b.n	bf4 <main+0x714>
							}
							if(max_index == 6)
     b7c:	2a06      	cmp	r2, #6
     b7e:	d114      	bne.n	baa <main+0x6ca>
							{
								*LEFT_MOTOR = 0.35 * LINE_PERIOD;
     b80:	f240 0324 	movw	r3, #36	; 0x24
     b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b88:	681a      	ldr	r2, [r3, #0]
     b8a:	f64d 73e8 	movw	r3, #57320	; 0xdfe8
     b8e:	f2c0 0305 	movt	r3, #5
     b92:	6013      	str	r3, [r2, #0]
								*RIGHT_MOTOR = 0.12 * LINE_PERIOD;
     b94:	f240 030c 	movw	r3, #12
     b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b9c:	681a      	ldr	r2, [r3, #0]
     b9e:	f240 33a0 	movw	r3, #928	; 0x3a0
     ba2:	f2c0 0302 	movt	r3, #2
     ba6:	6013      	str	r3, [r2, #0]
     ba8:	e024      	b.n	bf4 <main+0x714>
							}
							if(max_index == 7)
     baa:	2a07      	cmp	r2, #7
     bac:	d122      	bne.n	bf4 <main+0x714>
							{
								*LEFT_MOTOR = 0.35 * LINE_PERIOD;
     bae:	f240 0324 	movw	r3, #36	; 0x24
     bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bb6:	681a      	ldr	r2, [r3, #0]
     bb8:	f64d 73e8 	movw	r3, #57320	; 0xdfe8
     bbc:	f2c0 0305 	movt	r3, #5
     bc0:	6013      	str	r3, [r2, #0]
								*RIGHT_MOTOR = 0.07* LINE_PERIOD;
     bc2:	f240 030c 	movw	r3, #12
     bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bca:	681a      	ldr	r2, [r3, #0]
     bcc:	f642 43c8 	movw	r3, #11464	; 0x2cc8
     bd0:	f2c0 0301 	movt	r3, #1
     bd4:	6013      	str	r3, [r2, #0]
     bd6:	e00d      	b.n	bf4 <main+0x714>
						}
					}
				}
				else
				{
					*LEFT_MOTOR = 0;
     bd8:	f240 0324 	movw	r3, #36	; 0x24
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	681b      	ldr	r3, [r3, #0]
     be2:	f04f 0200 	mov.w	r2, #0
     be6:	601a      	str	r2, [r3, #0]
					*RIGHT_MOTOR = 0;
     be8:	f240 030c 	movw	r3, #12
     bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bf0:	681b      	ldr	r3, [r3, #0]
     bf2:	601a      	str	r2, [r3, #0]
				}

				printf("count0: %u\r\n", (unsigned)count[0]);
     bf4:	f647 0000 	movw	r0, #30720	; 0x7800
     bf8:	f2c0 0000 	movt	r0, #0
     bfc:	990c      	ldr	r1, [sp, #48]	; 0x30
     bfe:	f000 fcd9 	bl	15b4 <printf>
				printf("count1: %u\r\n", (unsigned)count[1]);
     c02:	f647 0010 	movw	r0, #30736	; 0x7810
     c06:	f2c0 0000 	movt	r0, #0
     c0a:	990d      	ldr	r1, [sp, #52]	; 0x34
     c0c:	f000 fcd2 	bl	15b4 <printf>
				printf("count2: %u\r\n", (unsigned)count[2]);
     c10:	f647 0020 	movw	r0, #30752	; 0x7820
     c14:	f2c0 0000 	movt	r0, #0
     c18:	990e      	ldr	r1, [sp, #56]	; 0x38
     c1a:	f000 fccb 	bl	15b4 <printf>
				printf("count3: %u\r\n", (unsigned)count[3]);
     c1e:	f647 0030 	movw	r0, #30768	; 0x7830
     c22:	f2c0 0000 	movt	r0, #0
     c26:	990f      	ldr	r1, [sp, #60]	; 0x3c
     c28:	f000 fcc4 	bl	15b4 <printf>
				printf("count4: %u\r\n", (unsigned)count[4]);
     c2c:	f647 0040 	movw	r0, #30784	; 0x7840
     c30:	f2c0 0000 	movt	r0, #0
     c34:	9910      	ldr	r1, [sp, #64]	; 0x40
     c36:	f000 fcbd 	bl	15b4 <printf>
				printf("count5: %u\r\n", (unsigned)count[5]);
     c3a:	f647 0050 	movw	r0, #30800	; 0x7850
     c3e:	f2c0 0000 	movt	r0, #0
     c42:	9911      	ldr	r1, [sp, #68]	; 0x44
     c44:	f000 fcb6 	bl	15b4 <printf>
				printf("count6: %u\r\n", (unsigned)count[6]);
     c48:	f647 0060 	movw	r0, #30816	; 0x7860
     c4c:	f2c0 0000 	movt	r0, #0
     c50:	9912      	ldr	r1, [sp, #72]	; 0x48
     c52:	f000 fcaf 	bl	15b4 <printf>
				printf("count7: %u\r\n\n", (unsigned)count[7]);
     c56:	f647 0070 	movw	r0, #30832	; 0x7870
     c5a:	f2c0 0000 	movt	r0, #0
     c5e:	4621      	mov	r1, r4
     c60:	f000 fca8 	bl	15b4 <printf>

				count[0] = 0;
     c64:	f04f 0300 	mov.w	r3, #0
     c68:	930c      	str	r3, [sp, #48]	; 0x30
				count[1] = 0;
     c6a:	930d      	str	r3, [sp, #52]	; 0x34
				count[2] = 0;
     c6c:	930e      	str	r3, [sp, #56]	; 0x38
				count[3] = 0;
     c6e:	930f      	str	r3, [sp, #60]	; 0x3c
				count[4] = 0;
     c70:	9310      	str	r3, [sp, #64]	; 0x40
				count[5] = 0;
     c72:	9311      	str	r3, [sp, #68]	; 0x44
				count[6] = 0;
     c74:	9312      	str	r3, [sp, #72]	; 0x48
				count[7] = 0;
     c76:	9313      	str	r3, [sp, #76]	; 0x4c
     c78:	9b01      	ldr	r3, [sp, #4]
     c7a:	9a02      	ldr	r2, [sp, #8]
     c7c:	e49b      	b.n	5b6 <main+0xd6>
				}*/
			}
		}
		else
		{
			*RIGHT_MOTOR = 0;
     c7e:	f240 030c 	movw	r3, #12
     c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c86:	681b      	ldr	r3, [r3, #0]
     c88:	f04f 0200 	mov.w	r2, #0
     c8c:	601a      	str	r2, [r3, #0]
			*LEFT_MOTOR = 0;
     c8e:	f240 0324 	movw	r3, #36	; 0x24
     c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c96:	681b      	ldr	r3, [r3, #0]
     c98:	601a      	str	r2, [r3, #0]
     c9a:	9b01      	ldr	r3, [sp, #4]
     c9c:	9a02      	ldr	r2, [sp, #8]
     c9e:	e48a      	b.n	5b6 <main+0xd6>

00000ca0 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
     ca0:	b510      	push	{r4, lr}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
     ca2:	f240 041c 	movw	r4, #28
     ca6:	f2c2 0400 	movt	r4, #8192	; 0x2000
     caa:	4621      	mov	r1, r4
     cac:	f04f 0208 	mov.w	r2, #8
     cb0:	f000 f8ca 	bl	e48 <MSS_UART_get_rx>
	process_rx_data(rx_buff, rx_size );
     cb4:	b2c1      	uxtb	r1, r0
     cb6:	4620      	mov	r0, r4
     cb8:	f7ff fbf2 	bl	4a0 <process_rx_data>
}
     cbc:	bd10      	pop	{r4, pc}
     cbe:	bf00      	nop

00000cc0 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
     cc0:	f04f 30ff 	mov.w	r0, #4294967295
     cc4:	4770      	bx	lr
     cc6:	bf00      	nop

00000cc8 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
     cc8:	e7fe      	b.n	cc8 <_exit>
     cca:	bf00      	nop

00000ccc <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
     ccc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     cd0:	604b      	str	r3, [r1, #4]
    return 0;
}
     cd2:	f04f 0000 	mov.w	r0, #0
     cd6:	4770      	bx	lr

00000cd8 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
     cd8:	f04f 0001 	mov.w	r0, #1
     cdc:	4770      	bx	lr
     cde:	bf00      	nop

00000ce0 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
     ce0:	f04f 0000 	mov.w	r0, #0
     ce4:	4770      	bx	lr
     ce6:	bf00      	nop

00000ce8 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
     ce8:	f04f 0000 	mov.w	r0, #0
     cec:	4770      	bx	lr
     cee:	bf00      	nop

00000cf0 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
     cf0:	b538      	push	{r3, r4, r5, lr}
     cf2:	4615      	mov	r5, r2
     cf4:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
     cf6:	f240 5358 	movw	r3, #1368	; 0x558
     cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cfe:	681b      	ldr	r3, [r3, #0]
     d00:	b983      	cbnz	r3, d24 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
     d02:	f240 50bc 	movw	r0, #1468	; 0x5bc
     d06:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d0a:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     d0e:	f04f 0203 	mov.w	r2, #3
     d12:	f000 f9f5 	bl	1100 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
     d16:	f240 5358 	movw	r3, #1368	; 0x558
     d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d1e:	f04f 0201 	mov.w	r2, #1
     d22:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
     d24:	f240 50bc 	movw	r0, #1468	; 0x5bc
     d28:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d2c:	4629      	mov	r1, r5
     d2e:	4622      	mov	r2, r4
     d30:	f000 f834 	bl	d9c <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
     d34:	4620      	mov	r0, r4
     d36:	bd38      	pop	{r3, r4, r5, pc}

00000d38 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
     d38:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
     d3a:	f240 535c 	movw	r3, #1372	; 0x55c
     d3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d42:	681b      	ldr	r3, [r3, #0]
     d44:	b943      	cbnz	r3, d58 <_sbrk+0x20>
    {
      heap_end = &_end;
     d46:	f240 535c 	movw	r3, #1372	; 0x55c
     d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d4e:	f240 52e8 	movw	r2, #1512	; 0x5e8
     d52:	f2c2 0200 	movt	r2, #8192	; 0x2000
     d56:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
     d58:	f240 535c 	movw	r3, #1372	; 0x55c
     d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d60:	681a      	ldr	r2, [r3, #0]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
     d62:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
     d66:	4410      	add	r0, r2
     d68:	4283      	cmp	r3, r0
     d6a:	d20f      	bcs.n	d8c <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
     d6c:	f04f 0000 	mov.w	r0, #0
     d70:	f04f 0101 	mov.w	r1, #1
     d74:	f647 0280 	movw	r2, #30848	; 0x7880
     d78:	f2c0 0200 	movt	r2, #0
     d7c:	f04f 0319 	mov.w	r3, #25
     d80:	f7ff ffb6 	bl	cf0 <_write_r>
      _exit (1);
     d84:	f04f 0001 	mov.w	r0, #1
     d88:	f7ff ff9e 	bl	cc8 <_exit>
    }
  
    heap_end += incr;
     d8c:	f240 535c 	movw	r3, #1372	; 0x55c
     d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d94:	6018      	str	r0, [r3, #0]
    return (caddr_t) prev_heap_end;
}
     d96:	4610      	mov	r0, r2
     d98:	bd08      	pop	{r3, pc}
     d9a:	bf00      	nop

00000d9c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
     d9c:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     da0:	f240 53bc 	movw	r3, #1468	; 0x5bc
     da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     da8:	4298      	cmp	r0, r3
     daa:	d006      	beq.n	dba <MSS_UART_polled_tx+0x1e>
     dac:	f240 5394 	movw	r3, #1428	; 0x594
     db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     db4:	4298      	cmp	r0, r3
     db6:	d000      	beq.n	dba <MSS_UART_polled_tx+0x1e>
     db8:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
     dba:	b901      	cbnz	r1, dbe <MSS_UART_polled_tx+0x22>
     dbc:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
     dbe:	b902      	cbnz	r2, dc2 <MSS_UART_polled_tx+0x26>
     dc0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     dc2:	f240 53bc 	movw	r3, #1468	; 0x5bc
     dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dca:	4298      	cmp	r0, r3
     dcc:	d005      	beq.n	dda <MSS_UART_polled_tx+0x3e>
     dce:	f240 5394 	movw	r3, #1428	; 0x594
     dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dd6:	4298      	cmp	r0, r3
     dd8:	d133      	bne.n	e42 <MSS_UART_polled_tx+0xa6>
     dda:	1e13      	subs	r3, r2, #0
     ddc:	bf18      	it	ne
     dde:	2301      	movne	r3, #1
     de0:	2900      	cmp	r1, #0
     de2:	bf0c      	ite	eq
     de4:	2300      	moveq	r3, #0
     de6:	f003 0301 	andne.w	r3, r3, #1
     dea:	2b00      	cmp	r3, #0
     dec:	d029      	beq.n	e42 <MSS_UART_polled_tx+0xa6>
     dee:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     df2:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
     df4:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
     df8:	6803      	ldr	r3, [r0, #0]
     dfa:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
     dfc:	f890 c00a 	ldrb.w	ip, [r0, #10]
     e00:	ea43 0c0c 	orr.w	ip, r3, ip
     e04:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
     e08:	f013 0f20 	tst.w	r3, #32
     e0c:	d017      	beq.n	e3e <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
     e0e:	2a0f      	cmp	r2, #15
     e10:	d904      	bls.n	e1c <MSS_UART_polled_tx+0x80>
     e12:	4656      	mov	r6, sl
     e14:	46bc      	mov	ip, r7
     e16:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
     e18:	440f      	add	r7, r1
     e1a:	e004      	b.n	e26 <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     e1c:	b90a      	cbnz	r2, e22 <MSS_UART_polled_tx+0x86>
     e1e:	4643      	mov	r3, r8
     e20:	e00b      	b.n	e3a <MSS_UART_polled_tx+0x9e>
     e22:	4616      	mov	r6, r2
     e24:	e7f6      	b.n	e14 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
     e26:	6804      	ldr	r4, [r0, #0]
     e28:	5cfd      	ldrb	r5, [r7, r3]
     e2a:	7025      	strb	r5, [r4, #0]
     e2c:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     e30:	f103 0301 	add.w	r3, r3, #1
     e34:	429e      	cmp	r6, r3
     e36:	d8f6      	bhi.n	e26 <MSS_UART_polled_tx+0x8a>
     e38:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
     e3a:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
     e3e:	2a00      	cmp	r2, #0
     e40:	d1da      	bne.n	df8 <MSS_UART_polled_tx+0x5c>
    }
}
     e42:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
     e46:	4770      	bx	lr

00000e48 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
     e48:	b410      	push	{r4}
     e4a:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     e4c:	f240 50bc 	movw	r0, #1468	; 0x5bc
     e50:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e54:	4283      	cmp	r3, r0
     e56:	d006      	beq.n	e66 <MSS_UART_get_rx+0x1e>
     e58:	f240 5094 	movw	r0, #1428	; 0x594
     e5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e60:	4283      	cmp	r3, r0
     e62:	d000      	beq.n	e66 <MSS_UART_get_rx+0x1e>
     e64:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
     e66:	b901      	cbnz	r1, e6a <MSS_UART_get_rx+0x22>
     e68:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
     e6a:	b902      	cbnz	r2, e6e <MSS_UART_get_rx+0x26>
     e6c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     e6e:	f240 50bc 	movw	r0, #1468	; 0x5bc
     e72:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e76:	4283      	cmp	r3, r0
     e78:	d005      	beq.n	e86 <MSS_UART_get_rx+0x3e>
     e7a:	f240 5094 	movw	r0, #1428	; 0x594
     e7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e82:	4283      	cmp	r3, r0
     e84:	d12a      	bne.n	edc <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
     e86:	1e10      	subs	r0, r2, #0
     e88:	bf18      	it	ne
     e8a:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     e8c:	2900      	cmp	r1, #0
     e8e:	bf0c      	ite	eq
     e90:	2400      	moveq	r4, #0
     e92:	f000 0401 	andne.w	r4, r0, #1
     e96:	b30c      	cbz	r4, edc <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
     e98:	681c      	ldr	r4, [r3, #0]
     e9a:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
     e9e:	7a9c      	ldrb	r4, [r3, #10]
     ea0:	ea4c 0404 	orr.w	r4, ip, r4
     ea4:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
     ea6:	ea1c 0f00 	tst.w	ip, r0
     eaa:	d017      	beq.n	edc <MSS_UART_get_rx+0x94>
     eac:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
     eb0:	681c      	ldr	r4, [r3, #0]
     eb2:	f894 c000 	ldrb.w	ip, [r4]
     eb6:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
     eba:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
     ebe:	681c      	ldr	r4, [r3, #0]
     ec0:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
     ec4:	7a9c      	ldrb	r4, [r3, #10]
     ec6:	ea4c 0404 	orr.w	r4, ip, r4
     eca:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
     ecc:	4282      	cmp	r2, r0
     ece:	bf94      	ite	ls
     ed0:	2400      	movls	r4, #0
     ed2:	f00c 0401 	andhi.w	r4, ip, #1
     ed6:	2c00      	cmp	r4, #0
     ed8:	d1ea      	bne.n	eb0 <MSS_UART_get_rx+0x68>
     eda:	e001      	b.n	ee0 <MSS_UART_get_rx+0x98>
     edc:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
     ee0:	bc10      	pop	{r4}
     ee2:	4770      	bx	lr

00000ee4 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
     ee4:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     ee6:	f240 53bc 	movw	r3, #1468	; 0x5bc
     eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eee:	4298      	cmp	r0, r3
     ef0:	d007      	beq.n	f02 <MSS_UART_isr+0x1e>
     ef2:	f240 5394 	movw	r3, #1428	; 0x594
     ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     efa:	4298      	cmp	r0, r3
     efc:	d001      	beq.n	f02 <MSS_UART_isr+0x1e>
     efe:	be00      	bkpt	0x0000
     f00:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
     f02:	6803      	ldr	r3, [r0, #0]
     f04:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
     f06:	f003 030f 	and.w	r3, r3, #15
     f0a:	2b0c      	cmp	r3, #12
     f0c:	d820      	bhi.n	f50 <MSS_UART_isr+0x6c>
     f0e:	e8df f003 	tbb	[pc, r3]
     f12:	1f07      	.short	0x1f07
     f14:	1f131f0d 	.word	0x1f131f0d
     f18:	1f1f1f19 	.word	0x1f1f1f19
     f1c:	1f1f      	.short	0x1f1f
     f1e:	13          	.byte	0x13
     f1f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
     f20:	6a43      	ldr	r3, [r0, #36]	; 0x24
     f22:	b90b      	cbnz	r3, f28 <MSS_UART_isr+0x44>
     f24:	be00      	bkpt	0x0000
     f26:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
     f28:	4798      	blx	r3
     f2a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
     f2c:	6a03      	ldr	r3, [r0, #32]
     f2e:	b90b      	cbnz	r3, f34 <MSS_UART_isr+0x50>
     f30:	be00      	bkpt	0x0000
     f32:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
     f34:	4798      	blx	r3
     f36:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
     f38:	69c3      	ldr	r3, [r0, #28]
     f3a:	b90b      	cbnz	r3, f40 <MSS_UART_isr+0x5c>
     f3c:	be00      	bkpt	0x0000
     f3e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
     f40:	4798      	blx	r3
     f42:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
     f44:	6983      	ldr	r3, [r0, #24]
     f46:	b90b      	cbnz	r3, f4c <MSS_UART_isr+0x68>
     f48:	be00      	bkpt	0x0000
     f4a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
     f4c:	4798      	blx	r3
     f4e:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
     f50:	be00      	bkpt	0x0000
     f52:	bd08      	pop	{r3, pc}

00000f54 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
     f54:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     f56:	f240 53bc 	movw	r3, #1468	; 0x5bc
     f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f5e:	4298      	cmp	r0, r3
     f60:	d006      	beq.n	f70 <default_tx_handler+0x1c>
     f62:	f240 5394 	movw	r3, #1428	; 0x594
     f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f6a:	4298      	cmp	r0, r3
     f6c:	d000      	beq.n	f70 <default_tx_handler+0x1c>
     f6e:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
     f70:	68c2      	ldr	r2, [r0, #12]
     f72:	b902      	cbnz	r2, f76 <default_tx_handler+0x22>
     f74:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
     f76:	6901      	ldr	r1, [r0, #16]
     f78:	b901      	cbnz	r1, f7c <default_tx_handler+0x28>
     f7a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     f7c:	f240 53bc 	movw	r3, #1468	; 0x5bc
     f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f84:	4298      	cmp	r0, r3
     f86:	d005      	beq.n	f94 <default_tx_handler+0x40>
     f88:	f240 5394 	movw	r3, #1428	; 0x594
     f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f90:	4298      	cmp	r0, r3
     f92:	d130      	bne.n	ff6 <default_tx_handler+0xa2>
     f94:	2a00      	cmp	r2, #0
     f96:	d02e      	beq.n	ff6 <default_tx_handler+0xa2>
     f98:	2900      	cmp	r1, #0
     f9a:	d02c      	beq.n	ff6 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
     f9c:	6803      	ldr	r3, [r0, #0]
     f9e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
     fa0:	7a82      	ldrb	r2, [r0, #10]
     fa2:	ea43 0202 	orr.w	r2, r3, r2
     fa6:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
     fa8:	f013 0f20 	tst.w	r3, #32
     fac:	d01a      	beq.n	fe4 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
     fae:	6902      	ldr	r2, [r0, #16]
     fb0:	6943      	ldr	r3, [r0, #20]
     fb2:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
     fb6:	2b0f      	cmp	r3, #15
     fb8:	d904      	bls.n	fc4 <default_tx_handler+0x70>
     fba:	f04f 0c10 	mov.w	ip, #16
     fbe:	f04f 0300 	mov.w	r3, #0
     fc2:	e002      	b.n	fca <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
     fc4:	b173      	cbz	r3, fe4 <default_tx_handler+0x90>
     fc6:	469c      	mov	ip, r3
     fc8:	e7f9      	b.n	fbe <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
     fca:	6802      	ldr	r2, [r0, #0]
     fcc:	68c4      	ldr	r4, [r0, #12]
     fce:	6941      	ldr	r1, [r0, #20]
     fd0:	5c61      	ldrb	r1, [r4, r1]
     fd2:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
     fd4:	6942      	ldr	r2, [r0, #20]
     fd6:	f102 0201 	add.w	r2, r2, #1
     fda:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
     fdc:	f103 0301 	add.w	r3, r3, #1
     fe0:	4563      	cmp	r3, ip
     fe2:	d3f2      	bcc.n	fca <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
     fe4:	6942      	ldr	r2, [r0, #20]
     fe6:	6903      	ldr	r3, [r0, #16]
     fe8:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
     fea:	bf01      	itttt	eq
     fec:	2300      	moveq	r3, #0
     fee:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
     ff0:	6842      	ldreq	r2, [r0, #4]
     ff2:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
     ff6:	bc10      	pop	{r4}
     ff8:	4770      	bx	lr
     ffa:	bf00      	nop

00000ffc <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
     ffc:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     ffe:	f240 53bc 	movw	r3, #1468	; 0x5bc
    1002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1006:	4298      	cmp	r0, r3
    1008:	d006      	beq.n	1018 <PROCESS_STACK_SIZE+0x18>
    100a:	f240 5394 	movw	r3, #1428	; 0x594
    100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1012:	4298      	cmp	r0, r3
    1014:	d000      	beq.n	1018 <PROCESS_STACK_SIZE+0x18>
    1016:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1018:	b901      	cbnz	r1, 101c <PROCESS_STACK_SIZE+0x1c>
    101a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    101c:	2ac0      	cmp	r2, #192	; 0xc0
    101e:	d900      	bls.n	1022 <PROCESS_STACK_SIZE+0x22>
    1020:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1022:	f240 53bc 	movw	r3, #1468	; 0x5bc
    1026:	f2c2 0300 	movt	r3, #8192	; 0x2000
    102a:	4298      	cmp	r0, r3
    102c:	d005      	beq.n	103a <PROCESS_STACK_SIZE+0x3a>
    102e:	f240 5394 	movw	r3, #1428	; 0x594
    1032:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1036:	4298      	cmp	r0, r3
    1038:	d12f      	bne.n	109a <PROCESS_STACK_SIZE+0x9a>
    103a:	2ac0      	cmp	r2, #192	; 0xc0
    103c:	bf8c      	ite	hi
    103e:	2300      	movhi	r3, #0
    1040:	2301      	movls	r3, #1
    1042:	2900      	cmp	r1, #0
    1044:	bf0c      	ite	eq
    1046:	2300      	moveq	r3, #0
    1048:	f003 0301 	andne.w	r3, r3, #1
    104c:	b32b      	cbz	r3, 109a <PROCESS_STACK_SIZE+0x9a>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    104e:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1050:	6803      	ldr	r3, [r0, #0]
    1052:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
    1056:	f042 020a 	orr.w	r2, r2, #10
    105a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    105c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    105e:	b219      	sxth	r1, r3
    1060:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1064:	f003 031f 	and.w	r3, r3, #31
    1068:	f04f 0201 	mov.w	r2, #1
    106c:	fa02 f403 	lsl.w	r4, r2, r3
    1070:	f24e 1300 	movw	r3, #57600	; 0xe100
    1074:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1078:	f101 0160 	add.w	r1, r1, #96	; 0x60
    107c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1080:	6841      	ldr	r1, [r0, #4]
    1082:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1086:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1088:	b208      	sxth	r0, r1
    108a:	ea4f 1050 	mov.w	r0, r0, lsr #5
    108e:	f001 011f 	and.w	r1, r1, #31
    1092:	fa02 f201 	lsl.w	r2, r2, r1
    1096:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    109a:	bc10      	pop	{r4}
    109c:	4770      	bx	lr
    109e:	bf00      	nop

000010a0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    10a0:	4668      	mov	r0, sp
    10a2:	f020 0107 	bic.w	r1, r0, #7
    10a6:	468d      	mov	sp, r1
    10a8:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
    10aa:	f240 50bc 	movw	r0, #1468	; 0x5bc
    10ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10b2:	f7ff ff17 	bl	ee4 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    10b6:	f24e 1300 	movw	r3, #57600	; 0xe100
    10ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    10be:	f44f 6280 	mov.w	r2, #1024	; 0x400
    10c2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
    10c6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    10ca:	4685      	mov	sp, r0
    10cc:	4770      	bx	lr
    10ce:	bf00      	nop

000010d0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    10d0:	4668      	mov	r0, sp
    10d2:	f020 0107 	bic.w	r1, r0, #7
    10d6:	468d      	mov	sp, r1
    10d8:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
    10da:	f240 5094 	movw	r0, #1428	; 0x594
    10de:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10e2:	f7ff feff 	bl	ee4 <MSS_UART_isr>
    10e6:	f24e 1300 	movw	r3, #57600	; 0xe100
    10ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    10ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
    10f2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
    10f6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    10fa:	4685      	mov	sp, r0
    10fc:	4770      	bx	lr
    10fe:	bf00      	nop

00001100 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1100:	b570      	push	{r4, r5, r6, lr}
    1102:	4604      	mov	r4, r0
    1104:	460d      	mov	r5, r1
    1106:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1108:	f240 53bc 	movw	r3, #1468	; 0x5bc
    110c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1110:	4298      	cmp	r0, r3
    1112:	d006      	beq.n	1122 <MSS_UART_init+0x22>
    1114:	f240 5394 	movw	r3, #1428	; 0x594
    1118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    111c:	4298      	cmp	r0, r3
    111e:	d000      	beq.n	1122 <MSS_UART_init+0x22>
    1120:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1122:	b905      	cbnz	r5, 1126 <MSS_UART_init+0x26>
    1124:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1126:	f000 f91b 	bl	1360 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    112a:	f240 53bc 	movw	r3, #1468	; 0x5bc
    112e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1132:	429c      	cmp	r4, r3
    1134:	d126      	bne.n	1184 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
    1136:	f240 53bc 	movw	r3, #1468	; 0x5bc
    113a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    113e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1142:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1144:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1148:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    114a:	f04f 020a 	mov.w	r2, #10
    114e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1150:	f240 0330 	movw	r3, #48	; 0x30
    1154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1158:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    115a:	f242 0300 	movw	r3, #8192	; 0x2000
    115e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1162:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1164:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1168:	631a      	str	r2, [r3, #48]	; 0x30
    116a:	f24e 1200 	movw	r2, #57600	; 0xe100
    116e:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1172:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1176:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    117a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    117c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1180:	631a      	str	r2, [r3, #48]	; 0x30
    1182:	e025      	b.n	11d0 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1184:	f240 0300 	movw	r3, #0
    1188:	f2c4 0301 	movt	r3, #16385	; 0x4001
    118c:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    118e:	f240 0300 	movw	r3, #0
    1192:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1196:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
    1198:	f04f 030b 	mov.w	r3, #11
    119c:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
    119e:	f240 0334 	movw	r3, #52	; 0x34
    11a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11a6:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    11a8:	f242 0300 	movw	r3, #8192	; 0x2000
    11ac:	f2ce 0304 	movt	r3, #57348	; 0xe004
    11b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    11b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    11b6:	631a      	str	r2, [r3, #48]	; 0x30
    11b8:	f24e 1200 	movw	r2, #57600	; 0xe100
    11bc:	f2ce 0200 	movt	r2, #57344	; 0xe000
    11c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
    11c4:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    11c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    11ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    11ce:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    11d0:	6823      	ldr	r3, [r4, #0]
    11d2:	f04f 0200 	mov.w	r2, #0
    11d6:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    11d8:	b915      	cbnz	r5, 11e0 <MSS_UART_init+0xe0>
    11da:	f04f 0501 	mov.w	r5, #1
    11de:	e00f      	b.n	1200 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    11e0:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
    11e4:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    11e8:	ea4f 1515 	mov.w	r5, r5, lsr #4
    11ec:	bf18      	it	ne
    11ee:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    11f0:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
    11f4:	bf38      	it	cc
    11f6:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    11f8:	d302      	bcc.n	1200 <MSS_UART_init+0x100>
    11fa:	be00      	bkpt	0x0000
    11fc:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1200:	6863      	ldr	r3, [r4, #4]
    1202:	f04f 0201 	mov.w	r2, #1
    1206:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    120a:	6823      	ldr	r3, [r4, #0]
    120c:	ea4f 2215 	mov.w	r2, r5, lsr #8
    1210:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1212:	6823      	ldr	r3, [r4, #0]
    1214:	b2ed      	uxtb	r5, r5
    1216:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1218:	6862      	ldr	r2, [r4, #4]
    121a:	f04f 0300 	mov.w	r3, #0
    121e:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1222:	6822      	ldr	r2, [r4, #0]
    1224:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1226:	6822      	ldr	r2, [r4, #0]
    1228:	f04f 010e 	mov.w	r1, #14
    122c:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    122e:	6862      	ldr	r2, [r4, #4]
    1230:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1234:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1236:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
    1238:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    123a:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
    123c:	f640 7255 	movw	r2, #3925	; 0xf55
    1240:	f2c0 0200 	movt	r2, #0
    1244:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1246:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1248:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    124a:	72a3      	strb	r3, [r4, #10]
}
    124c:	bd70      	pop	{r4, r5, r6, pc}
    124e:	bf00      	nop

00001250 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    1250:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    1252:	f242 0300 	movw	r3, #8192	; 0x2000
    1256:	f2ce 0304 	movt	r3, #57348	; 0xe004
    125a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    125c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    1260:	631a      	str	r2, [r3, #48]	; 0x30
    1262:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    1266:	f647 009c 	movw	r0, #30876	; 0x789c
    126a:	f2c0 0000 	movt	r0, #0
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    126e:	f04f 0c01 	mov.w	ip, #1
    1272:	f24e 1400 	movw	r4, #57600	; 0xe100
    1276:	f2ce 0400 	movt	r4, #57344	; 0xe000
    127a:	5ac2      	ldrh	r2, [r0, r3]
    127c:	b211      	sxth	r1, r2
    127e:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1282:	f002 021f 	and.w	r2, r2, #31
    1286:	fa0c f202 	lsl.w	r2, ip, r2
    128a:	f101 0160 	add.w	r1, r1, #96	; 0x60
    128e:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
    1292:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    1296:	2b40      	cmp	r3, #64	; 0x40
    1298:	d1ef      	bne.n	127a <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    129a:	f242 0300 	movw	r3, #8192	; 0x2000
    129e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    12a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    12a4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    12a8:	631a      	str	r2, [r3, #48]	; 0x30
}
    12aa:	bc10      	pop	{r4}
    12ac:	4770      	bx	lr
    12ae:	bf00      	nop

000012b0 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    12b0:	281f      	cmp	r0, #31
    12b2:	d901      	bls.n	12b8 <MSS_GPIO_config+0x8>
    12b4:	be00      	bkpt	0x0000
    12b6:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    12b8:	f647 03dc 	movw	r3, #30940	; 0x78dc
    12bc:	f2c0 0300 	movt	r3, #0
    12c0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    12c4:	6019      	str	r1, [r3, #0]
    12c6:	4770      	bx	lr

000012c8 <MSS_GPIO_drive_inout>:
{
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    12c8:	281f      	cmp	r0, #31
    12ca:	d901      	bls.n	12d0 <MSS_GPIO_drive_inout+0x8>
    12cc:	be00      	bkpt	0x0000
    12ce:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        switch( inout_state )
    12d0:	2901      	cmp	r1, #1
    12d2:	d003      	beq.n	12dc <MSS_GPIO_drive_inout+0x14>
    12d4:	b1d9      	cbz	r1, 130e <MSS_GPIO_drive_inout+0x46>
    12d6:	2902      	cmp	r1, #2
    12d8:	d13d      	bne.n	1356 <MSS_GPIO_drive_inout+0x8e>
    12da:	e031      	b.n	1340 <MSS_GPIO_drive_inout+0x78>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    12dc:	f243 0300 	movw	r3, #12288	; 0x3000
    12e0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    12e4:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state |= (uint32_t)1 << gpio_idx;
    12e8:	f04f 0201 	mov.w	r2, #1
    12ec:	fa02 f200 	lsl.w	r2, r2, r0
    12f0:	ea42 0201 	orr.w	r2, r2, r1
            GPIO->GPIO_OUT = outputs_state;
    12f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    12f8:	f647 03dc 	movw	r3, #30940	; 0x78dc
    12fc:	f2c0 0300 	movt	r3, #0
    1300:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    1304:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    1306:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    130a:	601a      	str	r2, [r3, #0]
            break;
    130c:	4770      	bx	lr
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    130e:	f243 0300 	movw	r3, #12288	; 0x3000
    1312:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1316:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    131a:	f04f 0201 	mov.w	r2, #1
    131e:	fa02 f200 	lsl.w	r2, r2, r0
    1322:	ea21 0202 	bic.w	r2, r1, r2
            GPIO->GPIO_OUT = outputs_state;
    1326:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    132a:	f647 03dc 	movw	r3, #30940	; 0x78dc
    132e:	f2c0 0300 	movt	r3, #0
    1332:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    1336:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    1338:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    133c:	601a      	str	r2, [r3, #0]
            break;
    133e:	4770      	bx	lr
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    1340:	f647 03dc 	movw	r3, #30940	; 0x78dc
    1344:	f2c0 0300 	movt	r3, #0
    1348:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    134c:	681a      	ldr	r2, [r3, #0]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    134e:	f022 0204 	bic.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    1352:	601a      	str	r2, [r3, #0]
            break;
    1354:	4770      	bx	lr
            
        default:
            ASSERT(0);
    1356:	be00      	bkpt	0x0000
    1358:	4770      	bx	lr
    135a:	bf00      	nop

0000135c <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    135c:	4770      	bx	lr
    135e:	bf00      	nop

00001360 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    1360:	b430      	push	{r4, r5}
    1362:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    1364:	f647 135c 	movw	r3, #31068	; 0x795c
    1368:	f2c0 0300 	movt	r3, #0
    136c:	46ec      	mov	ip, sp
    136e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1370:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    1374:	f242 0300 	movw	r3, #8192	; 0x2000
    1378:	f2ce 0304 	movt	r3, #57348	; 0xe004
    137c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    137e:	f002 020c 	and.w	r2, r2, #12
    1382:	a904      	add	r1, sp, #16
    1384:	440a      	add	r2, r1
    1386:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    138a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    138c:	f3c2 1201 	ubfx	r2, r2, #4, #2
    1390:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    1394:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    1398:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    139a:	f3c2 1281 	ubfx	r2, r2, #6, #2
    139e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    13a2:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    13a6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    13a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
    13aa:	f3c1 2104 	ubfx	r1, r1, #8, #5
    13ae:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
    13b2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
    13b6:	bf18      	it	ne
    13b8:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    13ba:	f240 2330 	movw	r3, #560	; 0x230
    13be:	f2c6 0308 	movt	r3, #24584	; 0x6008
    13c2:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
    13c4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    13c8:	f241 13cf 	movw	r3, #4559	; 0x11cf
    13cc:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    13d0:	429a      	cmp	r2, r3
    13d2:	d105      	bne.n	13e0 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
    13d4:	f64e 732c 	movw	r3, #61228	; 0xef2c
    13d8:	f2c6 0301 	movt	r3, #24577	; 0x6001
    13dc:	681b      	ldr	r3, [r3, #0]
    13de:	e028      	b.n	1432 <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    13e0:	f640 031c 	movw	r3, #2076	; 0x81c
    13e4:	f2c6 0308 	movt	r3, #24584	; 0x6008
    13e8:	681a      	ldr	r2, [r3, #0]
    13ea:	f244 3341 	movw	r3, #17217	; 0x4341
    13ee:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    13f2:	429a      	cmp	r2, r3
    13f4:	d11e      	bne.n	1434 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
    13f6:	f640 0340 	movw	r3, #2112	; 0x840
    13fa:	f2c6 0308 	movt	r3, #24584	; 0x6008
    13fe:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    1400:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    1404:	f240 3300 	movw	r3, #768	; 0x300
    1408:	f2c0 0301 	movt	r3, #1
    140c:	429a      	cmp	r2, r3
    140e:	d911      	bls.n	1434 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    1410:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
    1414:	d205      	bcs.n	1422 <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
    1416:	f241 632c 	movw	r3, #5676	; 0x162c
    141a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    141e:	681b      	ldr	r3, [r3, #0]
    1420:	e007      	b.n	1432 <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    1422:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
    1426:	d205      	bcs.n	1434 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
    1428:	f641 63ac 	movw	r3, #7852	; 0x1eac
    142c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    1430:	681b      	ldr	r3, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
    1432:	b923      	cbnz	r3, 143e <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    1434:	be00      	bkpt	0x0000
    1436:	f647 0340 	movw	r3, #30784	; 0x7840
    143a:	f2c0 137d 	movt	r3, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    143e:	f240 0238 	movw	r2, #56	; 0x38
    1442:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1446:	6013      	str	r3, [r2, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    1448:	f240 0230 	movw	r2, #48	; 0x30
    144c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1450:	fbb3 f5f5 	udiv	r5, r3, r5
    1454:	6015      	str	r5, [r2, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    1456:	f240 0234 	movw	r2, #52	; 0x34
    145a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    145e:	fbb3 f4f4 	udiv	r4, r3, r4
    1462:	6014      	str	r4, [r2, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    1464:	f240 0228 	movw	r2, #40	; 0x28
    1468:	f2c2 0200 	movt	r2, #8192	; 0x2000
    146c:	fbb3 f0f0 	udiv	r0, r3, r0
    1470:	6010      	str	r0, [r2, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    1472:	f240 022c 	movw	r2, #44	; 0x2c
    1476:	f2c2 0200 	movt	r2, #8192	; 0x2000
    147a:	fbb3 f1f1 	udiv	r1, r3, r1
    147e:	6011      	str	r1, [r2, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    1480:	f240 023c 	movw	r2, #60	; 0x3c
    1484:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1488:	6013      	str	r3, [r2, #0]
}
    148a:	b004      	add	sp, #16
    148c:	bc30      	pop	{r4, r5}
    148e:	4770      	bx	lr

00001490 <__libc_init_array>:
    1490:	b570      	push	{r4, r5, r6, lr}
    1492:	f647 36d0 	movw	r6, #31696	; 0x7bd0
    1496:	f647 35d0 	movw	r5, #31696	; 0x7bd0
    149a:	f2c0 0600 	movt	r6, #0
    149e:	f2c0 0500 	movt	r5, #0
    14a2:	1b76      	subs	r6, r6, r5
    14a4:	10b6      	asrs	r6, r6, #2
    14a6:	d006      	beq.n	14b6 <__libc_init_array+0x26>
    14a8:	2400      	movs	r4, #0
    14aa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    14ae:	3401      	adds	r4, #1
    14b0:	4798      	blx	r3
    14b2:	42a6      	cmp	r6, r4
    14b4:	d8f9      	bhi.n	14aa <__libc_init_array+0x1a>
    14b6:	f647 35d0 	movw	r5, #31696	; 0x7bd0
    14ba:	f647 36d4 	movw	r6, #31700	; 0x7bd4
    14be:	f2c0 0500 	movt	r5, #0
    14c2:	f2c0 0600 	movt	r6, #0
    14c6:	1b76      	subs	r6, r6, r5
    14c8:	f006 fb76 	bl	7bb8 <_init>
    14cc:	10b6      	asrs	r6, r6, #2
    14ce:	d006      	beq.n	14de <__libc_init_array+0x4e>
    14d0:	2400      	movs	r4, #0
    14d2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    14d6:	3401      	adds	r4, #1
    14d8:	4798      	blx	r3
    14da:	42a6      	cmp	r6, r4
    14dc:	d8f9      	bhi.n	14d2 <__libc_init_array+0x42>
    14de:	bd70      	pop	{r4, r5, r6, pc}

000014e0 <memset>:
    14e0:	2a03      	cmp	r2, #3
    14e2:	b2c9      	uxtb	r1, r1
    14e4:	b430      	push	{r4, r5}
    14e6:	d807      	bhi.n	14f8 <memset+0x18>
    14e8:	b122      	cbz	r2, 14f4 <memset+0x14>
    14ea:	2300      	movs	r3, #0
    14ec:	54c1      	strb	r1, [r0, r3]
    14ee:	3301      	adds	r3, #1
    14f0:	4293      	cmp	r3, r2
    14f2:	d1fb      	bne.n	14ec <memset+0xc>
    14f4:	bc30      	pop	{r4, r5}
    14f6:	4770      	bx	lr
    14f8:	eb00 0c02 	add.w	ip, r0, r2
    14fc:	4603      	mov	r3, r0
    14fe:	e001      	b.n	1504 <memset+0x24>
    1500:	f803 1c01 	strb.w	r1, [r3, #-1]
    1504:	f003 0403 	and.w	r4, r3, #3
    1508:	461a      	mov	r2, r3
    150a:	3301      	adds	r3, #1
    150c:	2c00      	cmp	r4, #0
    150e:	d1f7      	bne.n	1500 <memset+0x20>
    1510:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    1514:	ebc2 040c 	rsb	r4, r2, ip
    1518:	fb03 f301 	mul.w	r3, r3, r1
    151c:	e01f      	b.n	155e <memset+0x7e>
    151e:	f842 3c40 	str.w	r3, [r2, #-64]
    1522:	f842 3c3c 	str.w	r3, [r2, #-60]
    1526:	f842 3c38 	str.w	r3, [r2, #-56]
    152a:	f842 3c34 	str.w	r3, [r2, #-52]
    152e:	f842 3c30 	str.w	r3, [r2, #-48]
    1532:	f842 3c2c 	str.w	r3, [r2, #-44]
    1536:	f842 3c28 	str.w	r3, [r2, #-40]
    153a:	f842 3c24 	str.w	r3, [r2, #-36]
    153e:	f842 3c20 	str.w	r3, [r2, #-32]
    1542:	f842 3c1c 	str.w	r3, [r2, #-28]
    1546:	f842 3c18 	str.w	r3, [r2, #-24]
    154a:	f842 3c14 	str.w	r3, [r2, #-20]
    154e:	f842 3c10 	str.w	r3, [r2, #-16]
    1552:	f842 3c0c 	str.w	r3, [r2, #-12]
    1556:	f842 3c08 	str.w	r3, [r2, #-8]
    155a:	f842 3c04 	str.w	r3, [r2, #-4]
    155e:	4615      	mov	r5, r2
    1560:	3240      	adds	r2, #64	; 0x40
    1562:	2c3f      	cmp	r4, #63	; 0x3f
    1564:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    1568:	dcd9      	bgt.n	151e <memset+0x3e>
    156a:	462a      	mov	r2, r5
    156c:	ebc5 040c 	rsb	r4, r5, ip
    1570:	e007      	b.n	1582 <memset+0xa2>
    1572:	f842 3c10 	str.w	r3, [r2, #-16]
    1576:	f842 3c0c 	str.w	r3, [r2, #-12]
    157a:	f842 3c08 	str.w	r3, [r2, #-8]
    157e:	f842 3c04 	str.w	r3, [r2, #-4]
    1582:	4615      	mov	r5, r2
    1584:	3210      	adds	r2, #16
    1586:	2c0f      	cmp	r4, #15
    1588:	f1a4 0410 	sub.w	r4, r4, #16
    158c:	dcf1      	bgt.n	1572 <memset+0x92>
    158e:	462a      	mov	r2, r5
    1590:	ebc5 050c 	rsb	r5, r5, ip
    1594:	e001      	b.n	159a <memset+0xba>
    1596:	f842 3c04 	str.w	r3, [r2, #-4]
    159a:	4614      	mov	r4, r2
    159c:	3204      	adds	r2, #4
    159e:	2d03      	cmp	r5, #3
    15a0:	f1a5 0504 	sub.w	r5, r5, #4
    15a4:	dcf7      	bgt.n	1596 <memset+0xb6>
    15a6:	e001      	b.n	15ac <memset+0xcc>
    15a8:	f804 1b01 	strb.w	r1, [r4], #1
    15ac:	4564      	cmp	r4, ip
    15ae:	d3fb      	bcc.n	15a8 <memset+0xc8>
    15b0:	e7a0      	b.n	14f4 <memset+0x14>
    15b2:	bf00      	nop

000015b4 <printf>:
    15b4:	b40f      	push	{r0, r1, r2, r3}
    15b6:	f240 0340 	movw	r3, #64	; 0x40
    15ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15be:	b510      	push	{r4, lr}
    15c0:	681c      	ldr	r4, [r3, #0]
    15c2:	b082      	sub	sp, #8
    15c4:	b124      	cbz	r4, 15d0 <printf+0x1c>
    15c6:	69a3      	ldr	r3, [r4, #24]
    15c8:	b913      	cbnz	r3, 15d0 <printf+0x1c>
    15ca:	4620      	mov	r0, r4
    15cc:	f002 fe94 	bl	42f8 <__sinit>
    15d0:	4620      	mov	r0, r4
    15d2:	ac05      	add	r4, sp, #20
    15d4:	9a04      	ldr	r2, [sp, #16]
    15d6:	4623      	mov	r3, r4
    15d8:	6881      	ldr	r1, [r0, #8]
    15da:	9401      	str	r4, [sp, #4]
    15dc:	f000 f82a 	bl	1634 <_vfprintf_r>
    15e0:	b002      	add	sp, #8
    15e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    15e6:	b004      	add	sp, #16
    15e8:	4770      	bx	lr
    15ea:	bf00      	nop

000015ec <_printf_r>:
    15ec:	b40e      	push	{r1, r2, r3}
    15ee:	b510      	push	{r4, lr}
    15f0:	4604      	mov	r4, r0
    15f2:	b083      	sub	sp, #12
    15f4:	b118      	cbz	r0, 15fe <_printf_r+0x12>
    15f6:	6983      	ldr	r3, [r0, #24]
    15f8:	b90b      	cbnz	r3, 15fe <_printf_r+0x12>
    15fa:	f002 fe7d 	bl	42f8 <__sinit>
    15fe:	4620      	mov	r0, r4
    1600:	ac06      	add	r4, sp, #24
    1602:	9a05      	ldr	r2, [sp, #20]
    1604:	4623      	mov	r3, r4
    1606:	6881      	ldr	r1, [r0, #8]
    1608:	9401      	str	r4, [sp, #4]
    160a:	f000 f813 	bl	1634 <_vfprintf_r>
    160e:	b003      	add	sp, #12
    1610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1614:	b003      	add	sp, #12
    1616:	4770      	bx	lr

00001618 <__sprint_r>:
    1618:	6893      	ldr	r3, [r2, #8]
    161a:	b510      	push	{r4, lr}
    161c:	4614      	mov	r4, r2
    161e:	b913      	cbnz	r3, 1626 <__sprint_r+0xe>
    1620:	6053      	str	r3, [r2, #4]
    1622:	4618      	mov	r0, r3
    1624:	bd10      	pop	{r4, pc}
    1626:	f002 ffcb 	bl	45c0 <__sfvwrite_r>
    162a:	2300      	movs	r3, #0
    162c:	6063      	str	r3, [r4, #4]
    162e:	60a3      	str	r3, [r4, #8]
    1630:	bd10      	pop	{r4, pc}
    1632:	bf00      	nop

00001634 <_vfprintf_r>:
    1634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1638:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    163c:	b083      	sub	sp, #12
    163e:	460e      	mov	r6, r1
    1640:	4615      	mov	r5, r2
    1642:	469a      	mov	sl, r3
    1644:	4681      	mov	r9, r0
    1646:	f003 f9ab 	bl	49a0 <_localeconv_r>
    164a:	6800      	ldr	r0, [r0, #0]
    164c:	901d      	str	r0, [sp, #116]	; 0x74
    164e:	f1b9 0f00 	cmp.w	r9, #0
    1652:	d004      	beq.n	165e <_vfprintf_r+0x2a>
    1654:	f8d9 3018 	ldr.w	r3, [r9, #24]
    1658:	2b00      	cmp	r3, #0
    165a:	f000 815a 	beq.w	1912 <_vfprintf_r+0x2de>
    165e:	f647 13e8 	movw	r3, #31208	; 0x79e8
    1662:	f2c0 0300 	movt	r3, #0
    1666:	429e      	cmp	r6, r3
    1668:	bf08      	it	eq
    166a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    166e:	d010      	beq.n	1692 <_vfprintf_r+0x5e>
    1670:	f647 2308 	movw	r3, #31240	; 0x7a08
    1674:	f2c0 0300 	movt	r3, #0
    1678:	429e      	cmp	r6, r3
    167a:	bf08      	it	eq
    167c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    1680:	d007      	beq.n	1692 <_vfprintf_r+0x5e>
    1682:	f647 2328 	movw	r3, #31272	; 0x7a28
    1686:	f2c0 0300 	movt	r3, #0
    168a:	429e      	cmp	r6, r3
    168c:	bf08      	it	eq
    168e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    1692:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    1696:	fa1f f38c 	uxth.w	r3, ip
    169a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    169e:	d109      	bne.n	16b4 <_vfprintf_r+0x80>
    16a0:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    16a4:	6e72      	ldr	r2, [r6, #100]	; 0x64
    16a6:	f8a6 c00c 	strh.w	ip, [r6, #12]
    16aa:	fa1f f38c 	uxth.w	r3, ip
    16ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    16b2:	6672      	str	r2, [r6, #100]	; 0x64
    16b4:	f013 0f08 	tst.w	r3, #8
    16b8:	f001 8301 	beq.w	2cbe <MAIN_STACK_SIZE+0xcbe>
    16bc:	6932      	ldr	r2, [r6, #16]
    16be:	2a00      	cmp	r2, #0
    16c0:	f001 82fd 	beq.w	2cbe <MAIN_STACK_SIZE+0xcbe>
    16c4:	f003 031a 	and.w	r3, r3, #26
    16c8:	2b0a      	cmp	r3, #10
    16ca:	f000 80e0 	beq.w	188e <_vfprintf_r+0x25a>
    16ce:	2200      	movs	r2, #0
    16d0:	9212      	str	r2, [sp, #72]	; 0x48
    16d2:	921a      	str	r2, [sp, #104]	; 0x68
    16d4:	2300      	movs	r3, #0
    16d6:	921c      	str	r2, [sp, #112]	; 0x70
    16d8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    16dc:	9211      	str	r2, [sp, #68]	; 0x44
    16de:	3404      	adds	r4, #4
    16e0:	9219      	str	r2, [sp, #100]	; 0x64
    16e2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    16e6:	931b      	str	r3, [sp, #108]	; 0x6c
    16e8:	3204      	adds	r2, #4
    16ea:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    16ee:	3228      	adds	r2, #40	; 0x28
    16f0:	3303      	adds	r3, #3
    16f2:	9218      	str	r2, [sp, #96]	; 0x60
    16f4:	9307      	str	r3, [sp, #28]
    16f6:	2300      	movs	r3, #0
    16f8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    16fc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1700:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    1704:	782b      	ldrb	r3, [r5, #0]
    1706:	1e1a      	subs	r2, r3, #0
    1708:	bf18      	it	ne
    170a:	2201      	movne	r2, #1
    170c:	2b25      	cmp	r3, #37	; 0x25
    170e:	bf0c      	ite	eq
    1710:	2200      	moveq	r2, #0
    1712:	f002 0201 	andne.w	r2, r2, #1
    1716:	b332      	cbz	r2, 1766 <_vfprintf_r+0x132>
    1718:	462f      	mov	r7, r5
    171a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    171e:	1e1a      	subs	r2, r3, #0
    1720:	bf18      	it	ne
    1722:	2201      	movne	r2, #1
    1724:	2b25      	cmp	r3, #37	; 0x25
    1726:	bf0c      	ite	eq
    1728:	2200      	moveq	r2, #0
    172a:	f002 0201 	andne.w	r2, r2, #1
    172e:	2a00      	cmp	r2, #0
    1730:	d1f3      	bne.n	171a <_vfprintf_r+0xe6>
    1732:	ebb7 0805 	subs.w	r8, r7, r5
    1736:	bf08      	it	eq
    1738:	463d      	moveq	r5, r7
    173a:	d014      	beq.n	1766 <_vfprintf_r+0x132>
    173c:	f8c4 8004 	str.w	r8, [r4, #4]
    1740:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    1744:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    1748:	3301      	adds	r3, #1
    174a:	6025      	str	r5, [r4, #0]
    174c:	2b07      	cmp	r3, #7
    174e:	4442      	add	r2, r8
    1750:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1754:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    1758:	dc78      	bgt.n	184c <_vfprintf_r+0x218>
    175a:	3408      	adds	r4, #8
    175c:	9811      	ldr	r0, [sp, #68]	; 0x44
    175e:	463d      	mov	r5, r7
    1760:	4440      	add	r0, r8
    1762:	9011      	str	r0, [sp, #68]	; 0x44
    1764:	783b      	ldrb	r3, [r7, #0]
    1766:	2b00      	cmp	r3, #0
    1768:	d07c      	beq.n	1864 <_vfprintf_r+0x230>
    176a:	1c6b      	adds	r3, r5, #1
    176c:	f04f 37ff 	mov.w	r7, #4294967295
    1770:	202b      	movs	r0, #43	; 0x2b
    1772:	f04f 0c20 	mov.w	ip, #32
    1776:	2100      	movs	r1, #0
    1778:	f04f 0200 	mov.w	r2, #0
    177c:	910f      	str	r1, [sp, #60]	; 0x3c
    177e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    1782:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    1786:	786a      	ldrb	r2, [r5, #1]
    1788:	910a      	str	r1, [sp, #40]	; 0x28
    178a:	1c5d      	adds	r5, r3, #1
    178c:	f1a2 0320 	sub.w	r3, r2, #32
    1790:	2b58      	cmp	r3, #88	; 0x58
    1792:	f200 8286 	bhi.w	1ca2 <_vfprintf_r+0x66e>
    1796:	e8df f013 	tbh	[pc, r3, lsl #1]
    179a:	0298      	.short	0x0298
    179c:	02840284 	.word	0x02840284
    17a0:	028402a4 	.word	0x028402a4
    17a4:	02840284 	.word	0x02840284
    17a8:	02840284 	.word	0x02840284
    17ac:	02ad0284 	.word	0x02ad0284
    17b0:	028402ba 	.word	0x028402ba
    17b4:	02ca02c1 	.word	0x02ca02c1
    17b8:	02e70284 	.word	0x02e70284
    17bc:	02f002f0 	.word	0x02f002f0
    17c0:	02f002f0 	.word	0x02f002f0
    17c4:	02f002f0 	.word	0x02f002f0
    17c8:	02f002f0 	.word	0x02f002f0
    17cc:	028402f0 	.word	0x028402f0
    17d0:	02840284 	.word	0x02840284
    17d4:	02840284 	.word	0x02840284
    17d8:	02840284 	.word	0x02840284
    17dc:	02840284 	.word	0x02840284
    17e0:	03040284 	.word	0x03040284
    17e4:	02840326 	.word	0x02840326
    17e8:	02840326 	.word	0x02840326
    17ec:	02840284 	.word	0x02840284
    17f0:	036a0284 	.word	0x036a0284
    17f4:	02840284 	.word	0x02840284
    17f8:	02840481 	.word	0x02840481
    17fc:	02840284 	.word	0x02840284
    1800:	02840284 	.word	0x02840284
    1804:	02840414 	.word	0x02840414
    1808:	042f0284 	.word	0x042f0284
    180c:	02840284 	.word	0x02840284
    1810:	02840284 	.word	0x02840284
    1814:	02840284 	.word	0x02840284
    1818:	02840284 	.word	0x02840284
    181c:	02840284 	.word	0x02840284
    1820:	0465044f 	.word	0x0465044f
    1824:	03260326 	.word	0x03260326
    1828:	03730326 	.word	0x03730326
    182c:	02840465 	.word	0x02840465
    1830:	03790284 	.word	0x03790284
    1834:	03850284 	.word	0x03850284
    1838:	03ad0396 	.word	0x03ad0396
    183c:	0284040a 	.word	0x0284040a
    1840:	028403cc 	.word	0x028403cc
    1844:	028403f4 	.word	0x028403f4
    1848:	00c00284 	.word	0x00c00284
    184c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    1850:	4648      	mov	r0, r9
    1852:	4631      	mov	r1, r6
    1854:	320c      	adds	r2, #12
    1856:	f7ff fedf 	bl	1618 <__sprint_r>
    185a:	b958      	cbnz	r0, 1874 <_vfprintf_r+0x240>
    185c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    1860:	3404      	adds	r4, #4
    1862:	e77b      	b.n	175c <_vfprintf_r+0x128>
    1864:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    1868:	2b00      	cmp	r3, #0
    186a:	f041 8192 	bne.w	2b92 <MAIN_STACK_SIZE+0xb92>
    186e:	2300      	movs	r3, #0
    1870:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1874:	89b3      	ldrh	r3, [r6, #12]
    1876:	f013 0f40 	tst.w	r3, #64	; 0x40
    187a:	d002      	beq.n	1882 <_vfprintf_r+0x24e>
    187c:	f04f 30ff 	mov.w	r0, #4294967295
    1880:	9011      	str	r0, [sp, #68]	; 0x44
    1882:	9811      	ldr	r0, [sp, #68]	; 0x44
    1884:	b05f      	add	sp, #380	; 0x17c
    1886:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    188a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    188e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    1892:	2b00      	cmp	r3, #0
    1894:	f6ff af1b 	blt.w	16ce <_vfprintf_r+0x9a>
    1898:	6a37      	ldr	r7, [r6, #32]
    189a:	f02c 0c02 	bic.w	ip, ip, #2
    189e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    18a2:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    18a6:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    18aa:	340c      	adds	r4, #12
    18ac:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    18b0:	462a      	mov	r2, r5
    18b2:	4653      	mov	r3, sl
    18b4:	4648      	mov	r0, r9
    18b6:	4621      	mov	r1, r4
    18b8:	ad1f      	add	r5, sp, #124	; 0x7c
    18ba:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    18be:	2700      	movs	r7, #0
    18c0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    18c4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    18c8:	f44f 6580 	mov.w	r5, #1024	; 0x400
    18cc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    18d0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    18d4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    18d8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    18dc:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    18e0:	f7ff fea8 	bl	1634 <_vfprintf_r>
    18e4:	2800      	cmp	r0, #0
    18e6:	9011      	str	r0, [sp, #68]	; 0x44
    18e8:	db09      	blt.n	18fe <_vfprintf_r+0x2ca>
    18ea:	4621      	mov	r1, r4
    18ec:	4648      	mov	r0, r9
    18ee:	f002 fb93 	bl	4018 <_fflush_r>
    18f2:	9911      	ldr	r1, [sp, #68]	; 0x44
    18f4:	42b8      	cmp	r0, r7
    18f6:	bf18      	it	ne
    18f8:	f04f 31ff 	movne.w	r1, #4294967295
    18fc:	9111      	str	r1, [sp, #68]	; 0x44
    18fe:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    1902:	f013 0f40 	tst.w	r3, #64	; 0x40
    1906:	d0bc      	beq.n	1882 <_vfprintf_r+0x24e>
    1908:	89b3      	ldrh	r3, [r6, #12]
    190a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    190e:	81b3      	strh	r3, [r6, #12]
    1910:	e7b7      	b.n	1882 <_vfprintf_r+0x24e>
    1912:	4648      	mov	r0, r9
    1914:	f002 fcf0 	bl	42f8 <__sinit>
    1918:	e6a1      	b.n	165e <_vfprintf_r+0x2a>
    191a:	980a      	ldr	r0, [sp, #40]	; 0x28
    191c:	f647 1cb8 	movw	ip, #31160	; 0x79b8
    1920:	f2c0 0c00 	movt	ip, #0
    1924:	9216      	str	r2, [sp, #88]	; 0x58
    1926:	f010 0f20 	tst.w	r0, #32
    192a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    192e:	f000 836e 	beq.w	200e <MAIN_STACK_SIZE+0xe>
    1932:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1934:	1dcb      	adds	r3, r1, #7
    1936:	f023 0307 	bic.w	r3, r3, #7
    193a:	f103 0208 	add.w	r2, r3, #8
    193e:	920b      	str	r2, [sp, #44]	; 0x2c
    1940:	e9d3 ab00 	ldrd	sl, fp, [r3]
    1944:	ea5a 020b 	orrs.w	r2, sl, fp
    1948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    194a:	bf0c      	ite	eq
    194c:	2200      	moveq	r2, #0
    194e:	2201      	movne	r2, #1
    1950:	4213      	tst	r3, r2
    1952:	f040 866b 	bne.w	262c <MAIN_STACK_SIZE+0x62c>
    1956:	2302      	movs	r3, #2
    1958:	f04f 0100 	mov.w	r1, #0
    195c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    1960:	2f00      	cmp	r7, #0
    1962:	bfa2      	ittt	ge
    1964:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    1968:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    196c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    1970:	2f00      	cmp	r7, #0
    1972:	bf18      	it	ne
    1974:	f042 0201 	orrne.w	r2, r2, #1
    1978:	2a00      	cmp	r2, #0
    197a:	f000 841e 	beq.w	21ba <MAIN_STACK_SIZE+0x1ba>
    197e:	2b01      	cmp	r3, #1
    1980:	f000 85de 	beq.w	2540 <MAIN_STACK_SIZE+0x540>
    1984:	2b02      	cmp	r3, #2
    1986:	f000 85c1 	beq.w	250c <MAIN_STACK_SIZE+0x50c>
    198a:	9918      	ldr	r1, [sp, #96]	; 0x60
    198c:	9113      	str	r1, [sp, #76]	; 0x4c
    198e:	ea4f 08da 	mov.w	r8, sl, lsr #3
    1992:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    1996:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    199a:	f00a 0007 	and.w	r0, sl, #7
    199e:	46e3      	mov	fp, ip
    19a0:	46c2      	mov	sl, r8
    19a2:	3030      	adds	r0, #48	; 0x30
    19a4:	ea5a 020b 	orrs.w	r2, sl, fp
    19a8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    19ac:	d1ef      	bne.n	198e <_vfprintf_r+0x35a>
    19ae:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    19b2:	9113      	str	r1, [sp, #76]	; 0x4c
    19b4:	f01c 0f01 	tst.w	ip, #1
    19b8:	f040 868c 	bne.w	26d4 <MAIN_STACK_SIZE+0x6d4>
    19bc:	9818      	ldr	r0, [sp, #96]	; 0x60
    19be:	1a40      	subs	r0, r0, r1
    19c0:	9010      	str	r0, [sp, #64]	; 0x40
    19c2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    19c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    19c8:	9717      	str	r7, [sp, #92]	; 0x5c
    19ca:	42ba      	cmp	r2, r7
    19cc:	bfb8      	it	lt
    19ce:	463a      	movlt	r2, r7
    19d0:	920c      	str	r2, [sp, #48]	; 0x30
    19d2:	b113      	cbz	r3, 19da <_vfprintf_r+0x3a6>
    19d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    19d6:	3201      	adds	r2, #1
    19d8:	920c      	str	r2, [sp, #48]	; 0x30
    19da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    19dc:	980a      	ldr	r0, [sp, #40]	; 0x28
    19de:	f013 0302 	ands.w	r3, r3, #2
    19e2:	9315      	str	r3, [sp, #84]	; 0x54
    19e4:	bf1e      	ittt	ne
    19e6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    19ea:	f10c 0c02 	addne.w	ip, ip, #2
    19ee:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    19f2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    19f6:	9014      	str	r0, [sp, #80]	; 0x50
    19f8:	d14d      	bne.n	1a96 <_vfprintf_r+0x462>
    19fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
    19fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    19fe:	1a8f      	subs	r7, r1, r2
    1a00:	2f00      	cmp	r7, #0
    1a02:	dd48      	ble.n	1a96 <_vfprintf_r+0x462>
    1a04:	2f10      	cmp	r7, #16
    1a06:	f647 1874 	movw	r8, #31092	; 0x7974
    1a0a:	bfd8      	it	le
    1a0c:	f2c0 0800 	movtle	r8, #0
    1a10:	dd30      	ble.n	1a74 <_vfprintf_r+0x440>
    1a12:	f2c0 0800 	movt	r8, #0
    1a16:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    1a1a:	4643      	mov	r3, r8
    1a1c:	f04f 0a10 	mov.w	sl, #16
    1a20:	46a8      	mov	r8, r5
    1a22:	f10b 0b0c 	add.w	fp, fp, #12
    1a26:	461d      	mov	r5, r3
    1a28:	e002      	b.n	1a30 <_vfprintf_r+0x3fc>
    1a2a:	3f10      	subs	r7, #16
    1a2c:	2f10      	cmp	r7, #16
    1a2e:	dd1e      	ble.n	1a6e <_vfprintf_r+0x43a>
    1a30:	f8c4 a004 	str.w	sl, [r4, #4]
    1a34:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    1a38:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    1a3c:	3301      	adds	r3, #1
    1a3e:	6025      	str	r5, [r4, #0]
    1a40:	3210      	adds	r2, #16
    1a42:	2b07      	cmp	r3, #7
    1a44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    1a48:	f104 0408 	add.w	r4, r4, #8
    1a4c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1a50:	ddeb      	ble.n	1a2a <_vfprintf_r+0x3f6>
    1a52:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    1a56:	4648      	mov	r0, r9
    1a58:	4631      	mov	r1, r6
    1a5a:	465a      	mov	r2, fp
    1a5c:	3404      	adds	r4, #4
    1a5e:	f7ff fddb 	bl	1618 <__sprint_r>
    1a62:	2800      	cmp	r0, #0
    1a64:	f47f af06 	bne.w	1874 <_vfprintf_r+0x240>
    1a68:	3f10      	subs	r7, #16
    1a6a:	2f10      	cmp	r7, #16
    1a6c:	dce0      	bgt.n	1a30 <_vfprintf_r+0x3fc>
    1a6e:	462b      	mov	r3, r5
    1a70:	4645      	mov	r5, r8
    1a72:	4698      	mov	r8, r3
    1a74:	6067      	str	r7, [r4, #4]
    1a76:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    1a7a:	f8c4 8000 	str.w	r8, [r4]
    1a7e:	1c5a      	adds	r2, r3, #1
    1a80:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    1a84:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    1a88:	19db      	adds	r3, r3, r7
    1a8a:	2a07      	cmp	r2, #7
    1a8c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    1a90:	f300 858a 	bgt.w	25a8 <MAIN_STACK_SIZE+0x5a8>
    1a94:	3408      	adds	r4, #8
    1a96:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    1a9a:	b19b      	cbz	r3, 1ac4 <_vfprintf_r+0x490>
    1a9c:	2301      	movs	r3, #1
    1a9e:	6063      	str	r3, [r4, #4]
    1aa0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    1aa4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    1aa8:	3207      	adds	r2, #7
    1aaa:	6022      	str	r2, [r4, #0]
    1aac:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    1ab0:	3301      	adds	r3, #1
    1ab2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1ab6:	3201      	adds	r2, #1
    1ab8:	2b07      	cmp	r3, #7
    1aba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    1abe:	f300 84b6 	bgt.w	242e <MAIN_STACK_SIZE+0x42e>
    1ac2:	3408      	adds	r4, #8
    1ac4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    1ac6:	b19b      	cbz	r3, 1af0 <_vfprintf_r+0x4bc>
    1ac8:	2302      	movs	r3, #2
    1aca:	6063      	str	r3, [r4, #4]
    1acc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    1ad0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    1ad4:	3204      	adds	r2, #4
    1ad6:	6022      	str	r2, [r4, #0]
    1ad8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    1adc:	3301      	adds	r3, #1
    1ade:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1ae2:	3202      	adds	r2, #2
    1ae4:	2b07      	cmp	r3, #7
    1ae6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    1aea:	f300 84af 	bgt.w	244c <MAIN_STACK_SIZE+0x44c>
    1aee:	3408      	adds	r4, #8
    1af0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    1af4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    1af8:	f000 8376 	beq.w	21e8 <MAIN_STACK_SIZE+0x1e8>
    1afc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    1afe:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1b00:	1a9f      	subs	r7, r3, r2
    1b02:	2f00      	cmp	r7, #0
    1b04:	dd43      	ble.n	1b8e <_vfprintf_r+0x55a>
    1b06:	2f10      	cmp	r7, #16
    1b08:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 2698 <MAIN_STACK_SIZE+0x698>
    1b0c:	dd2e      	ble.n	1b6c <_vfprintf_r+0x538>
    1b0e:	4643      	mov	r3, r8
    1b10:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    1b14:	46a8      	mov	r8, r5
    1b16:	f04f 0a10 	mov.w	sl, #16
    1b1a:	f10b 0b0c 	add.w	fp, fp, #12
    1b1e:	461d      	mov	r5, r3
    1b20:	e002      	b.n	1b28 <_vfprintf_r+0x4f4>
    1b22:	3f10      	subs	r7, #16
    1b24:	2f10      	cmp	r7, #16
    1b26:	dd1e      	ble.n	1b66 <_vfprintf_r+0x532>
    1b28:	f8c4 a004 	str.w	sl, [r4, #4]
    1b2c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    1b30:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    1b34:	3301      	adds	r3, #1
    1b36:	6025      	str	r5, [r4, #0]
    1b38:	3210      	adds	r2, #16
    1b3a:	2b07      	cmp	r3, #7
    1b3c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    1b40:	f104 0408 	add.w	r4, r4, #8
    1b44:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1b48:	ddeb      	ble.n	1b22 <_vfprintf_r+0x4ee>
    1b4a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    1b4e:	4648      	mov	r0, r9
    1b50:	4631      	mov	r1, r6
    1b52:	465a      	mov	r2, fp
    1b54:	3404      	adds	r4, #4
    1b56:	f7ff fd5f 	bl	1618 <__sprint_r>
    1b5a:	2800      	cmp	r0, #0
    1b5c:	f47f ae8a 	bne.w	1874 <_vfprintf_r+0x240>
    1b60:	3f10      	subs	r7, #16
    1b62:	2f10      	cmp	r7, #16
    1b64:	dce0      	bgt.n	1b28 <_vfprintf_r+0x4f4>
    1b66:	462b      	mov	r3, r5
    1b68:	4645      	mov	r5, r8
    1b6a:	4698      	mov	r8, r3
    1b6c:	6067      	str	r7, [r4, #4]
    1b6e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    1b72:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    1b76:	3301      	adds	r3, #1
    1b78:	f8c4 8000 	str.w	r8, [r4]
    1b7c:	19d2      	adds	r2, r2, r7
    1b7e:	2b07      	cmp	r3, #7
    1b80:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    1b84:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1b88:	f300 8442 	bgt.w	2410 <MAIN_STACK_SIZE+0x410>
    1b8c:	3408      	adds	r4, #8
    1b8e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    1b92:	f41c 7f80 	tst.w	ip, #256	; 0x100
    1b96:	f040 829d 	bne.w	20d4 <MAIN_STACK_SIZE+0xd4>
    1b9a:	9810      	ldr	r0, [sp, #64]	; 0x40
    1b9c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    1b9e:	6060      	str	r0, [r4, #4]
    1ba0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    1ba4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    1ba8:	3301      	adds	r3, #1
    1baa:	6021      	str	r1, [r4, #0]
    1bac:	1812      	adds	r2, r2, r0
    1bae:	2b07      	cmp	r3, #7
    1bb0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1bb4:	bfd8      	it	le
    1bb6:	f104 0308 	addle.w	r3, r4, #8
    1bba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    1bbe:	f300 839b 	bgt.w	22f8 <MAIN_STACK_SIZE+0x2f8>
    1bc2:	990a      	ldr	r1, [sp, #40]	; 0x28
    1bc4:	f011 0f04 	tst.w	r1, #4
    1bc8:	d055      	beq.n	1c76 <_vfprintf_r+0x642>
    1bca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    1bcc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    1bd0:	ebcc 0702 	rsb	r7, ip, r2
    1bd4:	2f00      	cmp	r7, #0
    1bd6:	dd4e      	ble.n	1c76 <_vfprintf_r+0x642>
    1bd8:	2f10      	cmp	r7, #16
    1bda:	f647 1874 	movw	r8, #31092	; 0x7974
    1bde:	bfd8      	it	le
    1be0:	f2c0 0800 	movtle	r8, #0
    1be4:	dd2e      	ble.n	1c44 <_vfprintf_r+0x610>
    1be6:	f2c0 0800 	movt	r8, #0
    1bea:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    1bee:	4642      	mov	r2, r8
    1bf0:	2410      	movs	r4, #16
    1bf2:	46a8      	mov	r8, r5
    1bf4:	f10a 0a0c 	add.w	sl, sl, #12
    1bf8:	4615      	mov	r5, r2
    1bfa:	e002      	b.n	1c02 <_vfprintf_r+0x5ce>
    1bfc:	3f10      	subs	r7, #16
    1bfe:	2f10      	cmp	r7, #16
    1c00:	dd1d      	ble.n	1c3e <_vfprintf_r+0x60a>
    1c02:	605c      	str	r4, [r3, #4]
    1c04:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    1c08:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    1c0c:	3201      	adds	r2, #1
    1c0e:	601d      	str	r5, [r3, #0]
    1c10:	3110      	adds	r1, #16
    1c12:	2a07      	cmp	r2, #7
    1c14:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    1c18:	f103 0308 	add.w	r3, r3, #8
    1c1c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    1c20:	ddec      	ble.n	1bfc <_vfprintf_r+0x5c8>
    1c22:	4648      	mov	r0, r9
    1c24:	4631      	mov	r1, r6
    1c26:	4652      	mov	r2, sl
    1c28:	f7ff fcf6 	bl	1618 <__sprint_r>
    1c2c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    1c30:	3304      	adds	r3, #4
    1c32:	2800      	cmp	r0, #0
    1c34:	f47f ae1e 	bne.w	1874 <_vfprintf_r+0x240>
    1c38:	3f10      	subs	r7, #16
    1c3a:	2f10      	cmp	r7, #16
    1c3c:	dce1      	bgt.n	1c02 <_vfprintf_r+0x5ce>
    1c3e:	462a      	mov	r2, r5
    1c40:	4645      	mov	r5, r8
    1c42:	4690      	mov	r8, r2
    1c44:	605f      	str	r7, [r3, #4]
    1c46:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    1c4a:	f8c3 8000 	str.w	r8, [r3]
    1c4e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    1c52:	3201      	adds	r2, #1
    1c54:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    1c58:	18fb      	adds	r3, r7, r3
    1c5a:	2a07      	cmp	r2, #7
    1c5c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    1c60:	dd0b      	ble.n	1c7a <_vfprintf_r+0x646>
    1c62:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    1c66:	4648      	mov	r0, r9
    1c68:	4631      	mov	r1, r6
    1c6a:	320c      	adds	r2, #12
    1c6c:	f7ff fcd4 	bl	1618 <__sprint_r>
    1c70:	2800      	cmp	r0, #0
    1c72:	f47f adff 	bne.w	1874 <_vfprintf_r+0x240>
    1c76:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    1c7a:	9811      	ldr	r0, [sp, #68]	; 0x44
    1c7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    1c7e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    1c80:	428a      	cmp	r2, r1
    1c82:	bfac      	ite	ge
    1c84:	1880      	addge	r0, r0, r2
    1c86:	1840      	addlt	r0, r0, r1
    1c88:	9011      	str	r0, [sp, #68]	; 0x44
    1c8a:	2b00      	cmp	r3, #0
    1c8c:	f040 8342 	bne.w	2314 <MAIN_STACK_SIZE+0x314>
    1c90:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    1c94:	2300      	movs	r3, #0
    1c96:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    1c9a:	3404      	adds	r4, #4
    1c9c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    1ca0:	e530      	b.n	1704 <_vfprintf_r+0xd0>
    1ca2:	9216      	str	r2, [sp, #88]	; 0x58
    1ca4:	2a00      	cmp	r2, #0
    1ca6:	f43f addd 	beq.w	1864 <_vfprintf_r+0x230>
    1caa:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    1cae:	2301      	movs	r3, #1
    1cb0:	f04f 0c00 	mov.w	ip, #0
    1cb4:	3004      	adds	r0, #4
    1cb6:	930c      	str	r3, [sp, #48]	; 0x30
    1cb8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    1cbc:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    1cc0:	9013      	str	r0, [sp, #76]	; 0x4c
    1cc2:	9310      	str	r3, [sp, #64]	; 0x40
    1cc4:	2100      	movs	r1, #0
    1cc6:	9117      	str	r1, [sp, #92]	; 0x5c
    1cc8:	e687      	b.n	19da <_vfprintf_r+0x3a6>
    1cca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    1cce:	2b00      	cmp	r3, #0
    1cd0:	f040 852b 	bne.w	272a <MAIN_STACK_SIZE+0x72a>
    1cd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1cd6:	462b      	mov	r3, r5
    1cd8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    1cdc:	782a      	ldrb	r2, [r5, #0]
    1cde:	910b      	str	r1, [sp, #44]	; 0x2c
    1ce0:	e553      	b.n	178a <_vfprintf_r+0x156>
    1ce2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1ce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1ce6:	f043 0301 	orr.w	r3, r3, #1
    1cea:	930a      	str	r3, [sp, #40]	; 0x28
    1cec:	462b      	mov	r3, r5
    1cee:	782a      	ldrb	r2, [r5, #0]
    1cf0:	910b      	str	r1, [sp, #44]	; 0x2c
    1cf2:	e54a      	b.n	178a <_vfprintf_r+0x156>
    1cf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1cf6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1cf8:	6809      	ldr	r1, [r1, #0]
    1cfa:	910f      	str	r1, [sp, #60]	; 0x3c
    1cfc:	1d11      	adds	r1, r2, #4
    1cfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1d00:	2b00      	cmp	r3, #0
    1d02:	f2c0 8780 	blt.w	2c06 <MAIN_STACK_SIZE+0xc06>
    1d06:	782a      	ldrb	r2, [r5, #0]
    1d08:	462b      	mov	r3, r5
    1d0a:	910b      	str	r1, [sp, #44]	; 0x2c
    1d0c:	e53d      	b.n	178a <_vfprintf_r+0x156>
    1d0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1d10:	462b      	mov	r3, r5
    1d12:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    1d16:	782a      	ldrb	r2, [r5, #0]
    1d18:	910b      	str	r1, [sp, #44]	; 0x2c
    1d1a:	e536      	b.n	178a <_vfprintf_r+0x156>
    1d1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1d1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d20:	f043 0304 	orr.w	r3, r3, #4
    1d24:	930a      	str	r3, [sp, #40]	; 0x28
    1d26:	462b      	mov	r3, r5
    1d28:	782a      	ldrb	r2, [r5, #0]
    1d2a:	910b      	str	r1, [sp, #44]	; 0x2c
    1d2c:	e52d      	b.n	178a <_vfprintf_r+0x156>
    1d2e:	462b      	mov	r3, r5
    1d30:	f813 2b01 	ldrb.w	r2, [r3], #1
    1d34:	2a2a      	cmp	r2, #42	; 0x2a
    1d36:	f001 80cd 	beq.w	2ed4 <MAIN_STACK_SIZE+0xed4>
    1d3a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    1d3e:	2909      	cmp	r1, #9
    1d40:	f201 8037 	bhi.w	2db2 <MAIN_STACK_SIZE+0xdb2>
    1d44:	3502      	adds	r5, #2
    1d46:	2700      	movs	r7, #0
    1d48:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    1d4c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    1d50:	462b      	mov	r3, r5
    1d52:	3501      	adds	r5, #1
    1d54:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    1d58:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    1d5c:	2909      	cmp	r1, #9
    1d5e:	d9f3      	bls.n	1d48 <_vfprintf_r+0x714>
    1d60:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    1d64:	461d      	mov	r5, r3
    1d66:	e511      	b.n	178c <_vfprintf_r+0x158>
    1d68:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1d6a:	462b      	mov	r3, r5
    1d6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    1d6e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1d72:	920a      	str	r2, [sp, #40]	; 0x28
    1d74:	782a      	ldrb	r2, [r5, #0]
    1d76:	910b      	str	r1, [sp, #44]	; 0x2c
    1d78:	e507      	b.n	178a <_vfprintf_r+0x156>
    1d7a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    1d7e:	f04f 0800 	mov.w	r8, #0
    1d82:	462b      	mov	r3, r5
    1d84:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    1d88:	f813 2b01 	ldrb.w	r2, [r3], #1
    1d8c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    1d90:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    1d94:	461d      	mov	r5, r3
    1d96:	2909      	cmp	r1, #9
    1d98:	d9f3      	bls.n	1d82 <_vfprintf_r+0x74e>
    1d9a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    1d9e:	461d      	mov	r5, r3
    1da0:	e4f4      	b.n	178c <_vfprintf_r+0x158>
    1da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1da4:	9216      	str	r2, [sp, #88]	; 0x58
    1da6:	f043 0310 	orr.w	r3, r3, #16
    1daa:	930a      	str	r3, [sp, #40]	; 0x28
    1dac:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    1db0:	f01c 0f20 	tst.w	ip, #32
    1db4:	f000 815d 	beq.w	2072 <MAIN_STACK_SIZE+0x72>
    1db8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1dba:	1dc3      	adds	r3, r0, #7
    1dbc:	f023 0307 	bic.w	r3, r3, #7
    1dc0:	f103 0108 	add.w	r1, r3, #8
    1dc4:	910b      	str	r1, [sp, #44]	; 0x2c
    1dc6:	e9d3 ab00 	ldrd	sl, fp, [r3]
    1dca:	f1ba 0f00 	cmp.w	sl, #0
    1dce:	f17b 0200 	sbcs.w	r2, fp, #0
    1dd2:	f2c0 849b 	blt.w	270c <MAIN_STACK_SIZE+0x70c>
    1dd6:	ea5a 030b 	orrs.w	r3, sl, fp
    1dda:	f04f 0301 	mov.w	r3, #1
    1dde:	bf0c      	ite	eq
    1de0:	2200      	moveq	r2, #0
    1de2:	2201      	movne	r2, #1
    1de4:	e5bc      	b.n	1960 <_vfprintf_r+0x32c>
    1de6:	980a      	ldr	r0, [sp, #40]	; 0x28
    1de8:	9216      	str	r2, [sp, #88]	; 0x58
    1dea:	f010 0f08 	tst.w	r0, #8
    1dee:	f000 84ed 	beq.w	27cc <MAIN_STACK_SIZE+0x7cc>
    1df2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1df4:	1dcb      	adds	r3, r1, #7
    1df6:	f023 0307 	bic.w	r3, r3, #7
    1dfa:	f103 0208 	add.w	r2, r3, #8
    1dfe:	920b      	str	r2, [sp, #44]	; 0x2c
    1e00:	f8d3 8004 	ldr.w	r8, [r3, #4]
    1e04:	f8d3 a000 	ldr.w	sl, [r3]
    1e08:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    1e0c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    1e10:	4650      	mov	r0, sl
    1e12:	4641      	mov	r1, r8
    1e14:	f004 f930 	bl	6078 <__isinfd>
    1e18:	4683      	mov	fp, r0
    1e1a:	2800      	cmp	r0, #0
    1e1c:	f000 8599 	beq.w	2952 <MAIN_STACK_SIZE+0x952>
    1e20:	4650      	mov	r0, sl
    1e22:	2200      	movs	r2, #0
    1e24:	2300      	movs	r3, #0
    1e26:	4641      	mov	r1, r8
    1e28:	f005 f926 	bl	7078 <__aeabi_dcmplt>
    1e2c:	2800      	cmp	r0, #0
    1e2e:	f040 850b 	bne.w	2848 <MAIN_STACK_SIZE+0x848>
    1e32:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    1e36:	f647 11ac 	movw	r1, #31148	; 0x79ac
    1e3a:	f647 12a8 	movw	r2, #31144	; 0x79a8
    1e3e:	9816      	ldr	r0, [sp, #88]	; 0x58
    1e40:	f2c0 0100 	movt	r1, #0
    1e44:	f2c0 0200 	movt	r2, #0
    1e48:	f04f 0c03 	mov.w	ip, #3
    1e4c:	2847      	cmp	r0, #71	; 0x47
    1e4e:	bfd8      	it	le
    1e50:	4611      	movle	r1, r2
    1e52:	9113      	str	r1, [sp, #76]	; 0x4c
    1e54:	990a      	ldr	r1, [sp, #40]	; 0x28
    1e56:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    1e5a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    1e5e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    1e62:	910a      	str	r1, [sp, #40]	; 0x28
    1e64:	f04f 0c00 	mov.w	ip, #0
    1e68:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    1e6c:	e5b1      	b.n	19d2 <_vfprintf_r+0x39e>
    1e6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e72:	f043 0308 	orr.w	r3, r3, #8
    1e76:	930a      	str	r3, [sp, #40]	; 0x28
    1e78:	462b      	mov	r3, r5
    1e7a:	782a      	ldrb	r2, [r5, #0]
    1e7c:	910b      	str	r1, [sp, #44]	; 0x2c
    1e7e:	e484      	b.n	178a <_vfprintf_r+0x156>
    1e80:	990a      	ldr	r1, [sp, #40]	; 0x28
    1e82:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    1e86:	910a      	str	r1, [sp, #40]	; 0x28
    1e88:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1e8a:	e73c      	b.n	1d06 <_vfprintf_r+0x6d2>
    1e8c:	782a      	ldrb	r2, [r5, #0]
    1e8e:	2a6c      	cmp	r2, #108	; 0x6c
    1e90:	f000 8555 	beq.w	293e <MAIN_STACK_SIZE+0x93e>
    1e94:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e98:	910b      	str	r1, [sp, #44]	; 0x2c
    1e9a:	f043 0310 	orr.w	r3, r3, #16
    1e9e:	930a      	str	r3, [sp, #40]	; 0x28
    1ea0:	462b      	mov	r3, r5
    1ea2:	e472      	b.n	178a <_vfprintf_r+0x156>
    1ea4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    1ea6:	f012 0f20 	tst.w	r2, #32
    1eaa:	f000 8482 	beq.w	27b2 <MAIN_STACK_SIZE+0x7b2>
    1eae:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1eb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    1eb2:	6803      	ldr	r3, [r0, #0]
    1eb4:	4610      	mov	r0, r2
    1eb6:	ea4f 71e0 	mov.w	r1, r0, asr #31
    1eba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1ebc:	e9c3 0100 	strd	r0, r1, [r3]
    1ec0:	f102 0a04 	add.w	sl, r2, #4
    1ec4:	e41e      	b.n	1704 <_vfprintf_r+0xd0>
    1ec6:	9216      	str	r2, [sp, #88]	; 0x58
    1ec8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    1eca:	f012 0320 	ands.w	r3, r2, #32
    1ece:	f000 80ef 	beq.w	20b0 <MAIN_STACK_SIZE+0xb0>
    1ed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1ed4:	1dda      	adds	r2, r3, #7
    1ed6:	2300      	movs	r3, #0
    1ed8:	f022 0207 	bic.w	r2, r2, #7
    1edc:	f102 0c08 	add.w	ip, r2, #8
    1ee0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    1ee4:	e9d2 ab00 	ldrd	sl, fp, [r2]
    1ee8:	ea5a 000b 	orrs.w	r0, sl, fp
    1eec:	bf0c      	ite	eq
    1eee:	2200      	moveq	r2, #0
    1ef0:	2201      	movne	r2, #1
    1ef2:	e531      	b.n	1958 <_vfprintf_r+0x324>
    1ef4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1ef6:	2178      	movs	r1, #120	; 0x78
    1ef8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    1efc:	9116      	str	r1, [sp, #88]	; 0x58
    1efe:	6803      	ldr	r3, [r0, #0]
    1f00:	f647 10b8 	movw	r0, #31160	; 0x79b8
    1f04:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    1f08:	2130      	movs	r1, #48	; 0x30
    1f0a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    1f0e:	f04c 0c02 	orr.w	ip, ip, #2
    1f12:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1f14:	1e1a      	subs	r2, r3, #0
    1f16:	bf18      	it	ne
    1f18:	2201      	movne	r2, #1
    1f1a:	f2c0 0000 	movt	r0, #0
    1f1e:	469a      	mov	sl, r3
    1f20:	f04f 0b00 	mov.w	fp, #0
    1f24:	3104      	adds	r1, #4
    1f26:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    1f2a:	9019      	str	r0, [sp, #100]	; 0x64
    1f2c:	2302      	movs	r3, #2
    1f2e:	910b      	str	r1, [sp, #44]	; 0x2c
    1f30:	e512      	b.n	1958 <_vfprintf_r+0x324>
    1f32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1f34:	9216      	str	r2, [sp, #88]	; 0x58
    1f36:	f04f 0200 	mov.w	r2, #0
    1f3a:	1d18      	adds	r0, r3, #4
    1f3c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    1f40:	681b      	ldr	r3, [r3, #0]
    1f42:	900b      	str	r0, [sp, #44]	; 0x2c
    1f44:	9313      	str	r3, [sp, #76]	; 0x4c
    1f46:	2b00      	cmp	r3, #0
    1f48:	f000 86c6 	beq.w	2cd8 <MAIN_STACK_SIZE+0xcd8>
    1f4c:	2f00      	cmp	r7, #0
    1f4e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    1f50:	f2c0 868f 	blt.w	2c72 <MAIN_STACK_SIZE+0xc72>
    1f54:	2100      	movs	r1, #0
    1f56:	463a      	mov	r2, r7
    1f58:	f003 f8a6 	bl	50a8 <memchr>
    1f5c:	4603      	mov	r3, r0
    1f5e:	2800      	cmp	r0, #0
    1f60:	f000 86f5 	beq.w	2d4e <MAIN_STACK_SIZE+0xd4e>
    1f64:	9813      	ldr	r0, [sp, #76]	; 0x4c
    1f66:	1a1b      	subs	r3, r3, r0
    1f68:	9310      	str	r3, [sp, #64]	; 0x40
    1f6a:	42bb      	cmp	r3, r7
    1f6c:	f340 85be 	ble.w	2aec <MAIN_STACK_SIZE+0xaec>
    1f70:	9710      	str	r7, [sp, #64]	; 0x40
    1f72:	2100      	movs	r1, #0
    1f74:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    1f78:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    1f7c:	970c      	str	r7, [sp, #48]	; 0x30
    1f7e:	9117      	str	r1, [sp, #92]	; 0x5c
    1f80:	e527      	b.n	19d2 <_vfprintf_r+0x39e>
    1f82:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    1f86:	9216      	str	r2, [sp, #88]	; 0x58
    1f88:	f01c 0f20 	tst.w	ip, #32
    1f8c:	d023      	beq.n	1fd6 <_vfprintf_r+0x9a2>
    1f8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1f90:	2301      	movs	r3, #1
    1f92:	1dc2      	adds	r2, r0, #7
    1f94:	f022 0207 	bic.w	r2, r2, #7
    1f98:	f102 0108 	add.w	r1, r2, #8
    1f9c:	910b      	str	r1, [sp, #44]	; 0x2c
    1f9e:	e9d2 ab00 	ldrd	sl, fp, [r2]
    1fa2:	ea5a 020b 	orrs.w	r2, sl, fp
    1fa6:	bf0c      	ite	eq
    1fa8:	2200      	moveq	r2, #0
    1faa:	2201      	movne	r2, #1
    1fac:	e4d4      	b.n	1958 <_vfprintf_r+0x324>
    1fae:	990a      	ldr	r1, [sp, #40]	; 0x28
    1fb0:	462b      	mov	r3, r5
    1fb2:	f041 0120 	orr.w	r1, r1, #32
    1fb6:	910a      	str	r1, [sp, #40]	; 0x28
    1fb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1fba:	782a      	ldrb	r2, [r5, #0]
    1fbc:	910b      	str	r1, [sp, #44]	; 0x2c
    1fbe:	f7ff bbe4 	b.w	178a <_vfprintf_r+0x156>
    1fc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1fc4:	9216      	str	r2, [sp, #88]	; 0x58
    1fc6:	f043 0310 	orr.w	r3, r3, #16
    1fca:	930a      	str	r3, [sp, #40]	; 0x28
    1fcc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    1fd0:	f01c 0f20 	tst.w	ip, #32
    1fd4:	d1db      	bne.n	1f8e <_vfprintf_r+0x95a>
    1fd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1fd8:	f013 0f10 	tst.w	r3, #16
    1fdc:	f000 83d5 	beq.w	278a <MAIN_STACK_SIZE+0x78a>
    1fe0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1fe2:	2301      	movs	r3, #1
    1fe4:	1d02      	adds	r2, r0, #4
    1fe6:	920b      	str	r2, [sp, #44]	; 0x2c
    1fe8:	6801      	ldr	r1, [r0, #0]
    1fea:	1e0a      	subs	r2, r1, #0
    1fec:	bf18      	it	ne
    1fee:	2201      	movne	r2, #1
    1ff0:	468a      	mov	sl, r1
    1ff2:	f04f 0b00 	mov.w	fp, #0
    1ff6:	e4af      	b.n	1958 <_vfprintf_r+0x324>
    1ff8:	980a      	ldr	r0, [sp, #40]	; 0x28
    1ffa:	9216      	str	r2, [sp, #88]	; 0x58
    1ffc:	f647 1294 	movw	r2, #31124	; 0x7994
    2000:	f010 0f20 	tst.w	r0, #32
    2004:	f2c0 0200 	movt	r2, #0
    2008:	9219      	str	r2, [sp, #100]	; 0x64
    200a:	f47f ac92 	bne.w	1932 <_vfprintf_r+0x2fe>
    200e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2010:	f013 0f10 	tst.w	r3, #16
    2014:	f040 831a 	bne.w	264c <MAIN_STACK_SIZE+0x64c>
    2018:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    201a:	f012 0f40 	tst.w	r2, #64	; 0x40
    201e:	f000 8315 	beq.w	264c <MAIN_STACK_SIZE+0x64c>
    2022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2024:	f103 0c04 	add.w	ip, r3, #4
    2028:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    202c:	f8b3 a000 	ldrh.w	sl, [r3]
    2030:	46d2      	mov	sl, sl
    2032:	f04f 0b00 	mov.w	fp, #0
    2036:	e485      	b.n	1944 <_vfprintf_r+0x310>
    2038:	9216      	str	r2, [sp, #88]	; 0x58
    203a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    203e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2040:	f04f 0c01 	mov.w	ip, #1
    2044:	f04f 0000 	mov.w	r0, #0
    2048:	3104      	adds	r1, #4
    204a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    204e:	6813      	ldr	r3, [r2, #0]
    2050:	3204      	adds	r2, #4
    2052:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    2056:	920b      	str	r2, [sp, #44]	; 0x2c
    2058:	9113      	str	r1, [sp, #76]	; 0x4c
    205a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    205e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    2062:	e62f      	b.n	1cc4 <_vfprintf_r+0x690>
    2064:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    2068:	9216      	str	r2, [sp, #88]	; 0x58
    206a:	f01c 0f20 	tst.w	ip, #32
    206e:	f47f aea3 	bne.w	1db8 <_vfprintf_r+0x784>
    2072:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2074:	f012 0f10 	tst.w	r2, #16
    2078:	f040 82f1 	bne.w	265e <MAIN_STACK_SIZE+0x65e>
    207c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    207e:	f012 0f40 	tst.w	r2, #64	; 0x40
    2082:	f000 82ec 	beq.w	265e <MAIN_STACK_SIZE+0x65e>
    2086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2088:	f103 0c04 	add.w	ip, r3, #4
    208c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    2090:	f9b3 a000 	ldrsh.w	sl, [r3]
    2094:	46d2      	mov	sl, sl
    2096:	ea4f 7bea 	mov.w	fp, sl, asr #31
    209a:	e696      	b.n	1dca <_vfprintf_r+0x796>
    209c:	990a      	ldr	r1, [sp, #40]	; 0x28
    209e:	9216      	str	r2, [sp, #88]	; 0x58
    20a0:	f041 0110 	orr.w	r1, r1, #16
    20a4:	910a      	str	r1, [sp, #40]	; 0x28
    20a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    20a8:	f012 0320 	ands.w	r3, r2, #32
    20ac:	f47f af11 	bne.w	1ed2 <_vfprintf_r+0x89e>
    20b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    20b2:	f011 0210 	ands.w	r2, r1, #16
    20b6:	f000 8354 	beq.w	2762 <MAIN_STACK_SIZE+0x762>
    20ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    20bc:	f102 0c04 	add.w	ip, r2, #4
    20c0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    20c4:	6811      	ldr	r1, [r2, #0]
    20c6:	1e0a      	subs	r2, r1, #0
    20c8:	bf18      	it	ne
    20ca:	2201      	movne	r2, #1
    20cc:	468a      	mov	sl, r1
    20ce:	f04f 0b00 	mov.w	fp, #0
    20d2:	e441      	b.n	1958 <_vfprintf_r+0x324>
    20d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    20d6:	2a65      	cmp	r2, #101	; 0x65
    20d8:	f340 8128 	ble.w	232c <MAIN_STACK_SIZE+0x32c>
    20dc:	9812      	ldr	r0, [sp, #72]	; 0x48
    20de:	2200      	movs	r2, #0
    20e0:	2300      	movs	r3, #0
    20e2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    20e4:	f004 ffbe 	bl	7064 <__aeabi_dcmpeq>
    20e8:	2800      	cmp	r0, #0
    20ea:	f000 81be 	beq.w	246a <MAIN_STACK_SIZE+0x46a>
    20ee:	2301      	movs	r3, #1
    20f0:	6063      	str	r3, [r4, #4]
    20f2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    20f6:	f647 13d4 	movw	r3, #31188	; 0x79d4
    20fa:	f2c0 0300 	movt	r3, #0
    20fe:	6023      	str	r3, [r4, #0]
    2100:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    2104:	3201      	adds	r2, #1
    2106:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    210a:	3301      	adds	r3, #1
    210c:	2a07      	cmp	r2, #7
    210e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    2112:	bfd8      	it	le
    2114:	f104 0308 	addle.w	r3, r4, #8
    2118:	f300 839b 	bgt.w	2852 <MAIN_STACK_SIZE+0x852>
    211c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    2120:	981a      	ldr	r0, [sp, #104]	; 0x68
    2122:	4282      	cmp	r2, r0
    2124:	db04      	blt.n	2130 <MAIN_STACK_SIZE+0x130>
    2126:	990a      	ldr	r1, [sp, #40]	; 0x28
    2128:	f011 0f01 	tst.w	r1, #1
    212c:	f43f ad49 	beq.w	1bc2 <_vfprintf_r+0x58e>
    2130:	2201      	movs	r2, #1
    2132:	605a      	str	r2, [r3, #4]
    2134:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2138:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    213c:	3201      	adds	r2, #1
    213e:	981d      	ldr	r0, [sp, #116]	; 0x74
    2140:	3101      	adds	r1, #1
    2142:	2a07      	cmp	r2, #7
    2144:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    2148:	6018      	str	r0, [r3, #0]
    214a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    214e:	f300 855f 	bgt.w	2c10 <MAIN_STACK_SIZE+0xc10>
    2152:	3308      	adds	r3, #8
    2154:	991a      	ldr	r1, [sp, #104]	; 0x68
    2156:	1e4f      	subs	r7, r1, #1
    2158:	2f00      	cmp	r7, #0
    215a:	f77f ad32 	ble.w	1bc2 <_vfprintf_r+0x58e>
    215e:	2f10      	cmp	r7, #16
    2160:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 2698 <MAIN_STACK_SIZE+0x698>
    2164:	f340 82ea 	ble.w	273c <MAIN_STACK_SIZE+0x73c>
    2168:	4642      	mov	r2, r8
    216a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    216e:	46a8      	mov	r8, r5
    2170:	2410      	movs	r4, #16
    2172:	f10a 0a0c 	add.w	sl, sl, #12
    2176:	4615      	mov	r5, r2
    2178:	e003      	b.n	2182 <MAIN_STACK_SIZE+0x182>
    217a:	3f10      	subs	r7, #16
    217c:	2f10      	cmp	r7, #16
    217e:	f340 82da 	ble.w	2736 <MAIN_STACK_SIZE+0x736>
    2182:	605c      	str	r4, [r3, #4]
    2184:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2188:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    218c:	3201      	adds	r2, #1
    218e:	601d      	str	r5, [r3, #0]
    2190:	3110      	adds	r1, #16
    2192:	2a07      	cmp	r2, #7
    2194:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    2198:	f103 0308 	add.w	r3, r3, #8
    219c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    21a0:	ddeb      	ble.n	217a <MAIN_STACK_SIZE+0x17a>
    21a2:	4648      	mov	r0, r9
    21a4:	4631      	mov	r1, r6
    21a6:	4652      	mov	r2, sl
    21a8:	f7ff fa36 	bl	1618 <__sprint_r>
    21ac:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    21b0:	3304      	adds	r3, #4
    21b2:	2800      	cmp	r0, #0
    21b4:	d0e1      	beq.n	217a <MAIN_STACK_SIZE+0x17a>
    21b6:	f7ff bb5d 	b.w	1874 <_vfprintf_r+0x240>
    21ba:	b97b      	cbnz	r3, 21dc <MAIN_STACK_SIZE+0x1dc>
    21bc:	990a      	ldr	r1, [sp, #40]	; 0x28
    21be:	f011 0f01 	tst.w	r1, #1
    21c2:	d00b      	beq.n	21dc <MAIN_STACK_SIZE+0x1dc>
    21c4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    21c8:	2330      	movs	r3, #48	; 0x30
    21ca:	3204      	adds	r2, #4
    21cc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    21d0:	3227      	adds	r2, #39	; 0x27
    21d2:	2301      	movs	r3, #1
    21d4:	9213      	str	r2, [sp, #76]	; 0x4c
    21d6:	9310      	str	r3, [sp, #64]	; 0x40
    21d8:	f7ff bbf3 	b.w	19c2 <_vfprintf_r+0x38e>
    21dc:	9818      	ldr	r0, [sp, #96]	; 0x60
    21de:	2100      	movs	r1, #0
    21e0:	9110      	str	r1, [sp, #64]	; 0x40
    21e2:	9013      	str	r0, [sp, #76]	; 0x4c
    21e4:	f7ff bbed 	b.w	19c2 <_vfprintf_r+0x38e>
    21e8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    21ea:	990c      	ldr	r1, [sp, #48]	; 0x30
    21ec:	1a47      	subs	r7, r0, r1
    21ee:	2f00      	cmp	r7, #0
    21f0:	f77f ac84 	ble.w	1afc <_vfprintf_r+0x4c8>
    21f4:	2f10      	cmp	r7, #16
    21f6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 2698 <MAIN_STACK_SIZE+0x698>
    21fa:	dd2e      	ble.n	225a <MAIN_STACK_SIZE+0x25a>
    21fc:	4643      	mov	r3, r8
    21fe:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    2202:	46a8      	mov	r8, r5
    2204:	f04f 0a10 	mov.w	sl, #16
    2208:	f10b 0b0c 	add.w	fp, fp, #12
    220c:	461d      	mov	r5, r3
    220e:	e002      	b.n	2216 <MAIN_STACK_SIZE+0x216>
    2210:	3f10      	subs	r7, #16
    2212:	2f10      	cmp	r7, #16
    2214:	dd1e      	ble.n	2254 <MAIN_STACK_SIZE+0x254>
    2216:	f8c4 a004 	str.w	sl, [r4, #4]
    221a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    221e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2222:	3301      	adds	r3, #1
    2224:	6025      	str	r5, [r4, #0]
    2226:	3210      	adds	r2, #16
    2228:	2b07      	cmp	r3, #7
    222a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    222e:	f104 0408 	add.w	r4, r4, #8
    2232:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2236:	ddeb      	ble.n	2210 <MAIN_STACK_SIZE+0x210>
    2238:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    223c:	4648      	mov	r0, r9
    223e:	4631      	mov	r1, r6
    2240:	465a      	mov	r2, fp
    2242:	3404      	adds	r4, #4
    2244:	f7ff f9e8 	bl	1618 <__sprint_r>
    2248:	2800      	cmp	r0, #0
    224a:	f47f ab13 	bne.w	1874 <_vfprintf_r+0x240>
    224e:	3f10      	subs	r7, #16
    2250:	2f10      	cmp	r7, #16
    2252:	dce0      	bgt.n	2216 <MAIN_STACK_SIZE+0x216>
    2254:	462b      	mov	r3, r5
    2256:	4645      	mov	r5, r8
    2258:	4698      	mov	r8, r3
    225a:	6067      	str	r7, [r4, #4]
    225c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2260:	f8c4 8000 	str.w	r8, [r4]
    2264:	1c5a      	adds	r2, r3, #1
    2266:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    226a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    226e:	19db      	adds	r3, r3, r7
    2270:	2a07      	cmp	r2, #7
    2272:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    2276:	f300 823a 	bgt.w	26ee <MAIN_STACK_SIZE+0x6ee>
    227a:	3408      	adds	r4, #8
    227c:	e43e      	b.n	1afc <_vfprintf_r+0x4c8>
    227e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2280:	6063      	str	r3, [r4, #4]
    2282:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2286:	6021      	str	r1, [r4, #0]
    2288:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    228c:	3201      	adds	r2, #1
    228e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2292:	18cb      	adds	r3, r1, r3
    2294:	2a07      	cmp	r2, #7
    2296:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    229a:	f300 8549 	bgt.w	2d30 <MAIN_STACK_SIZE+0xd30>
    229e:	3408      	adds	r4, #8
    22a0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    22a2:	2301      	movs	r3, #1
    22a4:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    22a8:	6063      	str	r3, [r4, #4]
    22aa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    22ae:	6022      	str	r2, [r4, #0]
    22b0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    22b4:	3301      	adds	r3, #1
    22b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    22ba:	3201      	adds	r2, #1
    22bc:	2b07      	cmp	r3, #7
    22be:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    22c2:	bfd8      	it	le
    22c4:	f104 0308 	addle.w	r3, r4, #8
    22c8:	f300 8523 	bgt.w	2d12 <MAIN_STACK_SIZE+0xd12>
    22cc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    22ce:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    22d2:	19c7      	adds	r7, r0, r7
    22d4:	981a      	ldr	r0, [sp, #104]	; 0x68
    22d6:	601f      	str	r7, [r3, #0]
    22d8:	1a81      	subs	r1, r0, r2
    22da:	6059      	str	r1, [r3, #4]
    22dc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    22e0:	1a8a      	subs	r2, r1, r2
    22e2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    22e6:	1812      	adds	r2, r2, r0
    22e8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    22ec:	3101      	adds	r1, #1
    22ee:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    22f2:	2907      	cmp	r1, #7
    22f4:	f340 8232 	ble.w	275c <MAIN_STACK_SIZE+0x75c>
    22f8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    22fc:	4648      	mov	r0, r9
    22fe:	4631      	mov	r1, r6
    2300:	320c      	adds	r2, #12
    2302:	f7ff f989 	bl	1618 <__sprint_r>
    2306:	2800      	cmp	r0, #0
    2308:	f47f aab4 	bne.w	1874 <_vfprintf_r+0x240>
    230c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2310:	3304      	adds	r3, #4
    2312:	e456      	b.n	1bc2 <_vfprintf_r+0x58e>
    2314:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2318:	4648      	mov	r0, r9
    231a:	4631      	mov	r1, r6
    231c:	320c      	adds	r2, #12
    231e:	f7ff f97b 	bl	1618 <__sprint_r>
    2322:	2800      	cmp	r0, #0
    2324:	f43f acb4 	beq.w	1c90 <_vfprintf_r+0x65c>
    2328:	f7ff baa4 	b.w	1874 <_vfprintf_r+0x240>
    232c:	991a      	ldr	r1, [sp, #104]	; 0x68
    232e:	2901      	cmp	r1, #1
    2330:	dd4c      	ble.n	23cc <MAIN_STACK_SIZE+0x3cc>
    2332:	2301      	movs	r3, #1
    2334:	6063      	str	r3, [r4, #4]
    2336:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    233a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    233e:	3301      	adds	r3, #1
    2340:	9813      	ldr	r0, [sp, #76]	; 0x4c
    2342:	3201      	adds	r2, #1
    2344:	2b07      	cmp	r3, #7
    2346:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    234a:	6020      	str	r0, [r4, #0]
    234c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2350:	f300 81b2 	bgt.w	26b8 <MAIN_STACK_SIZE+0x6b8>
    2354:	3408      	adds	r4, #8
    2356:	2301      	movs	r3, #1
    2358:	6063      	str	r3, [r4, #4]
    235a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    235e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2362:	3301      	adds	r3, #1
    2364:	991d      	ldr	r1, [sp, #116]	; 0x74
    2366:	3201      	adds	r2, #1
    2368:	2b07      	cmp	r3, #7
    236a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    236e:	6021      	str	r1, [r4, #0]
    2370:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2374:	f300 8192 	bgt.w	269c <MAIN_STACK_SIZE+0x69c>
    2378:	3408      	adds	r4, #8
    237a:	9812      	ldr	r0, [sp, #72]	; 0x48
    237c:	2200      	movs	r2, #0
    237e:	2300      	movs	r3, #0
    2380:	991b      	ldr	r1, [sp, #108]	; 0x6c
    2382:	f004 fe6f 	bl	7064 <__aeabi_dcmpeq>
    2386:	2800      	cmp	r0, #0
    2388:	f040 811d 	bne.w	25c6 <MAIN_STACK_SIZE+0x5c6>
    238c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    238e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    2390:	1e5a      	subs	r2, r3, #1
    2392:	6062      	str	r2, [r4, #4]
    2394:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2398:	1c41      	adds	r1, r0, #1
    239a:	6021      	str	r1, [r4, #0]
    239c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    23a0:	3301      	adds	r3, #1
    23a2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    23a6:	188a      	adds	r2, r1, r2
    23a8:	2b07      	cmp	r3, #7
    23aa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    23ae:	dc21      	bgt.n	23f4 <MAIN_STACK_SIZE+0x3f4>
    23b0:	3408      	adds	r4, #8
    23b2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    23b4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    23b8:	981c      	ldr	r0, [sp, #112]	; 0x70
    23ba:	6022      	str	r2, [r4, #0]
    23bc:	6063      	str	r3, [r4, #4]
    23be:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    23c2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    23c6:	3301      	adds	r3, #1
    23c8:	f7ff bbf0 	b.w	1bac <_vfprintf_r+0x578>
    23cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    23ce:	f012 0f01 	tst.w	r2, #1
    23d2:	d1ae      	bne.n	2332 <MAIN_STACK_SIZE+0x332>
    23d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    23d6:	2301      	movs	r3, #1
    23d8:	6063      	str	r3, [r4, #4]
    23da:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    23de:	6022      	str	r2, [r4, #0]
    23e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    23e4:	3301      	adds	r3, #1
    23e6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    23ea:	3201      	adds	r2, #1
    23ec:	2b07      	cmp	r3, #7
    23ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    23f2:	dddd      	ble.n	23b0 <MAIN_STACK_SIZE+0x3b0>
    23f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    23f8:	4648      	mov	r0, r9
    23fa:	4631      	mov	r1, r6
    23fc:	320c      	adds	r2, #12
    23fe:	f7ff f90b 	bl	1618 <__sprint_r>
    2402:	2800      	cmp	r0, #0
    2404:	f47f aa36 	bne.w	1874 <_vfprintf_r+0x240>
    2408:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    240c:	3404      	adds	r4, #4
    240e:	e7d0      	b.n	23b2 <MAIN_STACK_SIZE+0x3b2>
    2410:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2414:	4648      	mov	r0, r9
    2416:	4631      	mov	r1, r6
    2418:	320c      	adds	r2, #12
    241a:	f7ff f8fd 	bl	1618 <__sprint_r>
    241e:	2800      	cmp	r0, #0
    2420:	f47f aa28 	bne.w	1874 <_vfprintf_r+0x240>
    2424:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2428:	3404      	adds	r4, #4
    242a:	f7ff bbb0 	b.w	1b8e <_vfprintf_r+0x55a>
    242e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2432:	4648      	mov	r0, r9
    2434:	4631      	mov	r1, r6
    2436:	320c      	adds	r2, #12
    2438:	f7ff f8ee 	bl	1618 <__sprint_r>
    243c:	2800      	cmp	r0, #0
    243e:	f47f aa19 	bne.w	1874 <_vfprintf_r+0x240>
    2442:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2446:	3404      	adds	r4, #4
    2448:	f7ff bb3c 	b.w	1ac4 <_vfprintf_r+0x490>
    244c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2450:	4648      	mov	r0, r9
    2452:	4631      	mov	r1, r6
    2454:	320c      	adds	r2, #12
    2456:	f7ff f8df 	bl	1618 <__sprint_r>
    245a:	2800      	cmp	r0, #0
    245c:	f47f aa0a 	bne.w	1874 <_vfprintf_r+0x240>
    2460:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2464:	3404      	adds	r4, #4
    2466:	f7ff bb43 	b.w	1af0 <_vfprintf_r+0x4bc>
    246a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    246e:	2b00      	cmp	r3, #0
    2470:	f340 81fd 	ble.w	286e <MAIN_STACK_SIZE+0x86e>
    2474:	991a      	ldr	r1, [sp, #104]	; 0x68
    2476:	428b      	cmp	r3, r1
    2478:	f6ff af01 	blt.w	227e <MAIN_STACK_SIZE+0x27e>
    247c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    247e:	6061      	str	r1, [r4, #4]
    2480:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2484:	6022      	str	r2, [r4, #0]
    2486:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    248a:	3301      	adds	r3, #1
    248c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2490:	1852      	adds	r2, r2, r1
    2492:	2b07      	cmp	r3, #7
    2494:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2498:	bfd8      	it	le
    249a:	f104 0308 	addle.w	r3, r4, #8
    249e:	f300 8429 	bgt.w	2cf4 <MAIN_STACK_SIZE+0xcf4>
    24a2:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    24a6:	981a      	ldr	r0, [sp, #104]	; 0x68
    24a8:	1a24      	subs	r4, r4, r0
    24aa:	2c00      	cmp	r4, #0
    24ac:	f340 81b3 	ble.w	2816 <MAIN_STACK_SIZE+0x816>
    24b0:	2c10      	cmp	r4, #16
    24b2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 2698 <MAIN_STACK_SIZE+0x698>
    24b6:	f340 819d 	ble.w	27f4 <MAIN_STACK_SIZE+0x7f4>
    24ba:	4642      	mov	r2, r8
    24bc:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    24c0:	46a8      	mov	r8, r5
    24c2:	2710      	movs	r7, #16
    24c4:	f10a 0a0c 	add.w	sl, sl, #12
    24c8:	4615      	mov	r5, r2
    24ca:	e003      	b.n	24d4 <MAIN_STACK_SIZE+0x4d4>
    24cc:	3c10      	subs	r4, #16
    24ce:	2c10      	cmp	r4, #16
    24d0:	f340 818d 	ble.w	27ee <MAIN_STACK_SIZE+0x7ee>
    24d4:	605f      	str	r7, [r3, #4]
    24d6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    24da:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    24de:	3201      	adds	r2, #1
    24e0:	601d      	str	r5, [r3, #0]
    24e2:	3110      	adds	r1, #16
    24e4:	2a07      	cmp	r2, #7
    24e6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    24ea:	f103 0308 	add.w	r3, r3, #8
    24ee:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    24f2:	ddeb      	ble.n	24cc <MAIN_STACK_SIZE+0x4cc>
    24f4:	4648      	mov	r0, r9
    24f6:	4631      	mov	r1, r6
    24f8:	4652      	mov	r2, sl
    24fa:	f7ff f88d 	bl	1618 <__sprint_r>
    24fe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2502:	3304      	adds	r3, #4
    2504:	2800      	cmp	r0, #0
    2506:	d0e1      	beq.n	24cc <MAIN_STACK_SIZE+0x4cc>
    2508:	f7ff b9b4 	b.w	1874 <_vfprintf_r+0x240>
    250c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    250e:	9819      	ldr	r0, [sp, #100]	; 0x64
    2510:	4613      	mov	r3, r2
    2512:	9213      	str	r2, [sp, #76]	; 0x4c
    2514:	f00a 020f 	and.w	r2, sl, #15
    2518:	ea4f 111a 	mov.w	r1, sl, lsr #4
    251c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    2520:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    2524:	5c82      	ldrb	r2, [r0, r2]
    2526:	468a      	mov	sl, r1
    2528:	46e3      	mov	fp, ip
    252a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    252e:	f803 2d01 	strb.w	r2, [r3, #-1]!
    2532:	d1ef      	bne.n	2514 <MAIN_STACK_SIZE+0x514>
    2534:	9818      	ldr	r0, [sp, #96]	; 0x60
    2536:	9313      	str	r3, [sp, #76]	; 0x4c
    2538:	1ac0      	subs	r0, r0, r3
    253a:	9010      	str	r0, [sp, #64]	; 0x40
    253c:	f7ff ba41 	b.w	19c2 <_vfprintf_r+0x38e>
    2540:	2209      	movs	r2, #9
    2542:	2300      	movs	r3, #0
    2544:	4552      	cmp	r2, sl
    2546:	eb73 000b 	sbcs.w	r0, r3, fp
    254a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    254e:	d21f      	bcs.n	2590 <MAIN_STACK_SIZE+0x590>
    2550:	4623      	mov	r3, r4
    2552:	4644      	mov	r4, r8
    2554:	46b8      	mov	r8, r7
    2556:	461f      	mov	r7, r3
    2558:	4650      	mov	r0, sl
    255a:	4659      	mov	r1, fp
    255c:	220a      	movs	r2, #10
    255e:	2300      	movs	r3, #0
    2560:	f004 fdda 	bl	7118 <__aeabi_uldivmod>
    2564:	2300      	movs	r3, #0
    2566:	4650      	mov	r0, sl
    2568:	4659      	mov	r1, fp
    256a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    256e:	220a      	movs	r2, #10
    2570:	f804 cd01 	strb.w	ip, [r4, #-1]!
    2574:	f004 fdd0 	bl	7118 <__aeabi_uldivmod>
    2578:	2209      	movs	r2, #9
    257a:	2300      	movs	r3, #0
    257c:	4682      	mov	sl, r0
    257e:	468b      	mov	fp, r1
    2580:	4552      	cmp	r2, sl
    2582:	eb73 030b 	sbcs.w	r3, r3, fp
    2586:	d3e7      	bcc.n	2558 <MAIN_STACK_SIZE+0x558>
    2588:	463b      	mov	r3, r7
    258a:	4647      	mov	r7, r8
    258c:	46a0      	mov	r8, r4
    258e:	461c      	mov	r4, r3
    2590:	f108 30ff 	add.w	r0, r8, #4294967295
    2594:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    2598:	9013      	str	r0, [sp, #76]	; 0x4c
    259a:	f808 ac01 	strb.w	sl, [r8, #-1]
    259e:	9918      	ldr	r1, [sp, #96]	; 0x60
    25a0:	1a09      	subs	r1, r1, r0
    25a2:	9110      	str	r1, [sp, #64]	; 0x40
    25a4:	f7ff ba0d 	b.w	19c2 <_vfprintf_r+0x38e>
    25a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    25ac:	4648      	mov	r0, r9
    25ae:	4631      	mov	r1, r6
    25b0:	320c      	adds	r2, #12
    25b2:	f7ff f831 	bl	1618 <__sprint_r>
    25b6:	2800      	cmp	r0, #0
    25b8:	f47f a95c 	bne.w	1874 <_vfprintf_r+0x240>
    25bc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    25c0:	3404      	adds	r4, #4
    25c2:	f7ff ba68 	b.w	1a96 <_vfprintf_r+0x462>
    25c6:	991a      	ldr	r1, [sp, #104]	; 0x68
    25c8:	1e4f      	subs	r7, r1, #1
    25ca:	2f00      	cmp	r7, #0
    25cc:	f77f aef1 	ble.w	23b2 <MAIN_STACK_SIZE+0x3b2>
    25d0:	2f10      	cmp	r7, #16
    25d2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 2698 <MAIN_STACK_SIZE+0x698>
    25d6:	dd4e      	ble.n	2676 <MAIN_STACK_SIZE+0x676>
    25d8:	4643      	mov	r3, r8
    25da:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    25de:	46a8      	mov	r8, r5
    25e0:	f04f 0a10 	mov.w	sl, #16
    25e4:	f10b 0b0c 	add.w	fp, fp, #12
    25e8:	461d      	mov	r5, r3
    25ea:	e002      	b.n	25f2 <MAIN_STACK_SIZE+0x5f2>
    25ec:	3f10      	subs	r7, #16
    25ee:	2f10      	cmp	r7, #16
    25f0:	dd3e      	ble.n	2670 <MAIN_STACK_SIZE+0x670>
    25f2:	f8c4 a004 	str.w	sl, [r4, #4]
    25f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    25fa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    25fe:	3301      	adds	r3, #1
    2600:	6025      	str	r5, [r4, #0]
    2602:	3210      	adds	r2, #16
    2604:	2b07      	cmp	r3, #7
    2606:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    260a:	f104 0408 	add.w	r4, r4, #8
    260e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2612:	ddeb      	ble.n	25ec <MAIN_STACK_SIZE+0x5ec>
    2614:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2618:	4648      	mov	r0, r9
    261a:	4631      	mov	r1, r6
    261c:	465a      	mov	r2, fp
    261e:	3404      	adds	r4, #4
    2620:	f7fe fffa 	bl	1618 <__sprint_r>
    2624:	2800      	cmp	r0, #0
    2626:	d0e1      	beq.n	25ec <MAIN_STACK_SIZE+0x5ec>
    2628:	f7ff b924 	b.w	1874 <_vfprintf_r+0x240>
    262c:	9816      	ldr	r0, [sp, #88]	; 0x58
    262e:	2130      	movs	r1, #48	; 0x30
    2630:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    2634:	2201      	movs	r2, #1
    2636:	2302      	movs	r3, #2
    2638:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    263c:	f04c 0c02 	orr.w	ip, ip, #2
    2640:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    2644:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    2648:	f7ff b986 	b.w	1958 <_vfprintf_r+0x324>
    264c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    264e:	1d01      	adds	r1, r0, #4
    2650:	6803      	ldr	r3, [r0, #0]
    2652:	910b      	str	r1, [sp, #44]	; 0x2c
    2654:	469a      	mov	sl, r3
    2656:	f04f 0b00 	mov.w	fp, #0
    265a:	f7ff b973 	b.w	1944 <_vfprintf_r+0x310>
    265e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2660:	1d01      	adds	r1, r0, #4
    2662:	6803      	ldr	r3, [r0, #0]
    2664:	910b      	str	r1, [sp, #44]	; 0x2c
    2666:	469a      	mov	sl, r3
    2668:	ea4f 7bea 	mov.w	fp, sl, asr #31
    266c:	f7ff bbad 	b.w	1dca <_vfprintf_r+0x796>
    2670:	462b      	mov	r3, r5
    2672:	4645      	mov	r5, r8
    2674:	4698      	mov	r8, r3
    2676:	6067      	str	r7, [r4, #4]
    2678:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    267c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2680:	3301      	adds	r3, #1
    2682:	f8c4 8000 	str.w	r8, [r4]
    2686:	19d2      	adds	r2, r2, r7
    2688:	2b07      	cmp	r3, #7
    268a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    268e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2692:	f77f ae8d 	ble.w	23b0 <MAIN_STACK_SIZE+0x3b0>
    2696:	e6ad      	b.n	23f4 <MAIN_STACK_SIZE+0x3f4>
    2698:	00007984 	.word	0x00007984
    269c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    26a0:	4648      	mov	r0, r9
    26a2:	4631      	mov	r1, r6
    26a4:	320c      	adds	r2, #12
    26a6:	f7fe ffb7 	bl	1618 <__sprint_r>
    26aa:	2800      	cmp	r0, #0
    26ac:	f47f a8e2 	bne.w	1874 <_vfprintf_r+0x240>
    26b0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    26b4:	3404      	adds	r4, #4
    26b6:	e660      	b.n	237a <MAIN_STACK_SIZE+0x37a>
    26b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    26bc:	4648      	mov	r0, r9
    26be:	4631      	mov	r1, r6
    26c0:	320c      	adds	r2, #12
    26c2:	f7fe ffa9 	bl	1618 <__sprint_r>
    26c6:	2800      	cmp	r0, #0
    26c8:	f47f a8d4 	bne.w	1874 <_vfprintf_r+0x240>
    26cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    26d0:	3404      	adds	r4, #4
    26d2:	e640      	b.n	2356 <MAIN_STACK_SIZE+0x356>
    26d4:	2830      	cmp	r0, #48	; 0x30
    26d6:	f000 82ec 	beq.w	2cb2 <MAIN_STACK_SIZE+0xcb2>
    26da:	9813      	ldr	r0, [sp, #76]	; 0x4c
    26dc:	2330      	movs	r3, #48	; 0x30
    26de:	f800 3d01 	strb.w	r3, [r0, #-1]!
    26e2:	9918      	ldr	r1, [sp, #96]	; 0x60
    26e4:	9013      	str	r0, [sp, #76]	; 0x4c
    26e6:	1a09      	subs	r1, r1, r0
    26e8:	9110      	str	r1, [sp, #64]	; 0x40
    26ea:	f7ff b96a 	b.w	19c2 <_vfprintf_r+0x38e>
    26ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    26f2:	4648      	mov	r0, r9
    26f4:	4631      	mov	r1, r6
    26f6:	320c      	adds	r2, #12
    26f8:	f7fe ff8e 	bl	1618 <__sprint_r>
    26fc:	2800      	cmp	r0, #0
    26fe:	f47f a8b9 	bne.w	1874 <_vfprintf_r+0x240>
    2702:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2706:	3404      	adds	r4, #4
    2708:	f7ff b9f8 	b.w	1afc <_vfprintf_r+0x4c8>
    270c:	f1da 0a00 	rsbs	sl, sl, #0
    2710:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    2714:	232d      	movs	r3, #45	; 0x2d
    2716:	ea5a 0c0b 	orrs.w	ip, sl, fp
    271a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    271e:	bf0c      	ite	eq
    2720:	2200      	moveq	r2, #0
    2722:	2201      	movne	r2, #1
    2724:	2301      	movs	r3, #1
    2726:	f7ff b91b 	b.w	1960 <_vfprintf_r+0x32c>
    272a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    272c:	462b      	mov	r3, r5
    272e:	782a      	ldrb	r2, [r5, #0]
    2730:	910b      	str	r1, [sp, #44]	; 0x2c
    2732:	f7ff b82a 	b.w	178a <_vfprintf_r+0x156>
    2736:	462a      	mov	r2, r5
    2738:	4645      	mov	r5, r8
    273a:	4690      	mov	r8, r2
    273c:	605f      	str	r7, [r3, #4]
    273e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2742:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    2746:	3201      	adds	r2, #1
    2748:	f8c3 8000 	str.w	r8, [r3]
    274c:	19c9      	adds	r1, r1, r7
    274e:	2a07      	cmp	r2, #7
    2750:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    2754:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2758:	f73f adce 	bgt.w	22f8 <MAIN_STACK_SIZE+0x2f8>
    275c:	3308      	adds	r3, #8
    275e:	f7ff ba30 	b.w	1bc2 <_vfprintf_r+0x58e>
    2762:	980a      	ldr	r0, [sp, #40]	; 0x28
    2764:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    2768:	f000 81ed 	beq.w	2b46 <MAIN_STACK_SIZE+0xb46>
    276c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    276e:	4613      	mov	r3, r2
    2770:	1d0a      	adds	r2, r1, #4
    2772:	920b      	str	r2, [sp, #44]	; 0x2c
    2774:	f8b1 a000 	ldrh.w	sl, [r1]
    2778:	f1ba 0200 	subs.w	r2, sl, #0
    277c:	bf18      	it	ne
    277e:	2201      	movne	r2, #1
    2780:	46d2      	mov	sl, sl
    2782:	f04f 0b00 	mov.w	fp, #0
    2786:	f7ff b8e7 	b.w	1958 <_vfprintf_r+0x324>
    278a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    278c:	f013 0f40 	tst.w	r3, #64	; 0x40
    2790:	f000 81cc 	beq.w	2b2c <MAIN_STACK_SIZE+0xb2c>
    2794:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2796:	2301      	movs	r3, #1
    2798:	1d01      	adds	r1, r0, #4
    279a:	910b      	str	r1, [sp, #44]	; 0x2c
    279c:	f8b0 a000 	ldrh.w	sl, [r0]
    27a0:	f1ba 0200 	subs.w	r2, sl, #0
    27a4:	bf18      	it	ne
    27a6:	2201      	movne	r2, #1
    27a8:	46d2      	mov	sl, sl
    27aa:	f04f 0b00 	mov.w	fp, #0
    27ae:	f7ff b8d3 	b.w	1958 <_vfprintf_r+0x324>
    27b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    27b4:	f013 0f10 	tst.w	r3, #16
    27b8:	f000 81a4 	beq.w	2b04 <MAIN_STACK_SIZE+0xb04>
    27bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    27be:	9911      	ldr	r1, [sp, #68]	; 0x44
    27c0:	f100 0a04 	add.w	sl, r0, #4
    27c4:	6803      	ldr	r3, [r0, #0]
    27c6:	6019      	str	r1, [r3, #0]
    27c8:	f7fe bf9c 	b.w	1704 <_vfprintf_r+0xd0>
    27cc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    27ce:	1dc3      	adds	r3, r0, #7
    27d0:	f023 0307 	bic.w	r3, r3, #7
    27d4:	f103 0108 	add.w	r1, r3, #8
    27d8:	910b      	str	r1, [sp, #44]	; 0x2c
    27da:	f8d3 8004 	ldr.w	r8, [r3, #4]
    27de:	f8d3 a000 	ldr.w	sl, [r3]
    27e2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    27e6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    27ea:	f7ff bb11 	b.w	1e10 <_vfprintf_r+0x7dc>
    27ee:	462a      	mov	r2, r5
    27f0:	4645      	mov	r5, r8
    27f2:	4690      	mov	r8, r2
    27f4:	605c      	str	r4, [r3, #4]
    27f6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    27fa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    27fe:	3201      	adds	r2, #1
    2800:	f8c3 8000 	str.w	r8, [r3]
    2804:	1909      	adds	r1, r1, r4
    2806:	2a07      	cmp	r2, #7
    2808:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    280c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2810:	f300 82ea 	bgt.w	2de8 <MAIN_STACK_SIZE+0xde8>
    2814:	3308      	adds	r3, #8
    2816:	990a      	ldr	r1, [sp, #40]	; 0x28
    2818:	f011 0f01 	tst.w	r1, #1
    281c:	f43f a9d1 	beq.w	1bc2 <_vfprintf_r+0x58e>
    2820:	2201      	movs	r2, #1
    2822:	605a      	str	r2, [r3, #4]
    2824:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2828:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    282c:	3201      	adds	r2, #1
    282e:	981d      	ldr	r0, [sp, #116]	; 0x74
    2830:	3101      	adds	r1, #1
    2832:	2a07      	cmp	r2, #7
    2834:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    2838:	6018      	str	r0, [r3, #0]
    283a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    283e:	f73f ad5b 	bgt.w	22f8 <MAIN_STACK_SIZE+0x2f8>
    2842:	3308      	adds	r3, #8
    2844:	f7ff b9bd 	b.w	1bc2 <_vfprintf_r+0x58e>
    2848:	232d      	movs	r3, #45	; 0x2d
    284a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    284e:	f7ff baf2 	b.w	1e36 <_vfprintf_r+0x802>
    2852:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2856:	4648      	mov	r0, r9
    2858:	4631      	mov	r1, r6
    285a:	320c      	adds	r2, #12
    285c:	f7fe fedc 	bl	1618 <__sprint_r>
    2860:	2800      	cmp	r0, #0
    2862:	f47f a807 	bne.w	1874 <_vfprintf_r+0x240>
    2866:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    286a:	3304      	adds	r3, #4
    286c:	e456      	b.n	211c <MAIN_STACK_SIZE+0x11c>
    286e:	2301      	movs	r3, #1
    2870:	6063      	str	r3, [r4, #4]
    2872:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2876:	f647 13d4 	movw	r3, #31188	; 0x79d4
    287a:	f2c0 0300 	movt	r3, #0
    287e:	6023      	str	r3, [r4, #0]
    2880:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    2884:	3201      	adds	r2, #1
    2886:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    288a:	3301      	adds	r3, #1
    288c:	2a07      	cmp	r2, #7
    288e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    2892:	bfd8      	it	le
    2894:	f104 0308 	addle.w	r3, r4, #8
    2898:	f300 8187 	bgt.w	2baa <MAIN_STACK_SIZE+0xbaa>
    289c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    28a0:	b93a      	cbnz	r2, 28b2 <MAIN_STACK_SIZE+0x8b2>
    28a2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    28a4:	b92a      	cbnz	r2, 28b2 <MAIN_STACK_SIZE+0x8b2>
    28a6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    28aa:	f01c 0f01 	tst.w	ip, #1
    28ae:	f43f a988 	beq.w	1bc2 <_vfprintf_r+0x58e>
    28b2:	2201      	movs	r2, #1
    28b4:	605a      	str	r2, [r3, #4]
    28b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    28ba:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    28be:	3201      	adds	r2, #1
    28c0:	981d      	ldr	r0, [sp, #116]	; 0x74
    28c2:	3101      	adds	r1, #1
    28c4:	2a07      	cmp	r2, #7
    28c6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    28ca:	6018      	str	r0, [r3, #0]
    28cc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    28d0:	f300 8179 	bgt.w	2bc6 <MAIN_STACK_SIZE+0xbc6>
    28d4:	3308      	adds	r3, #8
    28d6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    28da:	427f      	negs	r7, r7
    28dc:	2f00      	cmp	r7, #0
    28de:	f340 81b3 	ble.w	2c48 <MAIN_STACK_SIZE+0xc48>
    28e2:	2f10      	cmp	r7, #16
    28e4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 2f38 <MAIN_STACK_SIZE+0xf38>
    28e8:	f340 81d2 	ble.w	2c90 <MAIN_STACK_SIZE+0xc90>
    28ec:	4642      	mov	r2, r8
    28ee:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    28f2:	46a8      	mov	r8, r5
    28f4:	2410      	movs	r4, #16
    28f6:	f10a 0a0c 	add.w	sl, sl, #12
    28fa:	4615      	mov	r5, r2
    28fc:	e003      	b.n	2906 <MAIN_STACK_SIZE+0x906>
    28fe:	3f10      	subs	r7, #16
    2900:	2f10      	cmp	r7, #16
    2902:	f340 81c2 	ble.w	2c8a <MAIN_STACK_SIZE+0xc8a>
    2906:	605c      	str	r4, [r3, #4]
    2908:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    290c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    2910:	3201      	adds	r2, #1
    2912:	601d      	str	r5, [r3, #0]
    2914:	3110      	adds	r1, #16
    2916:	2a07      	cmp	r2, #7
    2918:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    291c:	f103 0308 	add.w	r3, r3, #8
    2920:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2924:	ddeb      	ble.n	28fe <MAIN_STACK_SIZE+0x8fe>
    2926:	4648      	mov	r0, r9
    2928:	4631      	mov	r1, r6
    292a:	4652      	mov	r2, sl
    292c:	f7fe fe74 	bl	1618 <__sprint_r>
    2930:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2934:	3304      	adds	r3, #4
    2936:	2800      	cmp	r0, #0
    2938:	d0e1      	beq.n	28fe <MAIN_STACK_SIZE+0x8fe>
    293a:	f7fe bf9b 	b.w	1874 <_vfprintf_r+0x240>
    293e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2940:	1c6b      	adds	r3, r5, #1
    2942:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2944:	f042 0220 	orr.w	r2, r2, #32
    2948:	920a      	str	r2, [sp, #40]	; 0x28
    294a:	786a      	ldrb	r2, [r5, #1]
    294c:	910b      	str	r1, [sp, #44]	; 0x2c
    294e:	f7fe bf1c 	b.w	178a <_vfprintf_r+0x156>
    2952:	4650      	mov	r0, sl
    2954:	4641      	mov	r1, r8
    2956:	f003 fba1 	bl	609c <__isnand>
    295a:	2800      	cmp	r0, #0
    295c:	f040 80ff 	bne.w	2b5e <MAIN_STACK_SIZE+0xb5e>
    2960:	f1b7 3fff 	cmp.w	r7, #4294967295
    2964:	f000 8251 	beq.w	2e0a <MAIN_STACK_SIZE+0xe0a>
    2968:	9816      	ldr	r0, [sp, #88]	; 0x58
    296a:	2867      	cmp	r0, #103	; 0x67
    296c:	bf14      	ite	ne
    296e:	2300      	movne	r3, #0
    2970:	2301      	moveq	r3, #1
    2972:	2847      	cmp	r0, #71	; 0x47
    2974:	bf08      	it	eq
    2976:	f043 0301 	orreq.w	r3, r3, #1
    297a:	b113      	cbz	r3, 2982 <MAIN_STACK_SIZE+0x982>
    297c:	2f00      	cmp	r7, #0
    297e:	bf08      	it	eq
    2980:	2701      	moveq	r7, #1
    2982:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    2986:	4643      	mov	r3, r8
    2988:	4652      	mov	r2, sl
    298a:	990a      	ldr	r1, [sp, #40]	; 0x28
    298c:	e9c0 2300 	strd	r2, r3, [r0]
    2990:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    2994:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    2998:	910a      	str	r1, [sp, #40]	; 0x28
    299a:	2b00      	cmp	r3, #0
    299c:	f2c0 8264 	blt.w	2e68 <MAIN_STACK_SIZE+0xe68>
    29a0:	2100      	movs	r1, #0
    29a2:	9117      	str	r1, [sp, #92]	; 0x5c
    29a4:	9816      	ldr	r0, [sp, #88]	; 0x58
    29a6:	2866      	cmp	r0, #102	; 0x66
    29a8:	bf14      	ite	ne
    29aa:	2300      	movne	r3, #0
    29ac:	2301      	moveq	r3, #1
    29ae:	2846      	cmp	r0, #70	; 0x46
    29b0:	bf08      	it	eq
    29b2:	f043 0301 	orreq.w	r3, r3, #1
    29b6:	9310      	str	r3, [sp, #64]	; 0x40
    29b8:	2b00      	cmp	r3, #0
    29ba:	f000 81d1 	beq.w	2d60 <MAIN_STACK_SIZE+0xd60>
    29be:	46bc      	mov	ip, r7
    29c0:	2303      	movs	r3, #3
    29c2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    29c6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    29ca:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    29ce:	4648      	mov	r0, r9
    29d0:	9300      	str	r3, [sp, #0]
    29d2:	9102      	str	r1, [sp, #8]
    29d4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    29d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    29dc:	310c      	adds	r1, #12
    29de:	f8cd c004 	str.w	ip, [sp, #4]
    29e2:	9103      	str	r1, [sp, #12]
    29e4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    29e8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    29ec:	9104      	str	r1, [sp, #16]
    29ee:	f000 fbc7 	bl	3180 <_dtoa_r>
    29f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    29f4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    29f8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    29fc:	bf18      	it	ne
    29fe:	2301      	movne	r3, #1
    2a00:	2a47      	cmp	r2, #71	; 0x47
    2a02:	bf0c      	ite	eq
    2a04:	2300      	moveq	r3, #0
    2a06:	f003 0301 	andne.w	r3, r3, #1
    2a0a:	9013      	str	r0, [sp, #76]	; 0x4c
    2a0c:	b933      	cbnz	r3, 2a1c <MAIN_STACK_SIZE+0xa1c>
    2a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2a10:	f013 0f01 	tst.w	r3, #1
    2a14:	bf08      	it	eq
    2a16:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    2a1a:	d016      	beq.n	2a4a <MAIN_STACK_SIZE+0xa4a>
    2a1c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    2a1e:	9910      	ldr	r1, [sp, #64]	; 0x40
    2a20:	eb00 0b0c 	add.w	fp, r0, ip
    2a24:	b131      	cbz	r1, 2a34 <MAIN_STACK_SIZE+0xa34>
    2a26:	7803      	ldrb	r3, [r0, #0]
    2a28:	2b30      	cmp	r3, #48	; 0x30
    2a2a:	f000 80da 	beq.w	2be2 <MAIN_STACK_SIZE+0xbe2>
    2a2e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    2a32:	449b      	add	fp, r3
    2a34:	4650      	mov	r0, sl
    2a36:	2200      	movs	r2, #0
    2a38:	2300      	movs	r3, #0
    2a3a:	4641      	mov	r1, r8
    2a3c:	f004 fb12 	bl	7064 <__aeabi_dcmpeq>
    2a40:	2800      	cmp	r0, #0
    2a42:	f000 81c2 	beq.w	2dca <MAIN_STACK_SIZE+0xdca>
    2a46:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    2a4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    2a4c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    2a4e:	2a67      	cmp	r2, #103	; 0x67
    2a50:	bf14      	ite	ne
    2a52:	2300      	movne	r3, #0
    2a54:	2301      	moveq	r3, #1
    2a56:	2a47      	cmp	r2, #71	; 0x47
    2a58:	bf08      	it	eq
    2a5a:	f043 0301 	orreq.w	r3, r3, #1
    2a5e:	ebc0 000b 	rsb	r0, r0, fp
    2a62:	901a      	str	r0, [sp, #104]	; 0x68
    2a64:	2b00      	cmp	r3, #0
    2a66:	f000 818a 	beq.w	2d7e <MAIN_STACK_SIZE+0xd7e>
    2a6a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    2a6e:	f111 0f03 	cmn.w	r1, #3
    2a72:	9110      	str	r1, [sp, #64]	; 0x40
    2a74:	db02      	blt.n	2a7c <MAIN_STACK_SIZE+0xa7c>
    2a76:	428f      	cmp	r7, r1
    2a78:	f280 818c 	bge.w	2d94 <MAIN_STACK_SIZE+0xd94>
    2a7c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    2a7e:	3a02      	subs	r2, #2
    2a80:	9216      	str	r2, [sp, #88]	; 0x58
    2a82:	9910      	ldr	r1, [sp, #64]	; 0x40
    2a84:	9a16      	ldr	r2, [sp, #88]	; 0x58
    2a86:	1e4b      	subs	r3, r1, #1
    2a88:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    2a8c:	2b00      	cmp	r3, #0
    2a8e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    2a92:	f2c0 8234 	blt.w	2efe <MAIN_STACK_SIZE+0xefe>
    2a96:	222b      	movs	r2, #43	; 0x2b
    2a98:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    2a9c:	2b09      	cmp	r3, #9
    2a9e:	f300 81b6 	bgt.w	2e0e <MAIN_STACK_SIZE+0xe0e>
    2aa2:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    2aa6:	3330      	adds	r3, #48	; 0x30
    2aa8:	3204      	adds	r2, #4
    2aaa:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    2aae:	2330      	movs	r3, #48	; 0x30
    2ab0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    2ab4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    2ab8:	981a      	ldr	r0, [sp, #104]	; 0x68
    2aba:	991a      	ldr	r1, [sp, #104]	; 0x68
    2abc:	1ad3      	subs	r3, r2, r3
    2abe:	1818      	adds	r0, r3, r0
    2ac0:	931c      	str	r3, [sp, #112]	; 0x70
    2ac2:	2901      	cmp	r1, #1
    2ac4:	9010      	str	r0, [sp, #64]	; 0x40
    2ac6:	f340 8210 	ble.w	2eea <MAIN_STACK_SIZE+0xeea>
    2aca:	9810      	ldr	r0, [sp, #64]	; 0x40
    2acc:	3001      	adds	r0, #1
    2ace:	9010      	str	r0, [sp, #64]	; 0x40
    2ad0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    2ad4:	910c      	str	r1, [sp, #48]	; 0x30
    2ad6:	9817      	ldr	r0, [sp, #92]	; 0x5c
    2ad8:	2800      	cmp	r0, #0
    2ada:	f000 816e 	beq.w	2dba <MAIN_STACK_SIZE+0xdba>
    2ade:	232d      	movs	r3, #45	; 0x2d
    2ae0:	2100      	movs	r1, #0
    2ae2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    2ae6:	9117      	str	r1, [sp, #92]	; 0x5c
    2ae8:	f7fe bf74 	b.w	19d4 <_vfprintf_r+0x3a0>
    2aec:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2aee:	f04f 0c00 	mov.w	ip, #0
    2af2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2af6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    2afa:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    2afe:	920c      	str	r2, [sp, #48]	; 0x30
    2b00:	f7fe bf67 	b.w	19d2 <_vfprintf_r+0x39e>
    2b04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2b06:	f012 0f40 	tst.w	r2, #64	; 0x40
    2b0a:	bf17      	itett	ne
    2b0c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    2b0e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    2b10:	9911      	ldrne	r1, [sp, #68]	; 0x44
    2b12:	f100 0a04 	addne.w	sl, r0, #4
    2b16:	bf11      	iteee	ne
    2b18:	6803      	ldrne	r3, [r0, #0]
    2b1a:	f102 0a04 	addeq.w	sl, r2, #4
    2b1e:	6813      	ldreq	r3, [r2, #0]
    2b20:	9811      	ldreq	r0, [sp, #68]	; 0x44
    2b22:	bf14      	ite	ne
    2b24:	8019      	strhne	r1, [r3, #0]
    2b26:	6018      	streq	r0, [r3, #0]
    2b28:	f7fe bdec 	b.w	1704 <_vfprintf_r+0xd0>
    2b2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2b2e:	1d13      	adds	r3, r2, #4
    2b30:	930b      	str	r3, [sp, #44]	; 0x2c
    2b32:	6811      	ldr	r1, [r2, #0]
    2b34:	2301      	movs	r3, #1
    2b36:	1e0a      	subs	r2, r1, #0
    2b38:	bf18      	it	ne
    2b3a:	2201      	movne	r2, #1
    2b3c:	468a      	mov	sl, r1
    2b3e:	f04f 0b00 	mov.w	fp, #0
    2b42:	f7fe bf09 	b.w	1958 <_vfprintf_r+0x324>
    2b46:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2b48:	1d02      	adds	r2, r0, #4
    2b4a:	920b      	str	r2, [sp, #44]	; 0x2c
    2b4c:	6801      	ldr	r1, [r0, #0]
    2b4e:	1e0a      	subs	r2, r1, #0
    2b50:	bf18      	it	ne
    2b52:	2201      	movne	r2, #1
    2b54:	468a      	mov	sl, r1
    2b56:	f04f 0b00 	mov.w	fp, #0
    2b5a:	f7fe befd 	b.w	1958 <_vfprintf_r+0x324>
    2b5e:	f647 12b4 	movw	r2, #31156	; 0x79b4
    2b62:	f647 13b0 	movw	r3, #31152	; 0x79b0
    2b66:	9916      	ldr	r1, [sp, #88]	; 0x58
    2b68:	f2c0 0300 	movt	r3, #0
    2b6c:	f2c0 0200 	movt	r2, #0
    2b70:	2003      	movs	r0, #3
    2b72:	2947      	cmp	r1, #71	; 0x47
    2b74:	bfd8      	it	le
    2b76:	461a      	movle	r2, r3
    2b78:	9213      	str	r2, [sp, #76]	; 0x4c
    2b7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2b7c:	900c      	str	r0, [sp, #48]	; 0x30
    2b7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    2b82:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    2b86:	920a      	str	r2, [sp, #40]	; 0x28
    2b88:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2b8c:	9010      	str	r0, [sp, #64]	; 0x40
    2b8e:	f7fe bf20 	b.w	19d2 <_vfprintf_r+0x39e>
    2b92:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2b96:	4648      	mov	r0, r9
    2b98:	4631      	mov	r1, r6
    2b9a:	320c      	adds	r2, #12
    2b9c:	f7fe fd3c 	bl	1618 <__sprint_r>
    2ba0:	2800      	cmp	r0, #0
    2ba2:	f47e ae67 	bne.w	1874 <_vfprintf_r+0x240>
    2ba6:	f7fe be62 	b.w	186e <_vfprintf_r+0x23a>
    2baa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2bae:	4648      	mov	r0, r9
    2bb0:	4631      	mov	r1, r6
    2bb2:	320c      	adds	r2, #12
    2bb4:	f7fe fd30 	bl	1618 <__sprint_r>
    2bb8:	2800      	cmp	r0, #0
    2bba:	f47e ae5b 	bne.w	1874 <_vfprintf_r+0x240>
    2bbe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2bc2:	3304      	adds	r3, #4
    2bc4:	e66a      	b.n	289c <MAIN_STACK_SIZE+0x89c>
    2bc6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2bca:	4648      	mov	r0, r9
    2bcc:	4631      	mov	r1, r6
    2bce:	320c      	adds	r2, #12
    2bd0:	f7fe fd22 	bl	1618 <__sprint_r>
    2bd4:	2800      	cmp	r0, #0
    2bd6:	f47e ae4d 	bne.w	1874 <_vfprintf_r+0x240>
    2bda:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2bde:	3304      	adds	r3, #4
    2be0:	e679      	b.n	28d6 <MAIN_STACK_SIZE+0x8d6>
    2be2:	4650      	mov	r0, sl
    2be4:	2200      	movs	r2, #0
    2be6:	2300      	movs	r3, #0
    2be8:	4641      	mov	r1, r8
    2bea:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    2bee:	f004 fa39 	bl	7064 <__aeabi_dcmpeq>
    2bf2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    2bf6:	2800      	cmp	r0, #0
    2bf8:	f47f af19 	bne.w	2a2e <MAIN_STACK_SIZE+0xa2e>
    2bfc:	f1cc 0301 	rsb	r3, ip, #1
    2c00:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    2c04:	e715      	b.n	2a32 <MAIN_STACK_SIZE+0xa32>
    2c06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2c08:	4252      	negs	r2, r2
    2c0a:	920f      	str	r2, [sp, #60]	; 0x3c
    2c0c:	f7ff b887 	b.w	1d1e <_vfprintf_r+0x6ea>
    2c10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2c14:	4648      	mov	r0, r9
    2c16:	4631      	mov	r1, r6
    2c18:	320c      	adds	r2, #12
    2c1a:	f7fe fcfd 	bl	1618 <__sprint_r>
    2c1e:	2800      	cmp	r0, #0
    2c20:	f47e ae28 	bne.w	1874 <_vfprintf_r+0x240>
    2c24:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2c28:	3304      	adds	r3, #4
    2c2a:	f7ff ba93 	b.w	2154 <MAIN_STACK_SIZE+0x154>
    2c2e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2c32:	4648      	mov	r0, r9
    2c34:	4631      	mov	r1, r6
    2c36:	320c      	adds	r2, #12
    2c38:	f7fe fcee 	bl	1618 <__sprint_r>
    2c3c:	2800      	cmp	r0, #0
    2c3e:	f47e ae19 	bne.w	1874 <_vfprintf_r+0x240>
    2c42:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2c46:	3304      	adds	r3, #4
    2c48:	991a      	ldr	r1, [sp, #104]	; 0x68
    2c4a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    2c4c:	6059      	str	r1, [r3, #4]
    2c4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2c52:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    2c56:	6018      	str	r0, [r3, #0]
    2c58:	3201      	adds	r2, #1
    2c5a:	981a      	ldr	r0, [sp, #104]	; 0x68
    2c5c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2c60:	1809      	adds	r1, r1, r0
    2c62:	2a07      	cmp	r2, #7
    2c64:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    2c68:	f73f ab46 	bgt.w	22f8 <MAIN_STACK_SIZE+0x2f8>
    2c6c:	3308      	adds	r3, #8
    2c6e:	f7fe bfa8 	b.w	1bc2 <_vfprintf_r+0x58e>
    2c72:	2100      	movs	r1, #0
    2c74:	9117      	str	r1, [sp, #92]	; 0x5c
    2c76:	f003 fb69 	bl	634c <strlen>
    2c7a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2c7e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    2c82:	9010      	str	r0, [sp, #64]	; 0x40
    2c84:	920c      	str	r2, [sp, #48]	; 0x30
    2c86:	f7fe bea4 	b.w	19d2 <_vfprintf_r+0x39e>
    2c8a:	462a      	mov	r2, r5
    2c8c:	4645      	mov	r5, r8
    2c8e:	4690      	mov	r8, r2
    2c90:	605f      	str	r7, [r3, #4]
    2c92:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    2c96:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    2c9a:	3201      	adds	r2, #1
    2c9c:	f8c3 8000 	str.w	r8, [r3]
    2ca0:	19c9      	adds	r1, r1, r7
    2ca2:	2a07      	cmp	r2, #7
    2ca4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    2ca8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    2cac:	dcbf      	bgt.n	2c2e <MAIN_STACK_SIZE+0xc2e>
    2cae:	3308      	adds	r3, #8
    2cb0:	e7ca      	b.n	2c48 <MAIN_STACK_SIZE+0xc48>
    2cb2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    2cb4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2cb6:	1a51      	subs	r1, r2, r1
    2cb8:	9110      	str	r1, [sp, #64]	; 0x40
    2cba:	f7fe be82 	b.w	19c2 <_vfprintf_r+0x38e>
    2cbe:	4648      	mov	r0, r9
    2cc0:	4631      	mov	r1, r6
    2cc2:	f000 f949 	bl	2f58 <__swsetup_r>
    2cc6:	2800      	cmp	r0, #0
    2cc8:	f47e add8 	bne.w	187c <_vfprintf_r+0x248>
    2ccc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    2cd0:	fa1f f38c 	uxth.w	r3, ip
    2cd4:	f7fe bcf6 	b.w	16c4 <_vfprintf_r+0x90>
    2cd8:	2f06      	cmp	r7, #6
    2cda:	bf28      	it	cs
    2cdc:	2706      	movcs	r7, #6
    2cde:	f647 11cc 	movw	r1, #31180	; 0x79cc
    2ce2:	f2c0 0100 	movt	r1, #0
    2ce6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    2cea:	9710      	str	r7, [sp, #64]	; 0x40
    2cec:	9113      	str	r1, [sp, #76]	; 0x4c
    2cee:	920c      	str	r2, [sp, #48]	; 0x30
    2cf0:	f7fe bfe8 	b.w	1cc4 <_vfprintf_r+0x690>
    2cf4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2cf8:	4648      	mov	r0, r9
    2cfa:	4631      	mov	r1, r6
    2cfc:	320c      	adds	r2, #12
    2cfe:	f7fe fc8b 	bl	1618 <__sprint_r>
    2d02:	2800      	cmp	r0, #0
    2d04:	f47e adb6 	bne.w	1874 <_vfprintf_r+0x240>
    2d08:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2d0c:	3304      	adds	r3, #4
    2d0e:	f7ff bbc8 	b.w	24a2 <MAIN_STACK_SIZE+0x4a2>
    2d12:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2d16:	4648      	mov	r0, r9
    2d18:	4631      	mov	r1, r6
    2d1a:	320c      	adds	r2, #12
    2d1c:	f7fe fc7c 	bl	1618 <__sprint_r>
    2d20:	2800      	cmp	r0, #0
    2d22:	f47e ada7 	bne.w	1874 <_vfprintf_r+0x240>
    2d26:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2d2a:	3304      	adds	r3, #4
    2d2c:	f7ff bace 	b.w	22cc <MAIN_STACK_SIZE+0x2cc>
    2d30:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2d34:	4648      	mov	r0, r9
    2d36:	4631      	mov	r1, r6
    2d38:	320c      	adds	r2, #12
    2d3a:	f7fe fc6d 	bl	1618 <__sprint_r>
    2d3e:	2800      	cmp	r0, #0
    2d40:	f47e ad98 	bne.w	1874 <_vfprintf_r+0x240>
    2d44:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2d48:	3404      	adds	r4, #4
    2d4a:	f7ff baa9 	b.w	22a0 <MAIN_STACK_SIZE+0x2a0>
    2d4e:	9710      	str	r7, [sp, #64]	; 0x40
    2d50:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    2d54:	9017      	str	r0, [sp, #92]	; 0x5c
    2d56:	970c      	str	r7, [sp, #48]	; 0x30
    2d58:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2d5c:	f7fe be39 	b.w	19d2 <_vfprintf_r+0x39e>
    2d60:	9916      	ldr	r1, [sp, #88]	; 0x58
    2d62:	2965      	cmp	r1, #101	; 0x65
    2d64:	bf14      	ite	ne
    2d66:	2300      	movne	r3, #0
    2d68:	2301      	moveq	r3, #1
    2d6a:	2945      	cmp	r1, #69	; 0x45
    2d6c:	bf08      	it	eq
    2d6e:	f043 0301 	orreq.w	r3, r3, #1
    2d72:	2b00      	cmp	r3, #0
    2d74:	d046      	beq.n	2e04 <MAIN_STACK_SIZE+0xe04>
    2d76:	f107 0c01 	add.w	ip, r7, #1
    2d7a:	2302      	movs	r3, #2
    2d7c:	e621      	b.n	29c2 <MAIN_STACK_SIZE+0x9c2>
    2d7e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    2d80:	2b65      	cmp	r3, #101	; 0x65
    2d82:	dd76      	ble.n	2e72 <MAIN_STACK_SIZE+0xe72>
    2d84:	9a16      	ldr	r2, [sp, #88]	; 0x58
    2d86:	2a66      	cmp	r2, #102	; 0x66
    2d88:	bf1c      	itt	ne
    2d8a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    2d8e:	9310      	strne	r3, [sp, #64]	; 0x40
    2d90:	f000 8083 	beq.w	2e9a <MAIN_STACK_SIZE+0xe9a>
    2d94:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    2d96:	9810      	ldr	r0, [sp, #64]	; 0x40
    2d98:	4283      	cmp	r3, r0
    2d9a:	dc6e      	bgt.n	2e7a <MAIN_STACK_SIZE+0xe7a>
    2d9c:	990a      	ldr	r1, [sp, #40]	; 0x28
    2d9e:	f011 0f01 	tst.w	r1, #1
    2da2:	f040 808e 	bne.w	2ec2 <MAIN_STACK_SIZE+0xec2>
    2da6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    2daa:	2367      	movs	r3, #103	; 0x67
    2dac:	920c      	str	r2, [sp, #48]	; 0x30
    2dae:	9316      	str	r3, [sp, #88]	; 0x58
    2db0:	e691      	b.n	2ad6 <MAIN_STACK_SIZE+0xad6>
    2db2:	2700      	movs	r7, #0
    2db4:	461d      	mov	r5, r3
    2db6:	f7fe bce9 	b.w	178c <_vfprintf_r+0x158>
    2dba:	9910      	ldr	r1, [sp, #64]	; 0x40
    2dbc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    2dc0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    2dc4:	910c      	str	r1, [sp, #48]	; 0x30
    2dc6:	f7fe be04 	b.w	19d2 <_vfprintf_r+0x39e>
    2dca:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    2dce:	459b      	cmp	fp, r3
    2dd0:	bf98      	it	ls
    2dd2:	469b      	movls	fp, r3
    2dd4:	f67f ae39 	bls.w	2a4a <MAIN_STACK_SIZE+0xa4a>
    2dd8:	2230      	movs	r2, #48	; 0x30
    2dda:	f803 2b01 	strb.w	r2, [r3], #1
    2dde:	459b      	cmp	fp, r3
    2de0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    2de4:	d8f9      	bhi.n	2dda <MAIN_STACK_SIZE+0xdda>
    2de6:	e630      	b.n	2a4a <MAIN_STACK_SIZE+0xa4a>
    2de8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2dec:	4648      	mov	r0, r9
    2dee:	4631      	mov	r1, r6
    2df0:	320c      	adds	r2, #12
    2df2:	f7fe fc11 	bl	1618 <__sprint_r>
    2df6:	2800      	cmp	r0, #0
    2df8:	f47e ad3c 	bne.w	1874 <_vfprintf_r+0x240>
    2dfc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    2e00:	3304      	adds	r3, #4
    2e02:	e508      	b.n	2816 <MAIN_STACK_SIZE+0x816>
    2e04:	46bc      	mov	ip, r7
    2e06:	3302      	adds	r3, #2
    2e08:	e5db      	b.n	29c2 <MAIN_STACK_SIZE+0x9c2>
    2e0a:	3707      	adds	r7, #7
    2e0c:	e5b9      	b.n	2982 <MAIN_STACK_SIZE+0x982>
    2e0e:	f246 6c67 	movw	ip, #26215	; 0x6667
    2e12:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    2e16:	3103      	adds	r1, #3
    2e18:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    2e1c:	fb8c 2003 	smull	r2, r0, ip, r3
    2e20:	17da      	asrs	r2, r3, #31
    2e22:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    2e26:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    2e2a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    2e2e:	4613      	mov	r3, r2
    2e30:	3030      	adds	r0, #48	; 0x30
    2e32:	2a09      	cmp	r2, #9
    2e34:	f801 0d01 	strb.w	r0, [r1, #-1]!
    2e38:	dcf0      	bgt.n	2e1c <MAIN_STACK_SIZE+0xe1c>
    2e3a:	3330      	adds	r3, #48	; 0x30
    2e3c:	1e48      	subs	r0, r1, #1
    2e3e:	b2da      	uxtb	r2, r3
    2e40:	f801 2c01 	strb.w	r2, [r1, #-1]
    2e44:	9b07      	ldr	r3, [sp, #28]
    2e46:	4283      	cmp	r3, r0
    2e48:	d96a      	bls.n	2f20 <MAIN_STACK_SIZE+0xf20>
    2e4a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    2e4e:	3303      	adds	r3, #3
    2e50:	e001      	b.n	2e56 <MAIN_STACK_SIZE+0xe56>
    2e52:	f811 2b01 	ldrb.w	r2, [r1], #1
    2e56:	f803 2c01 	strb.w	r2, [r3, #-1]
    2e5a:	461a      	mov	r2, r3
    2e5c:	f8dd c01c 	ldr.w	ip, [sp, #28]
    2e60:	3301      	adds	r3, #1
    2e62:	458c      	cmp	ip, r1
    2e64:	d8f5      	bhi.n	2e52 <MAIN_STACK_SIZE+0xe52>
    2e66:	e625      	b.n	2ab4 <MAIN_STACK_SIZE+0xab4>
    2e68:	222d      	movs	r2, #45	; 0x2d
    2e6a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    2e6e:	9217      	str	r2, [sp, #92]	; 0x5c
    2e70:	e598      	b.n	29a4 <MAIN_STACK_SIZE+0x9a4>
    2e72:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    2e76:	9010      	str	r0, [sp, #64]	; 0x40
    2e78:	e603      	b.n	2a82 <MAIN_STACK_SIZE+0xa82>
    2e7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2e7c:	991a      	ldr	r1, [sp, #104]	; 0x68
    2e7e:	2b00      	cmp	r3, #0
    2e80:	bfda      	itte	le
    2e82:	9810      	ldrle	r0, [sp, #64]	; 0x40
    2e84:	f1c0 0302 	rsble	r3, r0, #2
    2e88:	2301      	movgt	r3, #1
    2e8a:	185b      	adds	r3, r3, r1
    2e8c:	2267      	movs	r2, #103	; 0x67
    2e8e:	9310      	str	r3, [sp, #64]	; 0x40
    2e90:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    2e94:	9216      	str	r2, [sp, #88]	; 0x58
    2e96:	930c      	str	r3, [sp, #48]	; 0x30
    2e98:	e61d      	b.n	2ad6 <MAIN_STACK_SIZE+0xad6>
    2e9a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    2e9e:	2800      	cmp	r0, #0
    2ea0:	9010      	str	r0, [sp, #64]	; 0x40
    2ea2:	dd31      	ble.n	2f08 <MAIN_STACK_SIZE+0xf08>
    2ea4:	b91f      	cbnz	r7, 2eae <MAIN_STACK_SIZE+0xeae>
    2ea6:	990a      	ldr	r1, [sp, #40]	; 0x28
    2ea8:	f011 0f01 	tst.w	r1, #1
    2eac:	d00e      	beq.n	2ecc <MAIN_STACK_SIZE+0xecc>
    2eae:	9810      	ldr	r0, [sp, #64]	; 0x40
    2eb0:	2166      	movs	r1, #102	; 0x66
    2eb2:	9116      	str	r1, [sp, #88]	; 0x58
    2eb4:	1c43      	adds	r3, r0, #1
    2eb6:	19db      	adds	r3, r3, r7
    2eb8:	9310      	str	r3, [sp, #64]	; 0x40
    2eba:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    2ebe:	920c      	str	r2, [sp, #48]	; 0x30
    2ec0:	e609      	b.n	2ad6 <MAIN_STACK_SIZE+0xad6>
    2ec2:	9810      	ldr	r0, [sp, #64]	; 0x40
    2ec4:	2167      	movs	r1, #103	; 0x67
    2ec6:	9116      	str	r1, [sp, #88]	; 0x58
    2ec8:	3001      	adds	r0, #1
    2eca:	9010      	str	r0, [sp, #64]	; 0x40
    2ecc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    2ed0:	920c      	str	r2, [sp, #48]	; 0x30
    2ed2:	e600      	b.n	2ad6 <MAIN_STACK_SIZE+0xad6>
    2ed4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2ed6:	781a      	ldrb	r2, [r3, #0]
    2ed8:	680f      	ldr	r7, [r1, #0]
    2eda:	3104      	adds	r1, #4
    2edc:	910b      	str	r1, [sp, #44]	; 0x2c
    2ede:	2f00      	cmp	r7, #0
    2ee0:	bfb8      	it	lt
    2ee2:	f04f 37ff 	movlt.w	r7, #4294967295
    2ee6:	f7fe bc50 	b.w	178a <_vfprintf_r+0x156>
    2eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2eec:	f012 0f01 	tst.w	r2, #1
    2ef0:	bf04      	itt	eq
    2ef2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    2ef6:	930c      	streq	r3, [sp, #48]	; 0x30
    2ef8:	f43f aded 	beq.w	2ad6 <MAIN_STACK_SIZE+0xad6>
    2efc:	e5e5      	b.n	2aca <MAIN_STACK_SIZE+0xaca>
    2efe:	222d      	movs	r2, #45	; 0x2d
    2f00:	425b      	negs	r3, r3
    2f02:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    2f06:	e5c9      	b.n	2a9c <MAIN_STACK_SIZE+0xa9c>
    2f08:	b977      	cbnz	r7, 2f28 <MAIN_STACK_SIZE+0xf28>
    2f0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2f0c:	f013 0f01 	tst.w	r3, #1
    2f10:	d10a      	bne.n	2f28 <MAIN_STACK_SIZE+0xf28>
    2f12:	f04f 0c01 	mov.w	ip, #1
    2f16:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    2f1a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    2f1e:	e5da      	b.n	2ad6 <MAIN_STACK_SIZE+0xad6>
    2f20:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    2f24:	3202      	adds	r2, #2
    2f26:	e5c5      	b.n	2ab4 <MAIN_STACK_SIZE+0xab4>
    2f28:	3702      	adds	r7, #2
    2f2a:	2166      	movs	r1, #102	; 0x66
    2f2c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    2f30:	9710      	str	r7, [sp, #64]	; 0x40
    2f32:	9116      	str	r1, [sp, #88]	; 0x58
    2f34:	920c      	str	r2, [sp, #48]	; 0x30
    2f36:	e5ce      	b.n	2ad6 <MAIN_STACK_SIZE+0xad6>
    2f38:	00007984 	.word	0x00007984

00002f3c <vfprintf>:
    2f3c:	b410      	push	{r4}
    2f3e:	f240 0440 	movw	r4, #64	; 0x40
    2f42:	f2c2 0400 	movt	r4, #8192	; 0x2000
    2f46:	468c      	mov	ip, r1
    2f48:	4613      	mov	r3, r2
    2f4a:	4601      	mov	r1, r0
    2f4c:	4662      	mov	r2, ip
    2f4e:	6820      	ldr	r0, [r4, #0]
    2f50:	bc10      	pop	{r4}
    2f52:	f7fe bb6f 	b.w	1634 <_vfprintf_r>
    2f56:	bf00      	nop

00002f58 <__swsetup_r>:
    2f58:	b570      	push	{r4, r5, r6, lr}
    2f5a:	f240 0540 	movw	r5, #64	; 0x40
    2f5e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    2f62:	4606      	mov	r6, r0
    2f64:	460c      	mov	r4, r1
    2f66:	6828      	ldr	r0, [r5, #0]
    2f68:	b110      	cbz	r0, 2f70 <__swsetup_r+0x18>
    2f6a:	6983      	ldr	r3, [r0, #24]
    2f6c:	2b00      	cmp	r3, #0
    2f6e:	d036      	beq.n	2fde <__swsetup_r+0x86>
    2f70:	f647 13e8 	movw	r3, #31208	; 0x79e8
    2f74:	f2c0 0300 	movt	r3, #0
    2f78:	429c      	cmp	r4, r3
    2f7a:	d038      	beq.n	2fee <__swsetup_r+0x96>
    2f7c:	f647 2308 	movw	r3, #31240	; 0x7a08
    2f80:	f2c0 0300 	movt	r3, #0
    2f84:	429c      	cmp	r4, r3
    2f86:	d041      	beq.n	300c <__swsetup_r+0xb4>
    2f88:	f647 2328 	movw	r3, #31272	; 0x7a28
    2f8c:	f2c0 0300 	movt	r3, #0
    2f90:	429c      	cmp	r4, r3
    2f92:	bf04      	itt	eq
    2f94:	682b      	ldreq	r3, [r5, #0]
    2f96:	68dc      	ldreq	r4, [r3, #12]
    2f98:	89a2      	ldrh	r2, [r4, #12]
    2f9a:	4611      	mov	r1, r2
    2f9c:	b293      	uxth	r3, r2
    2f9e:	f013 0f08 	tst.w	r3, #8
    2fa2:	4618      	mov	r0, r3
    2fa4:	bf18      	it	ne
    2fa6:	6922      	ldrne	r2, [r4, #16]
    2fa8:	d033      	beq.n	3012 <__swsetup_r+0xba>
    2faa:	b31a      	cbz	r2, 2ff4 <__swsetup_r+0x9c>
    2fac:	f013 0101 	ands.w	r1, r3, #1
    2fb0:	d007      	beq.n	2fc2 <__swsetup_r+0x6a>
    2fb2:	6963      	ldr	r3, [r4, #20]
    2fb4:	2100      	movs	r1, #0
    2fb6:	60a1      	str	r1, [r4, #8]
    2fb8:	425b      	negs	r3, r3
    2fba:	61a3      	str	r3, [r4, #24]
    2fbc:	b142      	cbz	r2, 2fd0 <__swsetup_r+0x78>
    2fbe:	2000      	movs	r0, #0
    2fc0:	bd70      	pop	{r4, r5, r6, pc}
    2fc2:	f013 0f02 	tst.w	r3, #2
    2fc6:	bf08      	it	eq
    2fc8:	6961      	ldreq	r1, [r4, #20]
    2fca:	60a1      	str	r1, [r4, #8]
    2fcc:	2a00      	cmp	r2, #0
    2fce:	d1f6      	bne.n	2fbe <__swsetup_r+0x66>
    2fd0:	89a3      	ldrh	r3, [r4, #12]
    2fd2:	f013 0f80 	tst.w	r3, #128	; 0x80
    2fd6:	d0f2      	beq.n	2fbe <__swsetup_r+0x66>
    2fd8:	f04f 30ff 	mov.w	r0, #4294967295
    2fdc:	bd70      	pop	{r4, r5, r6, pc}
    2fde:	f001 f98b 	bl	42f8 <__sinit>
    2fe2:	f647 13e8 	movw	r3, #31208	; 0x79e8
    2fe6:	f2c0 0300 	movt	r3, #0
    2fea:	429c      	cmp	r4, r3
    2fec:	d1c6      	bne.n	2f7c <__swsetup_r+0x24>
    2fee:	682b      	ldr	r3, [r5, #0]
    2ff0:	685c      	ldr	r4, [r3, #4]
    2ff2:	e7d1      	b.n	2f98 <__swsetup_r+0x40>
    2ff4:	f403 7120 	and.w	r1, r3, #640	; 0x280
    2ff8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    2ffc:	d0d6      	beq.n	2fac <__swsetup_r+0x54>
    2ffe:	4630      	mov	r0, r6
    3000:	4621      	mov	r1, r4
    3002:	f001 fd01 	bl	4a08 <__smakebuf_r>
    3006:	89a3      	ldrh	r3, [r4, #12]
    3008:	6922      	ldr	r2, [r4, #16]
    300a:	e7cf      	b.n	2fac <__swsetup_r+0x54>
    300c:	682b      	ldr	r3, [r5, #0]
    300e:	689c      	ldr	r4, [r3, #8]
    3010:	e7c2      	b.n	2f98 <__swsetup_r+0x40>
    3012:	f013 0f10 	tst.w	r3, #16
    3016:	d0df      	beq.n	2fd8 <__swsetup_r+0x80>
    3018:	f013 0f04 	tst.w	r3, #4
    301c:	bf08      	it	eq
    301e:	6922      	ldreq	r2, [r4, #16]
    3020:	d017      	beq.n	3052 <__swsetup_r+0xfa>
    3022:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3024:	b151      	cbz	r1, 303c <__swsetup_r+0xe4>
    3026:	f104 0344 	add.w	r3, r4, #68	; 0x44
    302a:	4299      	cmp	r1, r3
    302c:	d003      	beq.n	3036 <__swsetup_r+0xde>
    302e:	4630      	mov	r0, r6
    3030:	f001 f9e6 	bl	4400 <_free_r>
    3034:	89a2      	ldrh	r2, [r4, #12]
    3036:	b290      	uxth	r0, r2
    3038:	2300      	movs	r3, #0
    303a:	6363      	str	r3, [r4, #52]	; 0x34
    303c:	6922      	ldr	r2, [r4, #16]
    303e:	f64f 71db 	movw	r1, #65499	; 0xffdb
    3042:	f2c0 0100 	movt	r1, #0
    3046:	2300      	movs	r3, #0
    3048:	ea00 0101 	and.w	r1, r0, r1
    304c:	6063      	str	r3, [r4, #4]
    304e:	81a1      	strh	r1, [r4, #12]
    3050:	6022      	str	r2, [r4, #0]
    3052:	f041 0308 	orr.w	r3, r1, #8
    3056:	81a3      	strh	r3, [r4, #12]
    3058:	b29b      	uxth	r3, r3
    305a:	e7a6      	b.n	2faa <__swsetup_r+0x52>
    305c:	0000      	lsls	r0, r0, #0
	...

00003060 <quorem>:
    3060:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3064:	6903      	ldr	r3, [r0, #16]
    3066:	690e      	ldr	r6, [r1, #16]
    3068:	4682      	mov	sl, r0
    306a:	4689      	mov	r9, r1
    306c:	429e      	cmp	r6, r3
    306e:	f300 8083 	bgt.w	3178 <quorem+0x118>
    3072:	1cf2      	adds	r2, r6, #3
    3074:	f101 0514 	add.w	r5, r1, #20
    3078:	f100 0414 	add.w	r4, r0, #20
    307c:	3e01      	subs	r6, #1
    307e:	0092      	lsls	r2, r2, #2
    3080:	188b      	adds	r3, r1, r2
    3082:	1812      	adds	r2, r2, r0
    3084:	f103 0804 	add.w	r8, r3, #4
    3088:	6859      	ldr	r1, [r3, #4]
    308a:	6850      	ldr	r0, [r2, #4]
    308c:	3101      	adds	r1, #1
    308e:	f003 fa8b 	bl	65a8 <__aeabi_uidiv>
    3092:	4607      	mov	r7, r0
    3094:	2800      	cmp	r0, #0
    3096:	d039      	beq.n	310c <quorem+0xac>
    3098:	2300      	movs	r3, #0
    309a:	469c      	mov	ip, r3
    309c:	461a      	mov	r2, r3
    309e:	58e9      	ldr	r1, [r5, r3]
    30a0:	58e0      	ldr	r0, [r4, r3]
    30a2:	fa1f fe81 	uxth.w	lr, r1
    30a6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    30aa:	b281      	uxth	r1, r0
    30ac:	fb0e ce07 	mla	lr, lr, r7, ip
    30b0:	1851      	adds	r1, r2, r1
    30b2:	fb0b fc07 	mul.w	ip, fp, r7
    30b6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    30ba:	fa1f fe8e 	uxth.w	lr, lr
    30be:	ebce 0101 	rsb	r1, lr, r1
    30c2:	fa1f f28c 	uxth.w	r2, ip
    30c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    30ca:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    30ce:	fa1f fe81 	uxth.w	lr, r1
    30d2:	eb02 4221 	add.w	r2, r2, r1, asr #16
    30d6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    30da:	50e1      	str	r1, [r4, r3]
    30dc:	3304      	adds	r3, #4
    30de:	1412      	asrs	r2, r2, #16
    30e0:	1959      	adds	r1, r3, r5
    30e2:	4588      	cmp	r8, r1
    30e4:	d2db      	bcs.n	309e <quorem+0x3e>
    30e6:	1d32      	adds	r2, r6, #4
    30e8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    30ec:	6859      	ldr	r1, [r3, #4]
    30ee:	b969      	cbnz	r1, 310c <quorem+0xac>
    30f0:	429c      	cmp	r4, r3
    30f2:	d209      	bcs.n	3108 <quorem+0xa8>
    30f4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    30f8:	b112      	cbz	r2, 3100 <quorem+0xa0>
    30fa:	e005      	b.n	3108 <quorem+0xa8>
    30fc:	681a      	ldr	r2, [r3, #0]
    30fe:	b91a      	cbnz	r2, 3108 <quorem+0xa8>
    3100:	3b04      	subs	r3, #4
    3102:	3e01      	subs	r6, #1
    3104:	429c      	cmp	r4, r3
    3106:	d3f9      	bcc.n	30fc <quorem+0x9c>
    3108:	f8ca 6010 	str.w	r6, [sl, #16]
    310c:	4649      	mov	r1, r9
    310e:	4650      	mov	r0, sl
    3110:	f002 f97e 	bl	5410 <__mcmp>
    3114:	2800      	cmp	r0, #0
    3116:	db2c      	blt.n	3172 <quorem+0x112>
    3118:	2300      	movs	r3, #0
    311a:	3701      	adds	r7, #1
    311c:	469c      	mov	ip, r3
    311e:	58ea      	ldr	r2, [r5, r3]
    3120:	58e0      	ldr	r0, [r4, r3]
    3122:	b291      	uxth	r1, r2
    3124:	0c12      	lsrs	r2, r2, #16
    3126:	fa1f f980 	uxth.w	r9, r0
    312a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    312e:	ebc1 0109 	rsb	r1, r1, r9
    3132:	4461      	add	r1, ip
    3134:	eb02 4221 	add.w	r2, r2, r1, asr #16
    3138:	b289      	uxth	r1, r1
    313a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    313e:	50e1      	str	r1, [r4, r3]
    3140:	3304      	adds	r3, #4
    3142:	ea4f 4c22 	mov.w	ip, r2, asr #16
    3146:	195a      	adds	r2, r3, r5
    3148:	4590      	cmp	r8, r2
    314a:	d2e8      	bcs.n	311e <quorem+0xbe>
    314c:	1d32      	adds	r2, r6, #4
    314e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    3152:	6859      	ldr	r1, [r3, #4]
    3154:	b969      	cbnz	r1, 3172 <quorem+0x112>
    3156:	429c      	cmp	r4, r3
    3158:	d209      	bcs.n	316e <quorem+0x10e>
    315a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    315e:	b112      	cbz	r2, 3166 <quorem+0x106>
    3160:	e005      	b.n	316e <quorem+0x10e>
    3162:	681a      	ldr	r2, [r3, #0]
    3164:	b91a      	cbnz	r2, 316e <quorem+0x10e>
    3166:	3b04      	subs	r3, #4
    3168:	3e01      	subs	r6, #1
    316a:	429c      	cmp	r4, r3
    316c:	d3f9      	bcc.n	3162 <quorem+0x102>
    316e:	f8ca 6010 	str.w	r6, [sl, #16]
    3172:	4638      	mov	r0, r7
    3174:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3178:	2000      	movs	r0, #0
    317a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    317e:	bf00      	nop

00003180 <_dtoa_r>:
    3180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3184:	6a46      	ldr	r6, [r0, #36]	; 0x24
    3186:	b0a1      	sub	sp, #132	; 0x84
    3188:	4604      	mov	r4, r0
    318a:	4690      	mov	r8, r2
    318c:	4699      	mov	r9, r3
    318e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    3190:	2e00      	cmp	r6, #0
    3192:	f000 8423 	beq.w	39dc <_dtoa_r+0x85c>
    3196:	6832      	ldr	r2, [r6, #0]
    3198:	b182      	cbz	r2, 31bc <_dtoa_r+0x3c>
    319a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    319c:	f04f 0c01 	mov.w	ip, #1
    31a0:	6876      	ldr	r6, [r6, #4]
    31a2:	4620      	mov	r0, r4
    31a4:	680b      	ldr	r3, [r1, #0]
    31a6:	6056      	str	r6, [r2, #4]
    31a8:	684a      	ldr	r2, [r1, #4]
    31aa:	4619      	mov	r1, r3
    31ac:	fa0c f202 	lsl.w	r2, ip, r2
    31b0:	609a      	str	r2, [r3, #8]
    31b2:	f002 fa67 	bl	5684 <_Bfree>
    31b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    31b8:	2200      	movs	r2, #0
    31ba:	601a      	str	r2, [r3, #0]
    31bc:	f1b9 0600 	subs.w	r6, r9, #0
    31c0:	db38      	blt.n	3234 <_dtoa_r+0xb4>
    31c2:	2300      	movs	r3, #0
    31c4:	602b      	str	r3, [r5, #0]
    31c6:	f240 0300 	movw	r3, #0
    31ca:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    31ce:	461a      	mov	r2, r3
    31d0:	ea06 0303 	and.w	r3, r6, r3
    31d4:	4293      	cmp	r3, r2
    31d6:	d017      	beq.n	3208 <_dtoa_r+0x88>
    31d8:	2200      	movs	r2, #0
    31da:	2300      	movs	r3, #0
    31dc:	4640      	mov	r0, r8
    31de:	4649      	mov	r1, r9
    31e0:	e9cd 8906 	strd	r8, r9, [sp, #24]
    31e4:	f003 ff3e 	bl	7064 <__aeabi_dcmpeq>
    31e8:	2800      	cmp	r0, #0
    31ea:	d029      	beq.n	3240 <_dtoa_r+0xc0>
    31ec:	982c      	ldr	r0, [sp, #176]	; 0xb0
    31ee:	2301      	movs	r3, #1
    31f0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    31f2:	6003      	str	r3, [r0, #0]
    31f4:	2900      	cmp	r1, #0
    31f6:	f000 80d0 	beq.w	339a <_dtoa_r+0x21a>
    31fa:	4b79      	ldr	r3, [pc, #484]	; (33e0 <_dtoa_r+0x260>)
    31fc:	1e58      	subs	r0, r3, #1
    31fe:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    3200:	6013      	str	r3, [r2, #0]
    3202:	b021      	add	sp, #132	; 0x84
    3204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3208:	982c      	ldr	r0, [sp, #176]	; 0xb0
    320a:	f242 730f 	movw	r3, #9999	; 0x270f
    320e:	6003      	str	r3, [r0, #0]
    3210:	f1b8 0f00 	cmp.w	r8, #0
    3214:	f000 8095 	beq.w	3342 <_dtoa_r+0x1c2>
    3218:	f647 10e4 	movw	r0, #31204	; 0x79e4
    321c:	f2c0 0000 	movt	r0, #0
    3220:	992e      	ldr	r1, [sp, #184]	; 0xb8
    3222:	2900      	cmp	r1, #0
    3224:	d0ed      	beq.n	3202 <_dtoa_r+0x82>
    3226:	78c2      	ldrb	r2, [r0, #3]
    3228:	1cc3      	adds	r3, r0, #3
    322a:	2a00      	cmp	r2, #0
    322c:	d0e7      	beq.n	31fe <_dtoa_r+0x7e>
    322e:	f100 0308 	add.w	r3, r0, #8
    3232:	e7e4      	b.n	31fe <_dtoa_r+0x7e>
    3234:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    3238:	2301      	movs	r3, #1
    323a:	46b1      	mov	r9, r6
    323c:	602b      	str	r3, [r5, #0]
    323e:	e7c2      	b.n	31c6 <_dtoa_r+0x46>
    3240:	4620      	mov	r0, r4
    3242:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    3246:	a91e      	add	r1, sp, #120	; 0x78
    3248:	9100      	str	r1, [sp, #0]
    324a:	a91f      	add	r1, sp, #124	; 0x7c
    324c:	9101      	str	r1, [sp, #4]
    324e:	f002 fa6b 	bl	5728 <__d2b>
    3252:	f3c6 550a 	ubfx	r5, r6, #20, #11
    3256:	4683      	mov	fp, r0
    3258:	2d00      	cmp	r5, #0
    325a:	d07e      	beq.n	335a <_dtoa_r+0x1da>
    325c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    3260:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    3264:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    3266:	3d07      	subs	r5, #7
    3268:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    326c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    3270:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    3274:	2300      	movs	r3, #0
    3276:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    327a:	9319      	str	r3, [sp, #100]	; 0x64
    327c:	f240 0300 	movw	r3, #0
    3280:	2200      	movs	r2, #0
    3282:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    3286:	f003 fad1 	bl	682c <__aeabi_dsub>
    328a:	a34f      	add	r3, pc, #316	; (adr r3, 33c8 <_dtoa_r+0x248>)
    328c:	e9d3 2300 	ldrd	r2, r3, [r3]
    3290:	f003 fc80 	bl	6b94 <__aeabi_dmul>
    3294:	a34e      	add	r3, pc, #312	; (adr r3, 33d0 <_dtoa_r+0x250>)
    3296:	e9d3 2300 	ldrd	r2, r3, [r3]
    329a:	f003 fac9 	bl	6830 <__adddf3>
    329e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    32a2:	4628      	mov	r0, r5
    32a4:	f003 fc10 	bl	6ac8 <__aeabi_i2d>
    32a8:	a34b      	add	r3, pc, #300	; (adr r3, 33d8 <_dtoa_r+0x258>)
    32aa:	e9d3 2300 	ldrd	r2, r3, [r3]
    32ae:	f003 fc71 	bl	6b94 <__aeabi_dmul>
    32b2:	4602      	mov	r2, r0
    32b4:	460b      	mov	r3, r1
    32b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    32ba:	f003 fab9 	bl	6830 <__adddf3>
    32be:	e9cd 0108 	strd	r0, r1, [sp, #32]
    32c2:	f003 ff01 	bl	70c8 <__aeabi_d2iz>
    32c6:	2200      	movs	r2, #0
    32c8:	2300      	movs	r3, #0
    32ca:	4606      	mov	r6, r0
    32cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    32d0:	f003 fed2 	bl	7078 <__aeabi_dcmplt>
    32d4:	b140      	cbz	r0, 32e8 <_dtoa_r+0x168>
    32d6:	4630      	mov	r0, r6
    32d8:	f003 fbf6 	bl	6ac8 <__aeabi_i2d>
    32dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    32e0:	f003 fec0 	bl	7064 <__aeabi_dcmpeq>
    32e4:	b900      	cbnz	r0, 32e8 <_dtoa_r+0x168>
    32e6:	3e01      	subs	r6, #1
    32e8:	2e16      	cmp	r6, #22
    32ea:	d95b      	bls.n	33a4 <_dtoa_r+0x224>
    32ec:	2301      	movs	r3, #1
    32ee:	9318      	str	r3, [sp, #96]	; 0x60
    32f0:	3f01      	subs	r7, #1
    32f2:	ebb7 0a05 	subs.w	sl, r7, r5
    32f6:	bf42      	ittt	mi
    32f8:	f1ca 0a00 	rsbmi	sl, sl, #0
    32fc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    3300:	f04f 0a00 	movmi.w	sl, #0
    3304:	d401      	bmi.n	330a <_dtoa_r+0x18a>
    3306:	2200      	movs	r2, #0
    3308:	920f      	str	r2, [sp, #60]	; 0x3c
    330a:	2e00      	cmp	r6, #0
    330c:	f2c0 8371 	blt.w	39f2 <_dtoa_r+0x872>
    3310:	44b2      	add	sl, r6
    3312:	2300      	movs	r3, #0
    3314:	9617      	str	r6, [sp, #92]	; 0x5c
    3316:	9315      	str	r3, [sp, #84]	; 0x54
    3318:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    331a:	2b09      	cmp	r3, #9
    331c:	d862      	bhi.n	33e4 <_dtoa_r+0x264>
    331e:	2b05      	cmp	r3, #5
    3320:	f340 8677 	ble.w	4012 <_dtoa_r+0xe92>
    3324:	982a      	ldr	r0, [sp, #168]	; 0xa8
    3326:	2700      	movs	r7, #0
    3328:	3804      	subs	r0, #4
    332a:	902a      	str	r0, [sp, #168]	; 0xa8
    332c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    332e:	1e8b      	subs	r3, r1, #2
    3330:	2b03      	cmp	r3, #3
    3332:	f200 83dd 	bhi.w	3af0 <_dtoa_r+0x970>
    3336:	e8df f013 	tbh	[pc, r3, lsl #1]
    333a:	03a5      	.short	0x03a5
    333c:	03d503d8 	.word	0x03d503d8
    3340:	03c4      	.short	0x03c4
    3342:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    3346:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    334a:	2e00      	cmp	r6, #0
    334c:	f47f af64 	bne.w	3218 <_dtoa_r+0x98>
    3350:	f647 10d8 	movw	r0, #31192	; 0x79d8
    3354:	f2c0 0000 	movt	r0, #0
    3358:	e762      	b.n	3220 <_dtoa_r+0xa0>
    335a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    335c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    335e:	18fb      	adds	r3, r7, r3
    3360:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    3364:	1c9d      	adds	r5, r3, #2
    3366:	2d20      	cmp	r5, #32
    3368:	bfdc      	itt	le
    336a:	f1c5 0020 	rsble	r0, r5, #32
    336e:	fa08 f000 	lslle.w	r0, r8, r0
    3372:	dd08      	ble.n	3386 <_dtoa_r+0x206>
    3374:	3b1e      	subs	r3, #30
    3376:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    337a:	fa16 f202 	lsls.w	r2, r6, r2
    337e:	fa28 f303 	lsr.w	r3, r8, r3
    3382:	ea42 0003 	orr.w	r0, r2, r3
    3386:	f003 fb8f 	bl	6aa8 <__aeabi_ui2d>
    338a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    338e:	2201      	movs	r2, #1
    3390:	3d03      	subs	r5, #3
    3392:	9219      	str	r2, [sp, #100]	; 0x64
    3394:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    3398:	e770      	b.n	327c <_dtoa_r+0xfc>
    339a:	f647 10d4 	movw	r0, #31188	; 0x79d4
    339e:	f2c0 0000 	movt	r0, #0
    33a2:	e72e      	b.n	3202 <_dtoa_r+0x82>
    33a4:	f647 2390 	movw	r3, #31376	; 0x7a90
    33a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    33ac:	f2c0 0300 	movt	r3, #0
    33b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    33b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    33b8:	f003 fe5e 	bl	7078 <__aeabi_dcmplt>
    33bc:	2800      	cmp	r0, #0
    33be:	f040 8320 	bne.w	3a02 <_dtoa_r+0x882>
    33c2:	9018      	str	r0, [sp, #96]	; 0x60
    33c4:	e794      	b.n	32f0 <_dtoa_r+0x170>
    33c6:	bf00      	nop
    33c8:	636f4361 	.word	0x636f4361
    33cc:	3fd287a7 	.word	0x3fd287a7
    33d0:	8b60c8b3 	.word	0x8b60c8b3
    33d4:	3fc68a28 	.word	0x3fc68a28
    33d8:	509f79fb 	.word	0x509f79fb
    33dc:	3fd34413 	.word	0x3fd34413
    33e0:	000079d5 	.word	0x000079d5
    33e4:	2300      	movs	r3, #0
    33e6:	f04f 30ff 	mov.w	r0, #4294967295
    33ea:	461f      	mov	r7, r3
    33ec:	2101      	movs	r1, #1
    33ee:	932a      	str	r3, [sp, #168]	; 0xa8
    33f0:	9011      	str	r0, [sp, #68]	; 0x44
    33f2:	9116      	str	r1, [sp, #88]	; 0x58
    33f4:	9008      	str	r0, [sp, #32]
    33f6:	932b      	str	r3, [sp, #172]	; 0xac
    33f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    33fa:	2300      	movs	r3, #0
    33fc:	606b      	str	r3, [r5, #4]
    33fe:	4620      	mov	r0, r4
    3400:	6869      	ldr	r1, [r5, #4]
    3402:	f002 f95b 	bl	56bc <_Balloc>
    3406:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3408:	6028      	str	r0, [r5, #0]
    340a:	681b      	ldr	r3, [r3, #0]
    340c:	9310      	str	r3, [sp, #64]	; 0x40
    340e:	2f00      	cmp	r7, #0
    3410:	f000 815b 	beq.w	36ca <_dtoa_r+0x54a>
    3414:	2e00      	cmp	r6, #0
    3416:	f340 842a 	ble.w	3c6e <_dtoa_r+0xaee>
    341a:	f647 2390 	movw	r3, #31376	; 0x7a90
    341e:	f006 020f 	and.w	r2, r6, #15
    3422:	f2c0 0300 	movt	r3, #0
    3426:	1135      	asrs	r5, r6, #4
    3428:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    342c:	f015 0f10 	tst.w	r5, #16
    3430:	e9d3 0100 	ldrd	r0, r1, [r3]
    3434:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    3438:	f000 82e7 	beq.w	3a0a <_dtoa_r+0x88a>
    343c:	f647 3368 	movw	r3, #31592	; 0x7b68
    3440:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    3444:	f2c0 0300 	movt	r3, #0
    3448:	f005 050f 	and.w	r5, r5, #15
    344c:	f04f 0803 	mov.w	r8, #3
    3450:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    3454:	f003 fcc8 	bl	6de8 <__aeabi_ddiv>
    3458:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    345c:	b1bd      	cbz	r5, 348e <_dtoa_r+0x30e>
    345e:	f647 3768 	movw	r7, #31592	; 0x7b68
    3462:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    3466:	f2c0 0700 	movt	r7, #0
    346a:	f015 0f01 	tst.w	r5, #1
    346e:	4610      	mov	r0, r2
    3470:	4619      	mov	r1, r3
    3472:	d007      	beq.n	3484 <_dtoa_r+0x304>
    3474:	e9d7 2300 	ldrd	r2, r3, [r7]
    3478:	f108 0801 	add.w	r8, r8, #1
    347c:	f003 fb8a 	bl	6b94 <__aeabi_dmul>
    3480:	4602      	mov	r2, r0
    3482:	460b      	mov	r3, r1
    3484:	3708      	adds	r7, #8
    3486:	106d      	asrs	r5, r5, #1
    3488:	d1ef      	bne.n	346a <_dtoa_r+0x2ea>
    348a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    348e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    3492:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    3496:	f003 fca7 	bl	6de8 <__aeabi_ddiv>
    349a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    349e:	9918      	ldr	r1, [sp, #96]	; 0x60
    34a0:	2900      	cmp	r1, #0
    34a2:	f000 80de 	beq.w	3662 <_dtoa_r+0x4e2>
    34a6:	f240 0300 	movw	r3, #0
    34aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    34ae:	2200      	movs	r2, #0
    34b0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    34b4:	f04f 0500 	mov.w	r5, #0
    34b8:	f003 fdde 	bl	7078 <__aeabi_dcmplt>
    34bc:	b108      	cbz	r0, 34c2 <_dtoa_r+0x342>
    34be:	f04f 0501 	mov.w	r5, #1
    34c2:	9a08      	ldr	r2, [sp, #32]
    34c4:	2a00      	cmp	r2, #0
    34c6:	bfd4      	ite	le
    34c8:	2500      	movle	r5, #0
    34ca:	f005 0501 	andgt.w	r5, r5, #1
    34ce:	2d00      	cmp	r5, #0
    34d0:	f000 80c7 	beq.w	3662 <_dtoa_r+0x4e2>
    34d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    34d6:	2b00      	cmp	r3, #0
    34d8:	f340 80f5 	ble.w	36c6 <_dtoa_r+0x546>
    34dc:	f240 0300 	movw	r3, #0
    34e0:	2200      	movs	r2, #0
    34e2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    34e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    34ea:	f003 fb53 	bl	6b94 <__aeabi_dmul>
    34ee:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    34f2:	f108 0001 	add.w	r0, r8, #1
    34f6:	1e71      	subs	r1, r6, #1
    34f8:	9112      	str	r1, [sp, #72]	; 0x48
    34fa:	f003 fae5 	bl	6ac8 <__aeabi_i2d>
    34fe:	4602      	mov	r2, r0
    3500:	460b      	mov	r3, r1
    3502:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3506:	f003 fb45 	bl	6b94 <__aeabi_dmul>
    350a:	f240 0300 	movw	r3, #0
    350e:	2200      	movs	r2, #0
    3510:	f2c4 031c 	movt	r3, #16412	; 0x401c
    3514:	f003 f98c 	bl	6830 <__adddf3>
    3518:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    351c:	4680      	mov	r8, r0
    351e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    3522:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3524:	2b00      	cmp	r3, #0
    3526:	f000 83ad 	beq.w	3c84 <_dtoa_r+0xb04>
    352a:	f647 2390 	movw	r3, #31376	; 0x7a90
    352e:	f240 0100 	movw	r1, #0
    3532:	f2c0 0300 	movt	r3, #0
    3536:	2000      	movs	r0, #0
    3538:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    353c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    3540:	f8cd c00c 	str.w	ip, [sp, #12]
    3544:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    3548:	f003 fc4e 	bl	6de8 <__aeabi_ddiv>
    354c:	4642      	mov	r2, r8
    354e:	464b      	mov	r3, r9
    3550:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3552:	f003 f96b 	bl	682c <__aeabi_dsub>
    3556:	4680      	mov	r8, r0
    3558:	4689      	mov	r9, r1
    355a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    355e:	f003 fdb3 	bl	70c8 <__aeabi_d2iz>
    3562:	4607      	mov	r7, r0
    3564:	f003 fab0 	bl	6ac8 <__aeabi_i2d>
    3568:	4602      	mov	r2, r0
    356a:	460b      	mov	r3, r1
    356c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3570:	f003 f95c 	bl	682c <__aeabi_dsub>
    3574:	f107 0330 	add.w	r3, r7, #48	; 0x30
    3578:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    357c:	4640      	mov	r0, r8
    357e:	f805 3b01 	strb.w	r3, [r5], #1
    3582:	4649      	mov	r1, r9
    3584:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    3588:	f003 fd94 	bl	70b4 <__aeabi_dcmpgt>
    358c:	2800      	cmp	r0, #0
    358e:	f040 8213 	bne.w	39b8 <_dtoa_r+0x838>
    3592:	f240 0100 	movw	r1, #0
    3596:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    359a:	2000      	movs	r0, #0
    359c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    35a0:	f003 f944 	bl	682c <__aeabi_dsub>
    35a4:	4602      	mov	r2, r0
    35a6:	460b      	mov	r3, r1
    35a8:	4640      	mov	r0, r8
    35aa:	4649      	mov	r1, r9
    35ac:	f003 fd82 	bl	70b4 <__aeabi_dcmpgt>
    35b0:	f8dd c00c 	ldr.w	ip, [sp, #12]
    35b4:	2800      	cmp	r0, #0
    35b6:	f040 83e7 	bne.w	3d88 <_dtoa_r+0xc08>
    35ba:	f1bc 0f01 	cmp.w	ip, #1
    35be:	f340 8082 	ble.w	36c6 <_dtoa_r+0x546>
    35c2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    35c6:	2701      	movs	r7, #1
    35c8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    35cc:	961d      	str	r6, [sp, #116]	; 0x74
    35ce:	4666      	mov	r6, ip
    35d0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    35d4:	940c      	str	r4, [sp, #48]	; 0x30
    35d6:	e010      	b.n	35fa <_dtoa_r+0x47a>
    35d8:	f240 0100 	movw	r1, #0
    35dc:	2000      	movs	r0, #0
    35de:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    35e2:	f003 f923 	bl	682c <__aeabi_dsub>
    35e6:	4642      	mov	r2, r8
    35e8:	464b      	mov	r3, r9
    35ea:	f003 fd45 	bl	7078 <__aeabi_dcmplt>
    35ee:	2800      	cmp	r0, #0
    35f0:	f040 83c7 	bne.w	3d82 <_dtoa_r+0xc02>
    35f4:	42b7      	cmp	r7, r6
    35f6:	f280 848b 	bge.w	3f10 <_dtoa_r+0xd90>
    35fa:	f240 0300 	movw	r3, #0
    35fe:	4640      	mov	r0, r8
    3600:	4649      	mov	r1, r9
    3602:	2200      	movs	r2, #0
    3604:	f2c4 0324 	movt	r3, #16420	; 0x4024
    3608:	3501      	adds	r5, #1
    360a:	f003 fac3 	bl	6b94 <__aeabi_dmul>
    360e:	f240 0300 	movw	r3, #0
    3612:	2200      	movs	r2, #0
    3614:	f2c4 0324 	movt	r3, #16420	; 0x4024
    3618:	4680      	mov	r8, r0
    361a:	4689      	mov	r9, r1
    361c:	4650      	mov	r0, sl
    361e:	4659      	mov	r1, fp
    3620:	f003 fab8 	bl	6b94 <__aeabi_dmul>
    3624:	468b      	mov	fp, r1
    3626:	4682      	mov	sl, r0
    3628:	f003 fd4e 	bl	70c8 <__aeabi_d2iz>
    362c:	4604      	mov	r4, r0
    362e:	f003 fa4b 	bl	6ac8 <__aeabi_i2d>
    3632:	3430      	adds	r4, #48	; 0x30
    3634:	4602      	mov	r2, r0
    3636:	460b      	mov	r3, r1
    3638:	4650      	mov	r0, sl
    363a:	4659      	mov	r1, fp
    363c:	f003 f8f6 	bl	682c <__aeabi_dsub>
    3640:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3642:	464b      	mov	r3, r9
    3644:	55d4      	strb	r4, [r2, r7]
    3646:	4642      	mov	r2, r8
    3648:	3701      	adds	r7, #1
    364a:	4682      	mov	sl, r0
    364c:	468b      	mov	fp, r1
    364e:	f003 fd13 	bl	7078 <__aeabi_dcmplt>
    3652:	4652      	mov	r2, sl
    3654:	465b      	mov	r3, fp
    3656:	2800      	cmp	r0, #0
    3658:	d0be      	beq.n	35d8 <_dtoa_r+0x458>
    365a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    365e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3660:	e1aa      	b.n	39b8 <_dtoa_r+0x838>
    3662:	4640      	mov	r0, r8
    3664:	f003 fa30 	bl	6ac8 <__aeabi_i2d>
    3668:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    366c:	f003 fa92 	bl	6b94 <__aeabi_dmul>
    3670:	f240 0300 	movw	r3, #0
    3674:	2200      	movs	r2, #0
    3676:	f2c4 031c 	movt	r3, #16412	; 0x401c
    367a:	f003 f8d9 	bl	6830 <__adddf3>
    367e:	9a08      	ldr	r2, [sp, #32]
    3680:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    3684:	4680      	mov	r8, r0
    3686:	46a9      	mov	r9, r5
    3688:	2a00      	cmp	r2, #0
    368a:	f040 82ec 	bne.w	3c66 <_dtoa_r+0xae6>
    368e:	f240 0300 	movw	r3, #0
    3692:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3696:	2200      	movs	r2, #0
    3698:	f2c4 0314 	movt	r3, #16404	; 0x4014
    369c:	f003 f8c6 	bl	682c <__aeabi_dsub>
    36a0:	4642      	mov	r2, r8
    36a2:	462b      	mov	r3, r5
    36a4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    36a8:	f003 fd04 	bl	70b4 <__aeabi_dcmpgt>
    36ac:	2800      	cmp	r0, #0
    36ae:	f040 824a 	bne.w	3b46 <_dtoa_r+0x9c6>
    36b2:	4642      	mov	r2, r8
    36b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    36b8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    36bc:	f003 fcdc 	bl	7078 <__aeabi_dcmplt>
    36c0:	2800      	cmp	r0, #0
    36c2:	f040 81d5 	bne.w	3a70 <_dtoa_r+0x8f0>
    36c6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    36ca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    36cc:	ea6f 0703 	mvn.w	r7, r3
    36d0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    36d4:	2e0e      	cmp	r6, #14
    36d6:	bfcc      	ite	gt
    36d8:	2700      	movgt	r7, #0
    36da:	f007 0701 	andle.w	r7, r7, #1
    36de:	2f00      	cmp	r7, #0
    36e0:	f000 80b7 	beq.w	3852 <_dtoa_r+0x6d2>
    36e4:	982b      	ldr	r0, [sp, #172]	; 0xac
    36e6:	f647 2390 	movw	r3, #31376	; 0x7a90
    36ea:	f2c0 0300 	movt	r3, #0
    36ee:	9908      	ldr	r1, [sp, #32]
    36f0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    36f4:	0fc2      	lsrs	r2, r0, #31
    36f6:	2900      	cmp	r1, #0
    36f8:	bfcc      	ite	gt
    36fa:	2200      	movgt	r2, #0
    36fc:	f002 0201 	andle.w	r2, r2, #1
    3700:	e9d3 0100 	ldrd	r0, r1, [r3]
    3704:	e9cd 0104 	strd	r0, r1, [sp, #16]
    3708:	2a00      	cmp	r2, #0
    370a:	f040 81a0 	bne.w	3a4e <_dtoa_r+0x8ce>
    370e:	4602      	mov	r2, r0
    3710:	460b      	mov	r3, r1
    3712:	4640      	mov	r0, r8
    3714:	4649      	mov	r1, r9
    3716:	f003 fb67 	bl	6de8 <__aeabi_ddiv>
    371a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    371c:	f003 fcd4 	bl	70c8 <__aeabi_d2iz>
    3720:	4682      	mov	sl, r0
    3722:	f003 f9d1 	bl	6ac8 <__aeabi_i2d>
    3726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    372a:	f003 fa33 	bl	6b94 <__aeabi_dmul>
    372e:	4602      	mov	r2, r0
    3730:	460b      	mov	r3, r1
    3732:	4640      	mov	r0, r8
    3734:	4649      	mov	r1, r9
    3736:	f003 f879 	bl	682c <__aeabi_dsub>
    373a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    373e:	f805 3b01 	strb.w	r3, [r5], #1
    3742:	9a08      	ldr	r2, [sp, #32]
    3744:	2a01      	cmp	r2, #1
    3746:	4680      	mov	r8, r0
    3748:	4689      	mov	r9, r1
    374a:	d052      	beq.n	37f2 <_dtoa_r+0x672>
    374c:	f240 0300 	movw	r3, #0
    3750:	2200      	movs	r2, #0
    3752:	f2c4 0324 	movt	r3, #16420	; 0x4024
    3756:	f003 fa1d 	bl	6b94 <__aeabi_dmul>
    375a:	2200      	movs	r2, #0
    375c:	2300      	movs	r3, #0
    375e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    3762:	f003 fc7f 	bl	7064 <__aeabi_dcmpeq>
    3766:	2800      	cmp	r0, #0
    3768:	f040 81eb 	bne.w	3b42 <_dtoa_r+0x9c2>
    376c:	9810      	ldr	r0, [sp, #64]	; 0x40
    376e:	f04f 0801 	mov.w	r8, #1
    3772:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    3776:	46a3      	mov	fp, r4
    3778:	1c87      	adds	r7, r0, #2
    377a:	960f      	str	r6, [sp, #60]	; 0x3c
    377c:	f8dd 9020 	ldr.w	r9, [sp, #32]
    3780:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    3784:	e00a      	b.n	379c <_dtoa_r+0x61c>
    3786:	f003 fa05 	bl	6b94 <__aeabi_dmul>
    378a:	2200      	movs	r2, #0
    378c:	2300      	movs	r3, #0
    378e:	4604      	mov	r4, r0
    3790:	460d      	mov	r5, r1
    3792:	f003 fc67 	bl	7064 <__aeabi_dcmpeq>
    3796:	2800      	cmp	r0, #0
    3798:	f040 81ce 	bne.w	3b38 <_dtoa_r+0x9b8>
    379c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    37a0:	4620      	mov	r0, r4
    37a2:	4629      	mov	r1, r5
    37a4:	f108 0801 	add.w	r8, r8, #1
    37a8:	f003 fb1e 	bl	6de8 <__aeabi_ddiv>
    37ac:	463e      	mov	r6, r7
    37ae:	f003 fc8b 	bl	70c8 <__aeabi_d2iz>
    37b2:	4682      	mov	sl, r0
    37b4:	f003 f988 	bl	6ac8 <__aeabi_i2d>
    37b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    37bc:	f003 f9ea 	bl	6b94 <__aeabi_dmul>
    37c0:	4602      	mov	r2, r0
    37c2:	460b      	mov	r3, r1
    37c4:	4620      	mov	r0, r4
    37c6:	4629      	mov	r1, r5
    37c8:	f003 f830 	bl	682c <__aeabi_dsub>
    37cc:	2200      	movs	r2, #0
    37ce:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    37d2:	f807 cc01 	strb.w	ip, [r7, #-1]
    37d6:	3701      	adds	r7, #1
    37d8:	45c1      	cmp	r9, r8
    37da:	f240 0300 	movw	r3, #0
    37de:	f2c4 0324 	movt	r3, #16420	; 0x4024
    37e2:	d1d0      	bne.n	3786 <_dtoa_r+0x606>
    37e4:	4635      	mov	r5, r6
    37e6:	465c      	mov	r4, fp
    37e8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    37ea:	4680      	mov	r8, r0
    37ec:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    37f0:	4689      	mov	r9, r1
    37f2:	4642      	mov	r2, r8
    37f4:	464b      	mov	r3, r9
    37f6:	4640      	mov	r0, r8
    37f8:	4649      	mov	r1, r9
    37fa:	f003 f819 	bl	6830 <__adddf3>
    37fe:	4680      	mov	r8, r0
    3800:	4689      	mov	r9, r1
    3802:	4642      	mov	r2, r8
    3804:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3808:	464b      	mov	r3, r9
    380a:	f003 fc35 	bl	7078 <__aeabi_dcmplt>
    380e:	b960      	cbnz	r0, 382a <_dtoa_r+0x6aa>
    3810:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3814:	4642      	mov	r2, r8
    3816:	464b      	mov	r3, r9
    3818:	f003 fc24 	bl	7064 <__aeabi_dcmpeq>
    381c:	2800      	cmp	r0, #0
    381e:	f000 8190 	beq.w	3b42 <_dtoa_r+0x9c2>
    3822:	f01a 0f01 	tst.w	sl, #1
    3826:	f000 818c 	beq.w	3b42 <_dtoa_r+0x9c2>
    382a:	9910      	ldr	r1, [sp, #64]	; 0x40
    382c:	e000      	b.n	3830 <_dtoa_r+0x6b0>
    382e:	461d      	mov	r5, r3
    3830:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    3834:	1e6b      	subs	r3, r5, #1
    3836:	2a39      	cmp	r2, #57	; 0x39
    3838:	f040 8367 	bne.w	3f0a <_dtoa_r+0xd8a>
    383c:	428b      	cmp	r3, r1
    383e:	d1f6      	bne.n	382e <_dtoa_r+0x6ae>
    3840:	9910      	ldr	r1, [sp, #64]	; 0x40
    3842:	2330      	movs	r3, #48	; 0x30
    3844:	3601      	adds	r6, #1
    3846:	2231      	movs	r2, #49	; 0x31
    3848:	700b      	strb	r3, [r1, #0]
    384a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    384c:	701a      	strb	r2, [r3, #0]
    384e:	9612      	str	r6, [sp, #72]	; 0x48
    3850:	e0b2      	b.n	39b8 <_dtoa_r+0x838>
    3852:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3854:	2a00      	cmp	r2, #0
    3856:	f040 80df 	bne.w	3a18 <_dtoa_r+0x898>
    385a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    385c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    385e:	920c      	str	r2, [sp, #48]	; 0x30
    3860:	2d00      	cmp	r5, #0
    3862:	bfd4      	ite	le
    3864:	2300      	movle	r3, #0
    3866:	2301      	movgt	r3, #1
    3868:	f1ba 0f00 	cmp.w	sl, #0
    386c:	bfd4      	ite	le
    386e:	2300      	movle	r3, #0
    3870:	f003 0301 	andgt.w	r3, r3, #1
    3874:	b14b      	cbz	r3, 388a <_dtoa_r+0x70a>
    3876:	45aa      	cmp	sl, r5
    3878:	bfb4      	ite	lt
    387a:	4653      	movlt	r3, sl
    387c:	462b      	movge	r3, r5
    387e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3880:	ebc3 0a0a 	rsb	sl, r3, sl
    3884:	1aed      	subs	r5, r5, r3
    3886:	1ac0      	subs	r0, r0, r3
    3888:	900f      	str	r0, [sp, #60]	; 0x3c
    388a:	9915      	ldr	r1, [sp, #84]	; 0x54
    388c:	2900      	cmp	r1, #0
    388e:	dd1c      	ble.n	38ca <_dtoa_r+0x74a>
    3890:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3892:	2a00      	cmp	r2, #0
    3894:	f000 82e9 	beq.w	3e6a <_dtoa_r+0xcea>
    3898:	2f00      	cmp	r7, #0
    389a:	dd12      	ble.n	38c2 <_dtoa_r+0x742>
    389c:	990c      	ldr	r1, [sp, #48]	; 0x30
    389e:	463a      	mov	r2, r7
    38a0:	4620      	mov	r0, r4
    38a2:	f002 f96b 	bl	5b7c <__pow5mult>
    38a6:	465a      	mov	r2, fp
    38a8:	900c      	str	r0, [sp, #48]	; 0x30
    38aa:	4620      	mov	r0, r4
    38ac:	990c      	ldr	r1, [sp, #48]	; 0x30
    38ae:	f002 f87d 	bl	59ac <__multiply>
    38b2:	4659      	mov	r1, fp
    38b4:	4603      	mov	r3, r0
    38b6:	4620      	mov	r0, r4
    38b8:	9303      	str	r3, [sp, #12]
    38ba:	f001 fee3 	bl	5684 <_Bfree>
    38be:	9b03      	ldr	r3, [sp, #12]
    38c0:	469b      	mov	fp, r3
    38c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
    38c4:	1bda      	subs	r2, r3, r7
    38c6:	f040 8311 	bne.w	3eec <_dtoa_r+0xd6c>
    38ca:	2101      	movs	r1, #1
    38cc:	4620      	mov	r0, r4
    38ce:	f002 f907 	bl	5ae0 <__i2b>
    38d2:	9006      	str	r0, [sp, #24]
    38d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
    38d6:	2800      	cmp	r0, #0
    38d8:	dd05      	ble.n	38e6 <_dtoa_r+0x766>
    38da:	9906      	ldr	r1, [sp, #24]
    38dc:	4620      	mov	r0, r4
    38de:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    38e0:	f002 f94c 	bl	5b7c <__pow5mult>
    38e4:	9006      	str	r0, [sp, #24]
    38e6:	992a      	ldr	r1, [sp, #168]	; 0xa8
    38e8:	2901      	cmp	r1, #1
    38ea:	f340 810a 	ble.w	3b02 <_dtoa_r+0x982>
    38ee:	2700      	movs	r7, #0
    38f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    38f2:	2b00      	cmp	r3, #0
    38f4:	f040 8261 	bne.w	3dba <_dtoa_r+0xc3a>
    38f8:	2301      	movs	r3, #1
    38fa:	4453      	add	r3, sl
    38fc:	f013 031f 	ands.w	r3, r3, #31
    3900:	f040 812a 	bne.w	3b58 <_dtoa_r+0x9d8>
    3904:	231c      	movs	r3, #28
    3906:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3908:	449a      	add	sl, r3
    390a:	18ed      	adds	r5, r5, r3
    390c:	18d2      	adds	r2, r2, r3
    390e:	920f      	str	r2, [sp, #60]	; 0x3c
    3910:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3912:	2b00      	cmp	r3, #0
    3914:	dd05      	ble.n	3922 <_dtoa_r+0x7a2>
    3916:	4659      	mov	r1, fp
    3918:	461a      	mov	r2, r3
    391a:	4620      	mov	r0, r4
    391c:	f001 ffe8 	bl	58f0 <__lshift>
    3920:	4683      	mov	fp, r0
    3922:	f1ba 0f00 	cmp.w	sl, #0
    3926:	dd05      	ble.n	3934 <_dtoa_r+0x7b4>
    3928:	9906      	ldr	r1, [sp, #24]
    392a:	4652      	mov	r2, sl
    392c:	4620      	mov	r0, r4
    392e:	f001 ffdf 	bl	58f0 <__lshift>
    3932:	9006      	str	r0, [sp, #24]
    3934:	9818      	ldr	r0, [sp, #96]	; 0x60
    3936:	2800      	cmp	r0, #0
    3938:	f040 8229 	bne.w	3d8e <_dtoa_r+0xc0e>
    393c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    393e:	9908      	ldr	r1, [sp, #32]
    3940:	2802      	cmp	r0, #2
    3942:	bfd4      	ite	le
    3944:	2300      	movle	r3, #0
    3946:	2301      	movgt	r3, #1
    3948:	2900      	cmp	r1, #0
    394a:	bfcc      	ite	gt
    394c:	2300      	movgt	r3, #0
    394e:	f003 0301 	andle.w	r3, r3, #1
    3952:	2b00      	cmp	r3, #0
    3954:	f000 810c 	beq.w	3b70 <_dtoa_r+0x9f0>
    3958:	2900      	cmp	r1, #0
    395a:	f040 808c 	bne.w	3a76 <_dtoa_r+0x8f6>
    395e:	2205      	movs	r2, #5
    3960:	9906      	ldr	r1, [sp, #24]
    3962:	9b08      	ldr	r3, [sp, #32]
    3964:	4620      	mov	r0, r4
    3966:	f002 f8c5 	bl	5af4 <__multadd>
    396a:	9006      	str	r0, [sp, #24]
    396c:	4658      	mov	r0, fp
    396e:	9906      	ldr	r1, [sp, #24]
    3970:	f001 fd4e 	bl	5410 <__mcmp>
    3974:	2800      	cmp	r0, #0
    3976:	dd7e      	ble.n	3a76 <_dtoa_r+0x8f6>
    3978:	9d10      	ldr	r5, [sp, #64]	; 0x40
    397a:	3601      	adds	r6, #1
    397c:	2700      	movs	r7, #0
    397e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    3982:	2331      	movs	r3, #49	; 0x31
    3984:	f805 3b01 	strb.w	r3, [r5], #1
    3988:	9906      	ldr	r1, [sp, #24]
    398a:	4620      	mov	r0, r4
    398c:	f001 fe7a 	bl	5684 <_Bfree>
    3990:	f1ba 0f00 	cmp.w	sl, #0
    3994:	f000 80d5 	beq.w	3b42 <_dtoa_r+0x9c2>
    3998:	1e3b      	subs	r3, r7, #0
    399a:	bf18      	it	ne
    399c:	2301      	movne	r3, #1
    399e:	4557      	cmp	r7, sl
    39a0:	bf0c      	ite	eq
    39a2:	2300      	moveq	r3, #0
    39a4:	f003 0301 	andne.w	r3, r3, #1
    39a8:	2b00      	cmp	r3, #0
    39aa:	f040 80d0 	bne.w	3b4e <_dtoa_r+0x9ce>
    39ae:	4651      	mov	r1, sl
    39b0:	4620      	mov	r0, r4
    39b2:	f001 fe67 	bl	5684 <_Bfree>
    39b6:	9612      	str	r6, [sp, #72]	; 0x48
    39b8:	4620      	mov	r0, r4
    39ba:	4659      	mov	r1, fp
    39bc:	f001 fe62 	bl	5684 <_Bfree>
    39c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    39c2:	1c53      	adds	r3, r2, #1
    39c4:	2200      	movs	r2, #0
    39c6:	702a      	strb	r2, [r5, #0]
    39c8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    39ca:	992e      	ldr	r1, [sp, #184]	; 0xb8
    39cc:	6003      	str	r3, [r0, #0]
    39ce:	2900      	cmp	r1, #0
    39d0:	f000 81d4 	beq.w	3d7c <_dtoa_r+0xbfc>
    39d4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    39d6:	9810      	ldr	r0, [sp, #64]	; 0x40
    39d8:	6015      	str	r5, [r2, #0]
    39da:	e412      	b.n	3202 <_dtoa_r+0x82>
    39dc:	2010      	movs	r0, #16
    39de:	f001 f889 	bl	4af4 <malloc>
    39e2:	60c6      	str	r6, [r0, #12]
    39e4:	6046      	str	r6, [r0, #4]
    39e6:	6086      	str	r6, [r0, #8]
    39e8:	6006      	str	r6, [r0, #0]
    39ea:	4606      	mov	r6, r0
    39ec:	6260      	str	r0, [r4, #36]	; 0x24
    39ee:	f7ff bbd2 	b.w	3196 <_dtoa_r+0x16>
    39f2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    39f4:	4271      	negs	r1, r6
    39f6:	2200      	movs	r2, #0
    39f8:	9115      	str	r1, [sp, #84]	; 0x54
    39fa:	1b80      	subs	r0, r0, r6
    39fc:	9217      	str	r2, [sp, #92]	; 0x5c
    39fe:	900f      	str	r0, [sp, #60]	; 0x3c
    3a00:	e48a      	b.n	3318 <_dtoa_r+0x198>
    3a02:	2100      	movs	r1, #0
    3a04:	3e01      	subs	r6, #1
    3a06:	9118      	str	r1, [sp, #96]	; 0x60
    3a08:	e472      	b.n	32f0 <_dtoa_r+0x170>
    3a0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    3a0e:	f04f 0802 	mov.w	r8, #2
    3a12:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    3a16:	e521      	b.n	345c <_dtoa_r+0x2dc>
    3a18:	982a      	ldr	r0, [sp, #168]	; 0xa8
    3a1a:	2801      	cmp	r0, #1
    3a1c:	f340 826c 	ble.w	3ef8 <_dtoa_r+0xd78>
    3a20:	9a08      	ldr	r2, [sp, #32]
    3a22:	9815      	ldr	r0, [sp, #84]	; 0x54
    3a24:	1e53      	subs	r3, r2, #1
    3a26:	4298      	cmp	r0, r3
    3a28:	f2c0 8258 	blt.w	3edc <_dtoa_r+0xd5c>
    3a2c:	1ac7      	subs	r7, r0, r3
    3a2e:	9b08      	ldr	r3, [sp, #32]
    3a30:	2b00      	cmp	r3, #0
    3a32:	bfa8      	it	ge
    3a34:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    3a36:	f2c0 8273 	blt.w	3f20 <_dtoa_r+0xda0>
    3a3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3a3c:	4620      	mov	r0, r4
    3a3e:	2101      	movs	r1, #1
    3a40:	449a      	add	sl, r3
    3a42:	18d2      	adds	r2, r2, r3
    3a44:	920f      	str	r2, [sp, #60]	; 0x3c
    3a46:	f002 f84b 	bl	5ae0 <__i2b>
    3a4a:	900c      	str	r0, [sp, #48]	; 0x30
    3a4c:	e708      	b.n	3860 <_dtoa_r+0x6e0>
    3a4e:	9b08      	ldr	r3, [sp, #32]
    3a50:	b973      	cbnz	r3, 3a70 <_dtoa_r+0x8f0>
    3a52:	f240 0300 	movw	r3, #0
    3a56:	2200      	movs	r2, #0
    3a58:	f2c4 0314 	movt	r3, #16404	; 0x4014
    3a5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    3a60:	f003 f898 	bl	6b94 <__aeabi_dmul>
    3a64:	4642      	mov	r2, r8
    3a66:	464b      	mov	r3, r9
    3a68:	f003 fb1a 	bl	70a0 <__aeabi_dcmpge>
    3a6c:	2800      	cmp	r0, #0
    3a6e:	d06a      	beq.n	3b46 <_dtoa_r+0x9c6>
    3a70:	2200      	movs	r2, #0
    3a72:	9206      	str	r2, [sp, #24]
    3a74:	920c      	str	r2, [sp, #48]	; 0x30
    3a76:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    3a78:	2700      	movs	r7, #0
    3a7a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    3a7e:	43de      	mvns	r6, r3
    3a80:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3a82:	e781      	b.n	3988 <_dtoa_r+0x808>
    3a84:	2100      	movs	r1, #0
    3a86:	9116      	str	r1, [sp, #88]	; 0x58
    3a88:	982b      	ldr	r0, [sp, #172]	; 0xac
    3a8a:	2800      	cmp	r0, #0
    3a8c:	f340 819f 	ble.w	3dce <_dtoa_r+0xc4e>
    3a90:	982b      	ldr	r0, [sp, #172]	; 0xac
    3a92:	4601      	mov	r1, r0
    3a94:	9011      	str	r0, [sp, #68]	; 0x44
    3a96:	9008      	str	r0, [sp, #32]
    3a98:	6a65      	ldr	r5, [r4, #36]	; 0x24
    3a9a:	2200      	movs	r2, #0
    3a9c:	2917      	cmp	r1, #23
    3a9e:	606a      	str	r2, [r5, #4]
    3aa0:	f240 82ab 	bls.w	3ffa <_dtoa_r+0xe7a>
    3aa4:	2304      	movs	r3, #4
    3aa6:	005b      	lsls	r3, r3, #1
    3aa8:	3201      	adds	r2, #1
    3aaa:	f103 0014 	add.w	r0, r3, #20
    3aae:	4288      	cmp	r0, r1
    3ab0:	d9f9      	bls.n	3aa6 <_dtoa_r+0x926>
    3ab2:	9b08      	ldr	r3, [sp, #32]
    3ab4:	606a      	str	r2, [r5, #4]
    3ab6:	2b0e      	cmp	r3, #14
    3ab8:	bf8c      	ite	hi
    3aba:	2700      	movhi	r7, #0
    3abc:	f007 0701 	andls.w	r7, r7, #1
    3ac0:	e49d      	b.n	33fe <_dtoa_r+0x27e>
    3ac2:	2201      	movs	r2, #1
    3ac4:	9216      	str	r2, [sp, #88]	; 0x58
    3ac6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    3ac8:	18f3      	adds	r3, r6, r3
    3aca:	9311      	str	r3, [sp, #68]	; 0x44
    3acc:	1c59      	adds	r1, r3, #1
    3ace:	2900      	cmp	r1, #0
    3ad0:	bfc8      	it	gt
    3ad2:	9108      	strgt	r1, [sp, #32]
    3ad4:	dce0      	bgt.n	3a98 <_dtoa_r+0x918>
    3ad6:	290e      	cmp	r1, #14
    3ad8:	bf8c      	ite	hi
    3ada:	2700      	movhi	r7, #0
    3adc:	f007 0701 	andls.w	r7, r7, #1
    3ae0:	9108      	str	r1, [sp, #32]
    3ae2:	e489      	b.n	33f8 <_dtoa_r+0x278>
    3ae4:	2301      	movs	r3, #1
    3ae6:	9316      	str	r3, [sp, #88]	; 0x58
    3ae8:	e7ce      	b.n	3a88 <_dtoa_r+0x908>
    3aea:	2200      	movs	r2, #0
    3aec:	9216      	str	r2, [sp, #88]	; 0x58
    3aee:	e7ea      	b.n	3ac6 <_dtoa_r+0x946>
    3af0:	f04f 33ff 	mov.w	r3, #4294967295
    3af4:	2700      	movs	r7, #0
    3af6:	2001      	movs	r0, #1
    3af8:	9311      	str	r3, [sp, #68]	; 0x44
    3afa:	9016      	str	r0, [sp, #88]	; 0x58
    3afc:	9308      	str	r3, [sp, #32]
    3afe:	972b      	str	r7, [sp, #172]	; 0xac
    3b00:	e47a      	b.n	33f8 <_dtoa_r+0x278>
    3b02:	f1b8 0f00 	cmp.w	r8, #0
    3b06:	f47f aef2 	bne.w	38ee <_dtoa_r+0x76e>
    3b0a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    3b0e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    3b12:	2b00      	cmp	r3, #0
    3b14:	f47f aeeb 	bne.w	38ee <_dtoa_r+0x76e>
    3b18:	f240 0300 	movw	r3, #0
    3b1c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    3b20:	ea09 0303 	and.w	r3, r9, r3
    3b24:	2b00      	cmp	r3, #0
    3b26:	f43f aee2 	beq.w	38ee <_dtoa_r+0x76e>
    3b2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3b2c:	f10a 0a01 	add.w	sl, sl, #1
    3b30:	2701      	movs	r7, #1
    3b32:	3201      	adds	r2, #1
    3b34:	920f      	str	r2, [sp, #60]	; 0x3c
    3b36:	e6db      	b.n	38f0 <_dtoa_r+0x770>
    3b38:	4635      	mov	r5, r6
    3b3a:	465c      	mov	r4, fp
    3b3c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    3b3e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    3b42:	9612      	str	r6, [sp, #72]	; 0x48
    3b44:	e738      	b.n	39b8 <_dtoa_r+0x838>
    3b46:	2000      	movs	r0, #0
    3b48:	9006      	str	r0, [sp, #24]
    3b4a:	900c      	str	r0, [sp, #48]	; 0x30
    3b4c:	e714      	b.n	3978 <_dtoa_r+0x7f8>
    3b4e:	4639      	mov	r1, r7
    3b50:	4620      	mov	r0, r4
    3b52:	f001 fd97 	bl	5684 <_Bfree>
    3b56:	e72a      	b.n	39ae <_dtoa_r+0x82e>
    3b58:	f1c3 0320 	rsb	r3, r3, #32
    3b5c:	2b04      	cmp	r3, #4
    3b5e:	f340 8254 	ble.w	400a <_dtoa_r+0xe8a>
    3b62:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3b64:	3b04      	subs	r3, #4
    3b66:	449a      	add	sl, r3
    3b68:	18ed      	adds	r5, r5, r3
    3b6a:	18c9      	adds	r1, r1, r3
    3b6c:	910f      	str	r1, [sp, #60]	; 0x3c
    3b6e:	e6cf      	b.n	3910 <_dtoa_r+0x790>
    3b70:	9916      	ldr	r1, [sp, #88]	; 0x58
    3b72:	2900      	cmp	r1, #0
    3b74:	f000 8131 	beq.w	3dda <_dtoa_r+0xc5a>
    3b78:	2d00      	cmp	r5, #0
    3b7a:	dd05      	ble.n	3b88 <_dtoa_r+0xa08>
    3b7c:	990c      	ldr	r1, [sp, #48]	; 0x30
    3b7e:	462a      	mov	r2, r5
    3b80:	4620      	mov	r0, r4
    3b82:	f001 feb5 	bl	58f0 <__lshift>
    3b86:	900c      	str	r0, [sp, #48]	; 0x30
    3b88:	2f00      	cmp	r7, #0
    3b8a:	f040 81ea 	bne.w	3f62 <_dtoa_r+0xde2>
    3b8e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    3b92:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3b94:	2301      	movs	r3, #1
    3b96:	f008 0001 	and.w	r0, r8, #1
    3b9a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    3b9c:	9011      	str	r0, [sp, #68]	; 0x44
    3b9e:	950f      	str	r5, [sp, #60]	; 0x3c
    3ba0:	461d      	mov	r5, r3
    3ba2:	960c      	str	r6, [sp, #48]	; 0x30
    3ba4:	9906      	ldr	r1, [sp, #24]
    3ba6:	4658      	mov	r0, fp
    3ba8:	f7ff fa5a 	bl	3060 <quorem>
    3bac:	4639      	mov	r1, r7
    3bae:	3030      	adds	r0, #48	; 0x30
    3bb0:	900b      	str	r0, [sp, #44]	; 0x2c
    3bb2:	4658      	mov	r0, fp
    3bb4:	f001 fc2c 	bl	5410 <__mcmp>
    3bb8:	9906      	ldr	r1, [sp, #24]
    3bba:	4652      	mov	r2, sl
    3bbc:	4606      	mov	r6, r0
    3bbe:	4620      	mov	r0, r4
    3bc0:	f001 fe1a 	bl	57f8 <__mdiff>
    3bc4:	68c3      	ldr	r3, [r0, #12]
    3bc6:	4680      	mov	r8, r0
    3bc8:	2b00      	cmp	r3, #0
    3bca:	d03d      	beq.n	3c48 <_dtoa_r+0xac8>
    3bcc:	f04f 0901 	mov.w	r9, #1
    3bd0:	4641      	mov	r1, r8
    3bd2:	4620      	mov	r0, r4
    3bd4:	f001 fd56 	bl	5684 <_Bfree>
    3bd8:	992a      	ldr	r1, [sp, #168]	; 0xa8
    3bda:	ea59 0101 	orrs.w	r1, r9, r1
    3bde:	d103      	bne.n	3be8 <_dtoa_r+0xa68>
    3be0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3be2:	2a00      	cmp	r2, #0
    3be4:	f000 81eb 	beq.w	3fbe <_dtoa_r+0xe3e>
    3be8:	2e00      	cmp	r6, #0
    3bea:	f2c0 819e 	blt.w	3f2a <_dtoa_r+0xdaa>
    3bee:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    3bf0:	4332      	orrs	r2, r6
    3bf2:	d103      	bne.n	3bfc <_dtoa_r+0xa7c>
    3bf4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3bf6:	2b00      	cmp	r3, #0
    3bf8:	f000 8197 	beq.w	3f2a <_dtoa_r+0xdaa>
    3bfc:	f1b9 0f00 	cmp.w	r9, #0
    3c00:	f300 81ce 	bgt.w	3fa0 <_dtoa_r+0xe20>
    3c04:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3c06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3c08:	f801 2b01 	strb.w	r2, [r1], #1
    3c0c:	9b08      	ldr	r3, [sp, #32]
    3c0e:	910f      	str	r1, [sp, #60]	; 0x3c
    3c10:	429d      	cmp	r5, r3
    3c12:	f000 81c2 	beq.w	3f9a <_dtoa_r+0xe1a>
    3c16:	4659      	mov	r1, fp
    3c18:	220a      	movs	r2, #10
    3c1a:	2300      	movs	r3, #0
    3c1c:	4620      	mov	r0, r4
    3c1e:	f001 ff69 	bl	5af4 <__multadd>
    3c22:	4557      	cmp	r7, sl
    3c24:	4639      	mov	r1, r7
    3c26:	4683      	mov	fp, r0
    3c28:	d014      	beq.n	3c54 <_dtoa_r+0xad4>
    3c2a:	220a      	movs	r2, #10
    3c2c:	2300      	movs	r3, #0
    3c2e:	4620      	mov	r0, r4
    3c30:	3501      	adds	r5, #1
    3c32:	f001 ff5f 	bl	5af4 <__multadd>
    3c36:	4651      	mov	r1, sl
    3c38:	220a      	movs	r2, #10
    3c3a:	2300      	movs	r3, #0
    3c3c:	4607      	mov	r7, r0
    3c3e:	4620      	mov	r0, r4
    3c40:	f001 ff58 	bl	5af4 <__multadd>
    3c44:	4682      	mov	sl, r0
    3c46:	e7ad      	b.n	3ba4 <_dtoa_r+0xa24>
    3c48:	4658      	mov	r0, fp
    3c4a:	4641      	mov	r1, r8
    3c4c:	f001 fbe0 	bl	5410 <__mcmp>
    3c50:	4681      	mov	r9, r0
    3c52:	e7bd      	b.n	3bd0 <_dtoa_r+0xa50>
    3c54:	4620      	mov	r0, r4
    3c56:	220a      	movs	r2, #10
    3c58:	2300      	movs	r3, #0
    3c5a:	3501      	adds	r5, #1
    3c5c:	f001 ff4a 	bl	5af4 <__multadd>
    3c60:	4607      	mov	r7, r0
    3c62:	4682      	mov	sl, r0
    3c64:	e79e      	b.n	3ba4 <_dtoa_r+0xa24>
    3c66:	9612      	str	r6, [sp, #72]	; 0x48
    3c68:	f8dd c020 	ldr.w	ip, [sp, #32]
    3c6c:	e459      	b.n	3522 <_dtoa_r+0x3a2>
    3c6e:	4275      	negs	r5, r6
    3c70:	2d00      	cmp	r5, #0
    3c72:	f040 8101 	bne.w	3e78 <_dtoa_r+0xcf8>
    3c76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    3c7a:	f04f 0802 	mov.w	r8, #2
    3c7e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    3c82:	e40c      	b.n	349e <_dtoa_r+0x31e>
    3c84:	f647 2190 	movw	r1, #31376	; 0x7a90
    3c88:	4642      	mov	r2, r8
    3c8a:	f2c0 0100 	movt	r1, #0
    3c8e:	464b      	mov	r3, r9
    3c90:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    3c94:	f8cd c00c 	str.w	ip, [sp, #12]
    3c98:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3c9a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    3c9e:	f002 ff79 	bl	6b94 <__aeabi_dmul>
    3ca2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    3ca6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3caa:	f003 fa0d 	bl	70c8 <__aeabi_d2iz>
    3cae:	4607      	mov	r7, r0
    3cb0:	f002 ff0a 	bl	6ac8 <__aeabi_i2d>
    3cb4:	460b      	mov	r3, r1
    3cb6:	4602      	mov	r2, r0
    3cb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3cbc:	f002 fdb6 	bl	682c <__aeabi_dsub>
    3cc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
    3cc4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    3cc8:	f805 3b01 	strb.w	r3, [r5], #1
    3ccc:	f8dd c00c 	ldr.w	ip, [sp, #12]
    3cd0:	f1bc 0f01 	cmp.w	ip, #1
    3cd4:	d029      	beq.n	3d2a <_dtoa_r+0xbaa>
    3cd6:	46d1      	mov	r9, sl
    3cd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3cdc:	46b2      	mov	sl, r6
    3cde:	9e10      	ldr	r6, [sp, #64]	; 0x40
    3ce0:	951c      	str	r5, [sp, #112]	; 0x70
    3ce2:	2701      	movs	r7, #1
    3ce4:	4665      	mov	r5, ip
    3ce6:	46a0      	mov	r8, r4
    3ce8:	f240 0300 	movw	r3, #0
    3cec:	2200      	movs	r2, #0
    3cee:	f2c4 0324 	movt	r3, #16420	; 0x4024
    3cf2:	f002 ff4f 	bl	6b94 <__aeabi_dmul>
    3cf6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    3cfa:	f003 f9e5 	bl	70c8 <__aeabi_d2iz>
    3cfe:	4604      	mov	r4, r0
    3d00:	f002 fee2 	bl	6ac8 <__aeabi_i2d>
    3d04:	3430      	adds	r4, #48	; 0x30
    3d06:	4602      	mov	r2, r0
    3d08:	460b      	mov	r3, r1
    3d0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3d0e:	f002 fd8d 	bl	682c <__aeabi_dsub>
    3d12:	55f4      	strb	r4, [r6, r7]
    3d14:	3701      	adds	r7, #1
    3d16:	42af      	cmp	r7, r5
    3d18:	d1e6      	bne.n	3ce8 <_dtoa_r+0xb68>
    3d1a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    3d1c:	3f01      	subs	r7, #1
    3d1e:	4656      	mov	r6, sl
    3d20:	4644      	mov	r4, r8
    3d22:	46ca      	mov	sl, r9
    3d24:	19ed      	adds	r5, r5, r7
    3d26:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    3d2a:	f240 0300 	movw	r3, #0
    3d2e:	2200      	movs	r2, #0
    3d30:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    3d34:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    3d38:	f002 fd7a 	bl	6830 <__adddf3>
    3d3c:	4602      	mov	r2, r0
    3d3e:	460b      	mov	r3, r1
    3d40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3d44:	f003 f9b6 	bl	70b4 <__aeabi_dcmpgt>
    3d48:	b9f0      	cbnz	r0, 3d88 <_dtoa_r+0xc08>
    3d4a:	f240 0100 	movw	r1, #0
    3d4e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    3d52:	2000      	movs	r0, #0
    3d54:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    3d58:	f002 fd68 	bl	682c <__aeabi_dsub>
    3d5c:	4602      	mov	r2, r0
    3d5e:	460b      	mov	r3, r1
    3d60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    3d64:	f003 f988 	bl	7078 <__aeabi_dcmplt>
    3d68:	2800      	cmp	r0, #0
    3d6a:	f43f acac 	beq.w	36c6 <_dtoa_r+0x546>
    3d6e:	462b      	mov	r3, r5
    3d70:	461d      	mov	r5, r3
    3d72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    3d76:	2a30      	cmp	r2, #48	; 0x30
    3d78:	d0fa      	beq.n	3d70 <_dtoa_r+0xbf0>
    3d7a:	e61d      	b.n	39b8 <_dtoa_r+0x838>
    3d7c:	9810      	ldr	r0, [sp, #64]	; 0x40
    3d7e:	f7ff ba40 	b.w	3202 <_dtoa_r+0x82>
    3d82:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    3d86:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3d88:	9e12      	ldr	r6, [sp, #72]	; 0x48
    3d8a:	9910      	ldr	r1, [sp, #64]	; 0x40
    3d8c:	e550      	b.n	3830 <_dtoa_r+0x6b0>
    3d8e:	4658      	mov	r0, fp
    3d90:	9906      	ldr	r1, [sp, #24]
    3d92:	f001 fb3d 	bl	5410 <__mcmp>
    3d96:	2800      	cmp	r0, #0
    3d98:	f6bf add0 	bge.w	393c <_dtoa_r+0x7bc>
    3d9c:	4659      	mov	r1, fp
    3d9e:	4620      	mov	r0, r4
    3da0:	220a      	movs	r2, #10
    3da2:	2300      	movs	r3, #0
    3da4:	f001 fea6 	bl	5af4 <__multadd>
    3da8:	9916      	ldr	r1, [sp, #88]	; 0x58
    3daa:	3e01      	subs	r6, #1
    3dac:	4683      	mov	fp, r0
    3dae:	2900      	cmp	r1, #0
    3db0:	f040 8119 	bne.w	3fe6 <_dtoa_r+0xe66>
    3db4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3db6:	9208      	str	r2, [sp, #32]
    3db8:	e5c0      	b.n	393c <_dtoa_r+0x7bc>
    3dba:	9806      	ldr	r0, [sp, #24]
    3dbc:	6903      	ldr	r3, [r0, #16]
    3dbe:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    3dc2:	6918      	ldr	r0, [r3, #16]
    3dc4:	f001 fad2 	bl	536c <__hi0bits>
    3dc8:	f1c0 0320 	rsb	r3, r0, #32
    3dcc:	e595      	b.n	38fa <_dtoa_r+0x77a>
    3dce:	2101      	movs	r1, #1
    3dd0:	9111      	str	r1, [sp, #68]	; 0x44
    3dd2:	9108      	str	r1, [sp, #32]
    3dd4:	912b      	str	r1, [sp, #172]	; 0xac
    3dd6:	f7ff bb0f 	b.w	33f8 <_dtoa_r+0x278>
    3dda:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3ddc:	46b1      	mov	r9, r6
    3dde:	9f16      	ldr	r7, [sp, #88]	; 0x58
    3de0:	46aa      	mov	sl, r5
    3de2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    3de6:	9e08      	ldr	r6, [sp, #32]
    3de8:	e002      	b.n	3df0 <_dtoa_r+0xc70>
    3dea:	f001 fe83 	bl	5af4 <__multadd>
    3dee:	4683      	mov	fp, r0
    3df0:	4641      	mov	r1, r8
    3df2:	4658      	mov	r0, fp
    3df4:	f7ff f934 	bl	3060 <quorem>
    3df8:	3501      	adds	r5, #1
    3dfa:	220a      	movs	r2, #10
    3dfc:	2300      	movs	r3, #0
    3dfe:	4659      	mov	r1, fp
    3e00:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    3e04:	f80a c007 	strb.w	ip, [sl, r7]
    3e08:	3701      	adds	r7, #1
    3e0a:	4620      	mov	r0, r4
    3e0c:	42be      	cmp	r6, r7
    3e0e:	dcec      	bgt.n	3dea <_dtoa_r+0xc6a>
    3e10:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    3e14:	464e      	mov	r6, r9
    3e16:	2700      	movs	r7, #0
    3e18:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    3e1c:	4659      	mov	r1, fp
    3e1e:	2201      	movs	r2, #1
    3e20:	4620      	mov	r0, r4
    3e22:	f001 fd65 	bl	58f0 <__lshift>
    3e26:	9906      	ldr	r1, [sp, #24]
    3e28:	4683      	mov	fp, r0
    3e2a:	f001 faf1 	bl	5410 <__mcmp>
    3e2e:	2800      	cmp	r0, #0
    3e30:	dd0f      	ble.n	3e52 <_dtoa_r+0xcd2>
    3e32:	9910      	ldr	r1, [sp, #64]	; 0x40
    3e34:	e000      	b.n	3e38 <_dtoa_r+0xcb8>
    3e36:	461d      	mov	r5, r3
    3e38:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    3e3c:	1e6b      	subs	r3, r5, #1
    3e3e:	2a39      	cmp	r2, #57	; 0x39
    3e40:	f040 808c 	bne.w	3f5c <_dtoa_r+0xddc>
    3e44:	428b      	cmp	r3, r1
    3e46:	d1f6      	bne.n	3e36 <_dtoa_r+0xcb6>
    3e48:	9910      	ldr	r1, [sp, #64]	; 0x40
    3e4a:	2331      	movs	r3, #49	; 0x31
    3e4c:	3601      	adds	r6, #1
    3e4e:	700b      	strb	r3, [r1, #0]
    3e50:	e59a      	b.n	3988 <_dtoa_r+0x808>
    3e52:	d103      	bne.n	3e5c <_dtoa_r+0xcdc>
    3e54:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3e56:	f010 0f01 	tst.w	r0, #1
    3e5a:	d1ea      	bne.n	3e32 <_dtoa_r+0xcb2>
    3e5c:	462b      	mov	r3, r5
    3e5e:	461d      	mov	r5, r3
    3e60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    3e64:	2a30      	cmp	r2, #48	; 0x30
    3e66:	d0fa      	beq.n	3e5e <_dtoa_r+0xcde>
    3e68:	e58e      	b.n	3988 <_dtoa_r+0x808>
    3e6a:	4659      	mov	r1, fp
    3e6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    3e6e:	4620      	mov	r0, r4
    3e70:	f001 fe84 	bl	5b7c <__pow5mult>
    3e74:	4683      	mov	fp, r0
    3e76:	e528      	b.n	38ca <_dtoa_r+0x74a>
    3e78:	f005 030f 	and.w	r3, r5, #15
    3e7c:	f647 2290 	movw	r2, #31376	; 0x7a90
    3e80:	f2c0 0200 	movt	r2, #0
    3e84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    3e88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    3e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
    3e90:	f002 fe80 	bl	6b94 <__aeabi_dmul>
    3e94:	112d      	asrs	r5, r5, #4
    3e96:	bf08      	it	eq
    3e98:	f04f 0802 	moveq.w	r8, #2
    3e9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    3ea0:	f43f aafd 	beq.w	349e <_dtoa_r+0x31e>
    3ea4:	f647 3768 	movw	r7, #31592	; 0x7b68
    3ea8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    3eac:	f04f 0802 	mov.w	r8, #2
    3eb0:	f2c0 0700 	movt	r7, #0
    3eb4:	f015 0f01 	tst.w	r5, #1
    3eb8:	4610      	mov	r0, r2
    3eba:	4619      	mov	r1, r3
    3ebc:	d007      	beq.n	3ece <_dtoa_r+0xd4e>
    3ebe:	e9d7 2300 	ldrd	r2, r3, [r7]
    3ec2:	f108 0801 	add.w	r8, r8, #1
    3ec6:	f002 fe65 	bl	6b94 <__aeabi_dmul>
    3eca:	4602      	mov	r2, r0
    3ecc:	460b      	mov	r3, r1
    3ece:	3708      	adds	r7, #8
    3ed0:	106d      	asrs	r5, r5, #1
    3ed2:	d1ef      	bne.n	3eb4 <_dtoa_r+0xd34>
    3ed4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    3ed8:	f7ff bae1 	b.w	349e <_dtoa_r+0x31e>
    3edc:	9915      	ldr	r1, [sp, #84]	; 0x54
    3ede:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    3ee0:	1a5b      	subs	r3, r3, r1
    3ee2:	18c9      	adds	r1, r1, r3
    3ee4:	18d2      	adds	r2, r2, r3
    3ee6:	9115      	str	r1, [sp, #84]	; 0x54
    3ee8:	9217      	str	r2, [sp, #92]	; 0x5c
    3eea:	e5a0      	b.n	3a2e <_dtoa_r+0x8ae>
    3eec:	4659      	mov	r1, fp
    3eee:	4620      	mov	r0, r4
    3ef0:	f001 fe44 	bl	5b7c <__pow5mult>
    3ef4:	4683      	mov	fp, r0
    3ef6:	e4e8      	b.n	38ca <_dtoa_r+0x74a>
    3ef8:	9919      	ldr	r1, [sp, #100]	; 0x64
    3efa:	2900      	cmp	r1, #0
    3efc:	d047      	beq.n	3f8e <_dtoa_r+0xe0e>
    3efe:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    3f02:	9f15      	ldr	r7, [sp, #84]	; 0x54
    3f04:	3303      	adds	r3, #3
    3f06:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3f08:	e597      	b.n	3a3a <_dtoa_r+0x8ba>
    3f0a:	3201      	adds	r2, #1
    3f0c:	b2d2      	uxtb	r2, r2
    3f0e:	e49d      	b.n	384c <_dtoa_r+0x6cc>
    3f10:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    3f14:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    3f18:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    3f1a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3f1c:	f7ff bbd3 	b.w	36c6 <_dtoa_r+0x546>
    3f20:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3f22:	2300      	movs	r3, #0
    3f24:	9808      	ldr	r0, [sp, #32]
    3f26:	1a0d      	subs	r5, r1, r0
    3f28:	e587      	b.n	3a3a <_dtoa_r+0x8ba>
    3f2a:	f1b9 0f00 	cmp.w	r9, #0
    3f2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3f30:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    3f32:	dd0f      	ble.n	3f54 <_dtoa_r+0xdd4>
    3f34:	4659      	mov	r1, fp
    3f36:	2201      	movs	r2, #1
    3f38:	4620      	mov	r0, r4
    3f3a:	f001 fcd9 	bl	58f0 <__lshift>
    3f3e:	9906      	ldr	r1, [sp, #24]
    3f40:	4683      	mov	fp, r0
    3f42:	f001 fa65 	bl	5410 <__mcmp>
    3f46:	2800      	cmp	r0, #0
    3f48:	dd47      	ble.n	3fda <_dtoa_r+0xe5a>
    3f4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3f4c:	2939      	cmp	r1, #57	; 0x39
    3f4e:	d031      	beq.n	3fb4 <_dtoa_r+0xe34>
    3f50:	3101      	adds	r1, #1
    3f52:	910b      	str	r1, [sp, #44]	; 0x2c
    3f54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3f56:	f805 2b01 	strb.w	r2, [r5], #1
    3f5a:	e515      	b.n	3988 <_dtoa_r+0x808>
    3f5c:	3201      	adds	r2, #1
    3f5e:	701a      	strb	r2, [r3, #0]
    3f60:	e512      	b.n	3988 <_dtoa_r+0x808>
    3f62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3f64:	4620      	mov	r0, r4
    3f66:	6851      	ldr	r1, [r2, #4]
    3f68:	f001 fba8 	bl	56bc <_Balloc>
    3f6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3f6e:	f103 010c 	add.w	r1, r3, #12
    3f72:	691a      	ldr	r2, [r3, #16]
    3f74:	3202      	adds	r2, #2
    3f76:	0092      	lsls	r2, r2, #2
    3f78:	4605      	mov	r5, r0
    3f7a:	300c      	adds	r0, #12
    3f7c:	f001 f8ce 	bl	511c <memcpy>
    3f80:	4620      	mov	r0, r4
    3f82:	4629      	mov	r1, r5
    3f84:	2201      	movs	r2, #1
    3f86:	f001 fcb3 	bl	58f0 <__lshift>
    3f8a:	4682      	mov	sl, r0
    3f8c:	e601      	b.n	3b92 <_dtoa_r+0xa12>
    3f8e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    3f90:	9f15      	ldr	r7, [sp, #84]	; 0x54
    3f92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3f94:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    3f98:	e54f      	b.n	3a3a <_dtoa_r+0x8ba>
    3f9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3f9c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    3f9e:	e73d      	b.n	3e1c <_dtoa_r+0xc9c>
    3fa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3fa2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3fa4:	2b39      	cmp	r3, #57	; 0x39
    3fa6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    3fa8:	d004      	beq.n	3fb4 <_dtoa_r+0xe34>
    3faa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3fac:	1c43      	adds	r3, r0, #1
    3fae:	f805 3b01 	strb.w	r3, [r5], #1
    3fb2:	e4e9      	b.n	3988 <_dtoa_r+0x808>
    3fb4:	2339      	movs	r3, #57	; 0x39
    3fb6:	f805 3b01 	strb.w	r3, [r5], #1
    3fba:	9910      	ldr	r1, [sp, #64]	; 0x40
    3fbc:	e73c      	b.n	3e38 <_dtoa_r+0xcb8>
    3fbe:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3fc0:	4633      	mov	r3, r6
    3fc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3fc4:	2839      	cmp	r0, #57	; 0x39
    3fc6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    3fc8:	d0f4      	beq.n	3fb4 <_dtoa_r+0xe34>
    3fca:	2b00      	cmp	r3, #0
    3fcc:	dd01      	ble.n	3fd2 <_dtoa_r+0xe52>
    3fce:	3001      	adds	r0, #1
    3fd0:	900b      	str	r0, [sp, #44]	; 0x2c
    3fd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3fd4:	f805 1b01 	strb.w	r1, [r5], #1
    3fd8:	e4d6      	b.n	3988 <_dtoa_r+0x808>
    3fda:	d1bb      	bne.n	3f54 <_dtoa_r+0xdd4>
    3fdc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3fde:	f010 0f01 	tst.w	r0, #1
    3fe2:	d0b7      	beq.n	3f54 <_dtoa_r+0xdd4>
    3fe4:	e7b1      	b.n	3f4a <_dtoa_r+0xdca>
    3fe6:	2300      	movs	r3, #0
    3fe8:	990c      	ldr	r1, [sp, #48]	; 0x30
    3fea:	4620      	mov	r0, r4
    3fec:	220a      	movs	r2, #10
    3fee:	f001 fd81 	bl	5af4 <__multadd>
    3ff2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3ff4:	9308      	str	r3, [sp, #32]
    3ff6:	900c      	str	r0, [sp, #48]	; 0x30
    3ff8:	e4a0      	b.n	393c <_dtoa_r+0x7bc>
    3ffa:	9908      	ldr	r1, [sp, #32]
    3ffc:	290e      	cmp	r1, #14
    3ffe:	bf8c      	ite	hi
    4000:	2700      	movhi	r7, #0
    4002:	f007 0701 	andls.w	r7, r7, #1
    4006:	f7ff b9fa 	b.w	33fe <_dtoa_r+0x27e>
    400a:	f43f ac81 	beq.w	3910 <_dtoa_r+0x790>
    400e:	331c      	adds	r3, #28
    4010:	e479      	b.n	3906 <_dtoa_r+0x786>
    4012:	2701      	movs	r7, #1
    4014:	f7ff b98a 	b.w	332c <_dtoa_r+0x1ac>

00004018 <_fflush_r>:
    4018:	690b      	ldr	r3, [r1, #16]
    401a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    401e:	460c      	mov	r4, r1
    4020:	4680      	mov	r8, r0
    4022:	2b00      	cmp	r3, #0
    4024:	d071      	beq.n	410a <_fflush_r+0xf2>
    4026:	b110      	cbz	r0, 402e <_fflush_r+0x16>
    4028:	6983      	ldr	r3, [r0, #24]
    402a:	2b00      	cmp	r3, #0
    402c:	d078      	beq.n	4120 <_fflush_r+0x108>
    402e:	f647 13e8 	movw	r3, #31208	; 0x79e8
    4032:	f2c0 0300 	movt	r3, #0
    4036:	429c      	cmp	r4, r3
    4038:	bf08      	it	eq
    403a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    403e:	d010      	beq.n	4062 <_fflush_r+0x4a>
    4040:	f647 2308 	movw	r3, #31240	; 0x7a08
    4044:	f2c0 0300 	movt	r3, #0
    4048:	429c      	cmp	r4, r3
    404a:	bf08      	it	eq
    404c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    4050:	d007      	beq.n	4062 <_fflush_r+0x4a>
    4052:	f647 2328 	movw	r3, #31272	; 0x7a28
    4056:	f2c0 0300 	movt	r3, #0
    405a:	429c      	cmp	r4, r3
    405c:	bf08      	it	eq
    405e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    4062:	89a3      	ldrh	r3, [r4, #12]
    4064:	b21a      	sxth	r2, r3
    4066:	f012 0f08 	tst.w	r2, #8
    406a:	d135      	bne.n	40d8 <_fflush_r+0xc0>
    406c:	6862      	ldr	r2, [r4, #4]
    406e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4072:	81a3      	strh	r3, [r4, #12]
    4074:	2a00      	cmp	r2, #0
    4076:	dd5e      	ble.n	4136 <_fflush_r+0x11e>
    4078:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    407a:	2e00      	cmp	r6, #0
    407c:	d045      	beq.n	410a <_fflush_r+0xf2>
    407e:	b29b      	uxth	r3, r3
    4080:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    4084:	bf18      	it	ne
    4086:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    4088:	d059      	beq.n	413e <_fflush_r+0x126>
    408a:	f013 0f04 	tst.w	r3, #4
    408e:	d14a      	bne.n	4126 <_fflush_r+0x10e>
    4090:	2300      	movs	r3, #0
    4092:	4640      	mov	r0, r8
    4094:	6a21      	ldr	r1, [r4, #32]
    4096:	462a      	mov	r2, r5
    4098:	47b0      	blx	r6
    409a:	4285      	cmp	r5, r0
    409c:	d138      	bne.n	4110 <_fflush_r+0xf8>
    409e:	89a1      	ldrh	r1, [r4, #12]
    40a0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    40a4:	6922      	ldr	r2, [r4, #16]
    40a6:	f2c0 0300 	movt	r3, #0
    40aa:	ea01 0303 	and.w	r3, r1, r3
    40ae:	2100      	movs	r1, #0
    40b0:	6061      	str	r1, [r4, #4]
    40b2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    40b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    40b8:	81a3      	strh	r3, [r4, #12]
    40ba:	6022      	str	r2, [r4, #0]
    40bc:	bf18      	it	ne
    40be:	6565      	strne	r5, [r4, #84]	; 0x54
    40c0:	b319      	cbz	r1, 410a <_fflush_r+0xf2>
    40c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
    40c6:	4299      	cmp	r1, r3
    40c8:	d002      	beq.n	40d0 <_fflush_r+0xb8>
    40ca:	4640      	mov	r0, r8
    40cc:	f000 f998 	bl	4400 <_free_r>
    40d0:	2000      	movs	r0, #0
    40d2:	6360      	str	r0, [r4, #52]	; 0x34
    40d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    40d8:	6926      	ldr	r6, [r4, #16]
    40da:	b1b6      	cbz	r6, 410a <_fflush_r+0xf2>
    40dc:	6825      	ldr	r5, [r4, #0]
    40de:	6026      	str	r6, [r4, #0]
    40e0:	1bad      	subs	r5, r5, r6
    40e2:	f012 0f03 	tst.w	r2, #3
    40e6:	bf0c      	ite	eq
    40e8:	6963      	ldreq	r3, [r4, #20]
    40ea:	2300      	movne	r3, #0
    40ec:	60a3      	str	r3, [r4, #8]
    40ee:	e00a      	b.n	4106 <_fflush_r+0xee>
    40f0:	4632      	mov	r2, r6
    40f2:	462b      	mov	r3, r5
    40f4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    40f6:	4640      	mov	r0, r8
    40f8:	6a21      	ldr	r1, [r4, #32]
    40fa:	47b8      	blx	r7
    40fc:	2800      	cmp	r0, #0
    40fe:	ebc0 0505 	rsb	r5, r0, r5
    4102:	4406      	add	r6, r0
    4104:	dd04      	ble.n	4110 <_fflush_r+0xf8>
    4106:	2d00      	cmp	r5, #0
    4108:	dcf2      	bgt.n	40f0 <_fflush_r+0xd8>
    410a:	2000      	movs	r0, #0
    410c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4110:	89a3      	ldrh	r3, [r4, #12]
    4112:	f04f 30ff 	mov.w	r0, #4294967295
    4116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    411a:	81a3      	strh	r3, [r4, #12]
    411c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4120:	f000 f8ea 	bl	42f8 <__sinit>
    4124:	e783      	b.n	402e <_fflush_r+0x16>
    4126:	6862      	ldr	r2, [r4, #4]
    4128:	6b63      	ldr	r3, [r4, #52]	; 0x34
    412a:	1aad      	subs	r5, r5, r2
    412c:	2b00      	cmp	r3, #0
    412e:	d0af      	beq.n	4090 <_fflush_r+0x78>
    4130:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4132:	1aed      	subs	r5, r5, r3
    4134:	e7ac      	b.n	4090 <_fflush_r+0x78>
    4136:	6c22      	ldr	r2, [r4, #64]	; 0x40
    4138:	2a00      	cmp	r2, #0
    413a:	dc9d      	bgt.n	4078 <_fflush_r+0x60>
    413c:	e7e5      	b.n	410a <_fflush_r+0xf2>
    413e:	2301      	movs	r3, #1
    4140:	4640      	mov	r0, r8
    4142:	6a21      	ldr	r1, [r4, #32]
    4144:	47b0      	blx	r6
    4146:	f1b0 3fff 	cmp.w	r0, #4294967295
    414a:	4605      	mov	r5, r0
    414c:	d002      	beq.n	4154 <_fflush_r+0x13c>
    414e:	89a3      	ldrh	r3, [r4, #12]
    4150:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    4152:	e79a      	b.n	408a <_fflush_r+0x72>
    4154:	f8d8 3000 	ldr.w	r3, [r8]
    4158:	2b1d      	cmp	r3, #29
    415a:	d0d6      	beq.n	410a <_fflush_r+0xf2>
    415c:	89a3      	ldrh	r3, [r4, #12]
    415e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4162:	81a3      	strh	r3, [r4, #12]
    4164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004168 <fflush>:
    4168:	4601      	mov	r1, r0
    416a:	b128      	cbz	r0, 4178 <fflush+0x10>
    416c:	f240 0340 	movw	r3, #64	; 0x40
    4170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4174:	6818      	ldr	r0, [r3, #0]
    4176:	e74f      	b.n	4018 <_fflush_r>
    4178:	f647 136c 	movw	r3, #31084	; 0x796c
    417c:	f244 0119 	movw	r1, #16409	; 0x4019
    4180:	f2c0 0300 	movt	r3, #0
    4184:	f2c0 0100 	movt	r1, #0
    4188:	6818      	ldr	r0, [r3, #0]
    418a:	f000 bbb3 	b.w	48f4 <_fwalk_reent>
    418e:	bf00      	nop

00004190 <__sfp_lock_acquire>:
    4190:	4770      	bx	lr
    4192:	bf00      	nop

00004194 <__sfp_lock_release>:
    4194:	4770      	bx	lr
    4196:	bf00      	nop

00004198 <__sinit_lock_acquire>:
    4198:	4770      	bx	lr
    419a:	bf00      	nop

0000419c <__sinit_lock_release>:
    419c:	4770      	bx	lr
    419e:	bf00      	nop

000041a0 <__fp_lock>:
    41a0:	2000      	movs	r0, #0
    41a2:	4770      	bx	lr

000041a4 <__fp_unlock>:
    41a4:	2000      	movs	r0, #0
    41a6:	4770      	bx	lr

000041a8 <__fp_unlock_all>:
    41a8:	f240 0340 	movw	r3, #64	; 0x40
    41ac:	f244 11a5 	movw	r1, #16805	; 0x41a5
    41b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41b4:	f2c0 0100 	movt	r1, #0
    41b8:	6818      	ldr	r0, [r3, #0]
    41ba:	f000 bbc5 	b.w	4948 <_fwalk>
    41be:	bf00      	nop

000041c0 <__fp_lock_all>:
    41c0:	f240 0340 	movw	r3, #64	; 0x40
    41c4:	f244 11a1 	movw	r1, #16801	; 0x41a1
    41c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41cc:	f2c0 0100 	movt	r1, #0
    41d0:	6818      	ldr	r0, [r3, #0]
    41d2:	f000 bbb9 	b.w	4948 <_fwalk>
    41d6:	bf00      	nop

000041d8 <_cleanup_r>:
    41d8:	f246 41ed 	movw	r1, #25837	; 0x64ed
    41dc:	f2c0 0100 	movt	r1, #0
    41e0:	f000 bbb2 	b.w	4948 <_fwalk>

000041e4 <_cleanup>:
    41e4:	f647 136c 	movw	r3, #31084	; 0x796c
    41e8:	f2c0 0300 	movt	r3, #0
    41ec:	6818      	ldr	r0, [r3, #0]
    41ee:	e7f3      	b.n	41d8 <_cleanup_r>

000041f0 <std>:
    41f0:	b510      	push	{r4, lr}
    41f2:	4604      	mov	r4, r0
    41f4:	2300      	movs	r3, #0
    41f6:	305c      	adds	r0, #92	; 0x5c
    41f8:	81a1      	strh	r1, [r4, #12]
    41fa:	4619      	mov	r1, r3
    41fc:	81e2      	strh	r2, [r4, #14]
    41fe:	2208      	movs	r2, #8
    4200:	6023      	str	r3, [r4, #0]
    4202:	6063      	str	r3, [r4, #4]
    4204:	60a3      	str	r3, [r4, #8]
    4206:	6663      	str	r3, [r4, #100]	; 0x64
    4208:	6123      	str	r3, [r4, #16]
    420a:	6163      	str	r3, [r4, #20]
    420c:	61a3      	str	r3, [r4, #24]
    420e:	f7fd f967 	bl	14e0 <memset>
    4212:	f246 104d 	movw	r0, #24909	; 0x614d
    4216:	f246 1111 	movw	r1, #24849	; 0x6111
    421a:	f246 02e9 	movw	r2, #24809	; 0x60e9
    421e:	f246 03e1 	movw	r3, #24801	; 0x60e1
    4222:	f2c0 0000 	movt	r0, #0
    4226:	f2c0 0100 	movt	r1, #0
    422a:	f2c0 0200 	movt	r2, #0
    422e:	f2c0 0300 	movt	r3, #0
    4232:	6260      	str	r0, [r4, #36]	; 0x24
    4234:	62a1      	str	r1, [r4, #40]	; 0x28
    4236:	62e2      	str	r2, [r4, #44]	; 0x2c
    4238:	6323      	str	r3, [r4, #48]	; 0x30
    423a:	6224      	str	r4, [r4, #32]
    423c:	bd10      	pop	{r4, pc}
    423e:	bf00      	nop

00004240 <__sfmoreglue>:
    4240:	b570      	push	{r4, r5, r6, lr}
    4242:	2568      	movs	r5, #104	; 0x68
    4244:	460e      	mov	r6, r1
    4246:	fb05 f501 	mul.w	r5, r5, r1
    424a:	f105 010c 	add.w	r1, r5, #12
    424e:	f000 fc59 	bl	4b04 <_malloc_r>
    4252:	4604      	mov	r4, r0
    4254:	b148      	cbz	r0, 426a <__sfmoreglue+0x2a>
    4256:	f100 030c 	add.w	r3, r0, #12
    425a:	2100      	movs	r1, #0
    425c:	6046      	str	r6, [r0, #4]
    425e:	462a      	mov	r2, r5
    4260:	4618      	mov	r0, r3
    4262:	6021      	str	r1, [r4, #0]
    4264:	60a3      	str	r3, [r4, #8]
    4266:	f7fd f93b 	bl	14e0 <memset>
    426a:	4620      	mov	r0, r4
    426c:	bd70      	pop	{r4, r5, r6, pc}
    426e:	bf00      	nop

00004270 <__sfp>:
    4270:	f647 136c 	movw	r3, #31084	; 0x796c
    4274:	f2c0 0300 	movt	r3, #0
    4278:	b570      	push	{r4, r5, r6, lr}
    427a:	681d      	ldr	r5, [r3, #0]
    427c:	4606      	mov	r6, r0
    427e:	69ab      	ldr	r3, [r5, #24]
    4280:	2b00      	cmp	r3, #0
    4282:	d02a      	beq.n	42da <__sfp+0x6a>
    4284:	35d8      	adds	r5, #216	; 0xd8
    4286:	686b      	ldr	r3, [r5, #4]
    4288:	68ac      	ldr	r4, [r5, #8]
    428a:	3b01      	subs	r3, #1
    428c:	d503      	bpl.n	4296 <__sfp+0x26>
    428e:	e020      	b.n	42d2 <__sfp+0x62>
    4290:	3468      	adds	r4, #104	; 0x68
    4292:	3b01      	subs	r3, #1
    4294:	d41d      	bmi.n	42d2 <__sfp+0x62>
    4296:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    429a:	2a00      	cmp	r2, #0
    429c:	d1f8      	bne.n	4290 <__sfp+0x20>
    429e:	2500      	movs	r5, #0
    42a0:	f04f 33ff 	mov.w	r3, #4294967295
    42a4:	6665      	str	r5, [r4, #100]	; 0x64
    42a6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    42aa:	81e3      	strh	r3, [r4, #14]
    42ac:	4629      	mov	r1, r5
    42ae:	f04f 0301 	mov.w	r3, #1
    42b2:	6025      	str	r5, [r4, #0]
    42b4:	81a3      	strh	r3, [r4, #12]
    42b6:	2208      	movs	r2, #8
    42b8:	60a5      	str	r5, [r4, #8]
    42ba:	6065      	str	r5, [r4, #4]
    42bc:	6125      	str	r5, [r4, #16]
    42be:	6165      	str	r5, [r4, #20]
    42c0:	61a5      	str	r5, [r4, #24]
    42c2:	f7fd f90d 	bl	14e0 <memset>
    42c6:	64e5      	str	r5, [r4, #76]	; 0x4c
    42c8:	6365      	str	r5, [r4, #52]	; 0x34
    42ca:	63a5      	str	r5, [r4, #56]	; 0x38
    42cc:	64a5      	str	r5, [r4, #72]	; 0x48
    42ce:	4620      	mov	r0, r4
    42d0:	bd70      	pop	{r4, r5, r6, pc}
    42d2:	6828      	ldr	r0, [r5, #0]
    42d4:	b128      	cbz	r0, 42e2 <__sfp+0x72>
    42d6:	4605      	mov	r5, r0
    42d8:	e7d5      	b.n	4286 <__sfp+0x16>
    42da:	4628      	mov	r0, r5
    42dc:	f000 f80c 	bl	42f8 <__sinit>
    42e0:	e7d0      	b.n	4284 <__sfp+0x14>
    42e2:	4630      	mov	r0, r6
    42e4:	2104      	movs	r1, #4
    42e6:	f7ff ffab 	bl	4240 <__sfmoreglue>
    42ea:	6028      	str	r0, [r5, #0]
    42ec:	2800      	cmp	r0, #0
    42ee:	d1f2      	bne.n	42d6 <__sfp+0x66>
    42f0:	230c      	movs	r3, #12
    42f2:	4604      	mov	r4, r0
    42f4:	6033      	str	r3, [r6, #0]
    42f6:	e7ea      	b.n	42ce <__sfp+0x5e>

000042f8 <__sinit>:
    42f8:	b570      	push	{r4, r5, r6, lr}
    42fa:	6986      	ldr	r6, [r0, #24]
    42fc:	4604      	mov	r4, r0
    42fe:	b106      	cbz	r6, 4302 <__sinit+0xa>
    4300:	bd70      	pop	{r4, r5, r6, pc}
    4302:	f244 13d9 	movw	r3, #16857	; 0x41d9
    4306:	2501      	movs	r5, #1
    4308:	f2c0 0300 	movt	r3, #0
    430c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    4310:	6283      	str	r3, [r0, #40]	; 0x28
    4312:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    4316:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    431a:	6185      	str	r5, [r0, #24]
    431c:	f7ff ffa8 	bl	4270 <__sfp>
    4320:	6060      	str	r0, [r4, #4]
    4322:	4620      	mov	r0, r4
    4324:	f7ff ffa4 	bl	4270 <__sfp>
    4328:	60a0      	str	r0, [r4, #8]
    432a:	4620      	mov	r0, r4
    432c:	f7ff ffa0 	bl	4270 <__sfp>
    4330:	4632      	mov	r2, r6
    4332:	2104      	movs	r1, #4
    4334:	4623      	mov	r3, r4
    4336:	60e0      	str	r0, [r4, #12]
    4338:	6860      	ldr	r0, [r4, #4]
    433a:	f7ff ff59 	bl	41f0 <std>
    433e:	462a      	mov	r2, r5
    4340:	68a0      	ldr	r0, [r4, #8]
    4342:	2109      	movs	r1, #9
    4344:	4623      	mov	r3, r4
    4346:	f7ff ff53 	bl	41f0 <std>
    434a:	4623      	mov	r3, r4
    434c:	68e0      	ldr	r0, [r4, #12]
    434e:	2112      	movs	r1, #18
    4350:	2202      	movs	r2, #2
    4352:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4356:	e74b      	b.n	41f0 <std>

00004358 <_malloc_trim_r>:
    4358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    435a:	f240 1434 	movw	r4, #308	; 0x134
    435e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4362:	460f      	mov	r7, r1
    4364:	4605      	mov	r5, r0
    4366:	f000 fffd 	bl	5364 <__malloc_lock>
    436a:	68a3      	ldr	r3, [r4, #8]
    436c:	685e      	ldr	r6, [r3, #4]
    436e:	f026 0603 	bic.w	r6, r6, #3
    4372:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    4376:	330f      	adds	r3, #15
    4378:	1bdf      	subs	r7, r3, r7
    437a:	0b3f      	lsrs	r7, r7, #12
    437c:	3f01      	subs	r7, #1
    437e:	033f      	lsls	r7, r7, #12
    4380:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    4384:	db07      	blt.n	4396 <_malloc_trim_r+0x3e>
    4386:	2100      	movs	r1, #0
    4388:	4628      	mov	r0, r5
    438a:	f001 fe95 	bl	60b8 <_sbrk_r>
    438e:	68a3      	ldr	r3, [r4, #8]
    4390:	18f3      	adds	r3, r6, r3
    4392:	4283      	cmp	r3, r0
    4394:	d004      	beq.n	43a0 <_malloc_trim_r+0x48>
    4396:	4628      	mov	r0, r5
    4398:	f000 ffe6 	bl	5368 <__malloc_unlock>
    439c:	2000      	movs	r0, #0
    439e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    43a0:	4279      	negs	r1, r7
    43a2:	4628      	mov	r0, r5
    43a4:	f001 fe88 	bl	60b8 <_sbrk_r>
    43a8:	f1b0 3fff 	cmp.w	r0, #4294967295
    43ac:	d010      	beq.n	43d0 <_malloc_trim_r+0x78>
    43ae:	68a2      	ldr	r2, [r4, #8]
    43b0:	f240 5364 	movw	r3, #1380	; 0x564
    43b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43b8:	1bf6      	subs	r6, r6, r7
    43ba:	f046 0601 	orr.w	r6, r6, #1
    43be:	4628      	mov	r0, r5
    43c0:	6056      	str	r6, [r2, #4]
    43c2:	681a      	ldr	r2, [r3, #0]
    43c4:	1bd7      	subs	r7, r2, r7
    43c6:	601f      	str	r7, [r3, #0]
    43c8:	f000 ffce 	bl	5368 <__malloc_unlock>
    43cc:	2001      	movs	r0, #1
    43ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    43d0:	2100      	movs	r1, #0
    43d2:	4628      	mov	r0, r5
    43d4:	f001 fe70 	bl	60b8 <_sbrk_r>
    43d8:	68a3      	ldr	r3, [r4, #8]
    43da:	1ac2      	subs	r2, r0, r3
    43dc:	2a0f      	cmp	r2, #15
    43de:	ddda      	ble.n	4396 <_malloc_trim_r+0x3e>
    43e0:	f240 543c 	movw	r4, #1340	; 0x53c
    43e4:	f240 5164 	movw	r1, #1380	; 0x564
    43e8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    43ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
    43f0:	f042 0201 	orr.w	r2, r2, #1
    43f4:	6824      	ldr	r4, [r4, #0]
    43f6:	1b00      	subs	r0, r0, r4
    43f8:	6008      	str	r0, [r1, #0]
    43fa:	605a      	str	r2, [r3, #4]
    43fc:	e7cb      	b.n	4396 <_malloc_trim_r+0x3e>
    43fe:	bf00      	nop

00004400 <_free_r>:
    4400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4404:	4605      	mov	r5, r0
    4406:	460c      	mov	r4, r1
    4408:	2900      	cmp	r1, #0
    440a:	f000 8088 	beq.w	451e <_free_r+0x11e>
    440e:	f000 ffa9 	bl	5364 <__malloc_lock>
    4412:	f1a4 0208 	sub.w	r2, r4, #8
    4416:	f240 1034 	movw	r0, #308	; 0x134
    441a:	6856      	ldr	r6, [r2, #4]
    441c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4420:	f026 0301 	bic.w	r3, r6, #1
    4424:	f8d0 c008 	ldr.w	ip, [r0, #8]
    4428:	18d1      	adds	r1, r2, r3
    442a:	458c      	cmp	ip, r1
    442c:	684f      	ldr	r7, [r1, #4]
    442e:	f027 0703 	bic.w	r7, r7, #3
    4432:	f000 8095 	beq.w	4560 <_free_r+0x160>
    4436:	f016 0601 	ands.w	r6, r6, #1
    443a:	604f      	str	r7, [r1, #4]
    443c:	d05f      	beq.n	44fe <_free_r+0xfe>
    443e:	2600      	movs	r6, #0
    4440:	19cc      	adds	r4, r1, r7
    4442:	6864      	ldr	r4, [r4, #4]
    4444:	f014 0f01 	tst.w	r4, #1
    4448:	d106      	bne.n	4458 <_free_r+0x58>
    444a:	19db      	adds	r3, r3, r7
    444c:	2e00      	cmp	r6, #0
    444e:	d07a      	beq.n	4546 <_free_r+0x146>
    4450:	688c      	ldr	r4, [r1, #8]
    4452:	68c9      	ldr	r1, [r1, #12]
    4454:	608c      	str	r4, [r1, #8]
    4456:	60e1      	str	r1, [r4, #12]
    4458:	f043 0101 	orr.w	r1, r3, #1
    445c:	50d3      	str	r3, [r2, r3]
    445e:	6051      	str	r1, [r2, #4]
    4460:	2e00      	cmp	r6, #0
    4462:	d147      	bne.n	44f4 <_free_r+0xf4>
    4464:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4468:	d35b      	bcc.n	4522 <_free_r+0x122>
    446a:	0a59      	lsrs	r1, r3, #9
    446c:	2904      	cmp	r1, #4
    446e:	bf9e      	ittt	ls
    4470:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    4474:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    4478:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    447c:	d928      	bls.n	44d0 <_free_r+0xd0>
    447e:	2914      	cmp	r1, #20
    4480:	bf9c      	itt	ls
    4482:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    4486:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    448a:	d921      	bls.n	44d0 <_free_r+0xd0>
    448c:	2954      	cmp	r1, #84	; 0x54
    448e:	bf9e      	ittt	ls
    4490:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    4494:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    4498:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    449c:	d918      	bls.n	44d0 <_free_r+0xd0>
    449e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    44a2:	bf9e      	ittt	ls
    44a4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    44a8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    44ac:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    44b0:	d90e      	bls.n	44d0 <_free_r+0xd0>
    44b2:	f240 5c54 	movw	ip, #1364	; 0x554
    44b6:	4561      	cmp	r1, ip
    44b8:	bf95      	itete	ls
    44ba:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    44be:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    44c2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    44c6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    44ca:	bf98      	it	ls
    44cc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    44d0:	1904      	adds	r4, r0, r4
    44d2:	68a1      	ldr	r1, [r4, #8]
    44d4:	42a1      	cmp	r1, r4
    44d6:	d103      	bne.n	44e0 <_free_r+0xe0>
    44d8:	e064      	b.n	45a4 <_free_r+0x1a4>
    44da:	6889      	ldr	r1, [r1, #8]
    44dc:	428c      	cmp	r4, r1
    44de:	d004      	beq.n	44ea <_free_r+0xea>
    44e0:	6848      	ldr	r0, [r1, #4]
    44e2:	f020 0003 	bic.w	r0, r0, #3
    44e6:	4283      	cmp	r3, r0
    44e8:	d3f7      	bcc.n	44da <_free_r+0xda>
    44ea:	68cb      	ldr	r3, [r1, #12]
    44ec:	60d3      	str	r3, [r2, #12]
    44ee:	6091      	str	r1, [r2, #8]
    44f0:	60ca      	str	r2, [r1, #12]
    44f2:	609a      	str	r2, [r3, #8]
    44f4:	4628      	mov	r0, r5
    44f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    44fa:	f000 bf35 	b.w	5368 <__malloc_unlock>
    44fe:	f854 4c08 	ldr.w	r4, [r4, #-8]
    4502:	f100 0c08 	add.w	ip, r0, #8
    4506:	1b12      	subs	r2, r2, r4
    4508:	191b      	adds	r3, r3, r4
    450a:	6894      	ldr	r4, [r2, #8]
    450c:	4564      	cmp	r4, ip
    450e:	d047      	beq.n	45a0 <_free_r+0x1a0>
    4510:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    4514:	f8cc 4008 	str.w	r4, [ip, #8]
    4518:	f8c4 c00c 	str.w	ip, [r4, #12]
    451c:	e790      	b.n	4440 <_free_r+0x40>
    451e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4522:	08db      	lsrs	r3, r3, #3
    4524:	f04f 0c01 	mov.w	ip, #1
    4528:	6846      	ldr	r6, [r0, #4]
    452a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    452e:	109b      	asrs	r3, r3, #2
    4530:	fa0c f303 	lsl.w	r3, ip, r3
    4534:	60d1      	str	r1, [r2, #12]
    4536:	688c      	ldr	r4, [r1, #8]
    4538:	ea46 0303 	orr.w	r3, r6, r3
    453c:	6043      	str	r3, [r0, #4]
    453e:	6094      	str	r4, [r2, #8]
    4540:	60e2      	str	r2, [r4, #12]
    4542:	608a      	str	r2, [r1, #8]
    4544:	e7d6      	b.n	44f4 <_free_r+0xf4>
    4546:	688c      	ldr	r4, [r1, #8]
    4548:	4f1c      	ldr	r7, [pc, #112]	; (45bc <_free_r+0x1bc>)
    454a:	42bc      	cmp	r4, r7
    454c:	d181      	bne.n	4452 <_free_r+0x52>
    454e:	50d3      	str	r3, [r2, r3]
    4550:	f043 0301 	orr.w	r3, r3, #1
    4554:	60e2      	str	r2, [r4, #12]
    4556:	60a2      	str	r2, [r4, #8]
    4558:	6053      	str	r3, [r2, #4]
    455a:	6094      	str	r4, [r2, #8]
    455c:	60d4      	str	r4, [r2, #12]
    455e:	e7c9      	b.n	44f4 <_free_r+0xf4>
    4560:	18fb      	adds	r3, r7, r3
    4562:	f016 0f01 	tst.w	r6, #1
    4566:	d107      	bne.n	4578 <_free_r+0x178>
    4568:	f854 1c08 	ldr.w	r1, [r4, #-8]
    456c:	1a52      	subs	r2, r2, r1
    456e:	185b      	adds	r3, r3, r1
    4570:	68d4      	ldr	r4, [r2, #12]
    4572:	6891      	ldr	r1, [r2, #8]
    4574:	60a1      	str	r1, [r4, #8]
    4576:	60cc      	str	r4, [r1, #12]
    4578:	f240 5140 	movw	r1, #1344	; 0x540
    457c:	6082      	str	r2, [r0, #8]
    457e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4582:	f043 0001 	orr.w	r0, r3, #1
    4586:	6050      	str	r0, [r2, #4]
    4588:	680a      	ldr	r2, [r1, #0]
    458a:	4293      	cmp	r3, r2
    458c:	d3b2      	bcc.n	44f4 <_free_r+0xf4>
    458e:	f240 5360 	movw	r3, #1376	; 0x560
    4592:	4628      	mov	r0, r5
    4594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4598:	6819      	ldr	r1, [r3, #0]
    459a:	f7ff fedd 	bl	4358 <_malloc_trim_r>
    459e:	e7a9      	b.n	44f4 <_free_r+0xf4>
    45a0:	2601      	movs	r6, #1
    45a2:	e74d      	b.n	4440 <_free_r+0x40>
    45a4:	2601      	movs	r6, #1
    45a6:	6844      	ldr	r4, [r0, #4]
    45a8:	ea4f 0cac 	mov.w	ip, ip, asr #2
    45ac:	460b      	mov	r3, r1
    45ae:	fa06 fc0c 	lsl.w	ip, r6, ip
    45b2:	ea44 040c 	orr.w	r4, r4, ip
    45b6:	6044      	str	r4, [r0, #4]
    45b8:	e798      	b.n	44ec <_free_r+0xec>
    45ba:	bf00      	nop
    45bc:	2000013c 	.word	0x2000013c

000045c0 <__sfvwrite_r>:
    45c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    45c4:	6893      	ldr	r3, [r2, #8]
    45c6:	b085      	sub	sp, #20
    45c8:	4690      	mov	r8, r2
    45ca:	460c      	mov	r4, r1
    45cc:	9003      	str	r0, [sp, #12]
    45ce:	2b00      	cmp	r3, #0
    45d0:	d064      	beq.n	469c <__sfvwrite_r+0xdc>
    45d2:	8988      	ldrh	r0, [r1, #12]
    45d4:	fa1f fa80 	uxth.w	sl, r0
    45d8:	f01a 0f08 	tst.w	sl, #8
    45dc:	f000 80a0 	beq.w	4720 <__sfvwrite_r+0x160>
    45e0:	690b      	ldr	r3, [r1, #16]
    45e2:	2b00      	cmp	r3, #0
    45e4:	f000 809c 	beq.w	4720 <__sfvwrite_r+0x160>
    45e8:	f01a 0b02 	ands.w	fp, sl, #2
    45ec:	f8d8 5000 	ldr.w	r5, [r8]
    45f0:	bf1c      	itt	ne
    45f2:	f04f 0a00 	movne.w	sl, #0
    45f6:	4657      	movne	r7, sl
    45f8:	d136      	bne.n	4668 <__sfvwrite_r+0xa8>
    45fa:	f01a 0a01 	ands.w	sl, sl, #1
    45fe:	bf1d      	ittte	ne
    4600:	46dc      	movne	ip, fp
    4602:	46d9      	movne	r9, fp
    4604:	465f      	movne	r7, fp
    4606:	4656      	moveq	r6, sl
    4608:	d152      	bne.n	46b0 <__sfvwrite_r+0xf0>
    460a:	b326      	cbz	r6, 4656 <__sfvwrite_r+0x96>
    460c:	b280      	uxth	r0, r0
    460e:	68a7      	ldr	r7, [r4, #8]
    4610:	f410 7f00 	tst.w	r0, #512	; 0x200
    4614:	f000 808f 	beq.w	4736 <__sfvwrite_r+0x176>
    4618:	42be      	cmp	r6, r7
    461a:	46bb      	mov	fp, r7
    461c:	f080 80a7 	bcs.w	476e <__sfvwrite_r+0x1ae>
    4620:	6820      	ldr	r0, [r4, #0]
    4622:	4637      	mov	r7, r6
    4624:	46b3      	mov	fp, r6
    4626:	465a      	mov	r2, fp
    4628:	4651      	mov	r1, sl
    462a:	f000 fe3f 	bl	52ac <memmove>
    462e:	68a2      	ldr	r2, [r4, #8]
    4630:	6823      	ldr	r3, [r4, #0]
    4632:	46b1      	mov	r9, r6
    4634:	1bd7      	subs	r7, r2, r7
    4636:	60a7      	str	r7, [r4, #8]
    4638:	4637      	mov	r7, r6
    463a:	445b      	add	r3, fp
    463c:	6023      	str	r3, [r4, #0]
    463e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    4642:	ebc9 0606 	rsb	r6, r9, r6
    4646:	44ca      	add	sl, r9
    4648:	1bdf      	subs	r7, r3, r7
    464a:	f8c8 7008 	str.w	r7, [r8, #8]
    464e:	b32f      	cbz	r7, 469c <__sfvwrite_r+0xdc>
    4650:	89a0      	ldrh	r0, [r4, #12]
    4652:	2e00      	cmp	r6, #0
    4654:	d1da      	bne.n	460c <__sfvwrite_r+0x4c>
    4656:	f8d5 a000 	ldr.w	sl, [r5]
    465a:	686e      	ldr	r6, [r5, #4]
    465c:	3508      	adds	r5, #8
    465e:	e7d4      	b.n	460a <__sfvwrite_r+0x4a>
    4660:	f8d5 a000 	ldr.w	sl, [r5]
    4664:	686f      	ldr	r7, [r5, #4]
    4666:	3508      	adds	r5, #8
    4668:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    466c:	bf34      	ite	cc
    466e:	463b      	movcc	r3, r7
    4670:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    4674:	4652      	mov	r2, sl
    4676:	9803      	ldr	r0, [sp, #12]
    4678:	2f00      	cmp	r7, #0
    467a:	d0f1      	beq.n	4660 <__sfvwrite_r+0xa0>
    467c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    467e:	6a21      	ldr	r1, [r4, #32]
    4680:	47b0      	blx	r6
    4682:	2800      	cmp	r0, #0
    4684:	4482      	add	sl, r0
    4686:	ebc0 0707 	rsb	r7, r0, r7
    468a:	f340 80ec 	ble.w	4866 <__sfvwrite_r+0x2a6>
    468e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    4692:	1a18      	subs	r0, r3, r0
    4694:	f8c8 0008 	str.w	r0, [r8, #8]
    4698:	2800      	cmp	r0, #0
    469a:	d1e5      	bne.n	4668 <__sfvwrite_r+0xa8>
    469c:	2000      	movs	r0, #0
    469e:	b005      	add	sp, #20
    46a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    46a4:	f8d5 9000 	ldr.w	r9, [r5]
    46a8:	f04f 0c00 	mov.w	ip, #0
    46ac:	686f      	ldr	r7, [r5, #4]
    46ae:	3508      	adds	r5, #8
    46b0:	2f00      	cmp	r7, #0
    46b2:	d0f7      	beq.n	46a4 <__sfvwrite_r+0xe4>
    46b4:	f1bc 0f00 	cmp.w	ip, #0
    46b8:	f000 80b5 	beq.w	4826 <__sfvwrite_r+0x266>
    46bc:	6963      	ldr	r3, [r4, #20]
    46be:	45bb      	cmp	fp, r7
    46c0:	bf34      	ite	cc
    46c2:	46da      	movcc	sl, fp
    46c4:	46ba      	movcs	sl, r7
    46c6:	68a6      	ldr	r6, [r4, #8]
    46c8:	6820      	ldr	r0, [r4, #0]
    46ca:	6922      	ldr	r2, [r4, #16]
    46cc:	199e      	adds	r6, r3, r6
    46ce:	4290      	cmp	r0, r2
    46d0:	bf94      	ite	ls
    46d2:	2200      	movls	r2, #0
    46d4:	2201      	movhi	r2, #1
    46d6:	45b2      	cmp	sl, r6
    46d8:	bfd4      	ite	le
    46da:	2200      	movle	r2, #0
    46dc:	f002 0201 	andgt.w	r2, r2, #1
    46e0:	2a00      	cmp	r2, #0
    46e2:	f040 80ae 	bne.w	4842 <__sfvwrite_r+0x282>
    46e6:	459a      	cmp	sl, r3
    46e8:	f2c0 8082 	blt.w	47f0 <__sfvwrite_r+0x230>
    46ec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    46ee:	464a      	mov	r2, r9
    46f0:	f8cd c004 	str.w	ip, [sp, #4]
    46f4:	9803      	ldr	r0, [sp, #12]
    46f6:	6a21      	ldr	r1, [r4, #32]
    46f8:	47b0      	blx	r6
    46fa:	f8dd c004 	ldr.w	ip, [sp, #4]
    46fe:	1e06      	subs	r6, r0, #0
    4700:	f340 80b1 	ble.w	4866 <__sfvwrite_r+0x2a6>
    4704:	ebbb 0b06 	subs.w	fp, fp, r6
    4708:	f000 8086 	beq.w	4818 <__sfvwrite_r+0x258>
    470c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    4710:	44b1      	add	r9, r6
    4712:	1bbf      	subs	r7, r7, r6
    4714:	1b9e      	subs	r6, r3, r6
    4716:	f8c8 6008 	str.w	r6, [r8, #8]
    471a:	2e00      	cmp	r6, #0
    471c:	d1c8      	bne.n	46b0 <__sfvwrite_r+0xf0>
    471e:	e7bd      	b.n	469c <__sfvwrite_r+0xdc>
    4720:	9803      	ldr	r0, [sp, #12]
    4722:	4621      	mov	r1, r4
    4724:	f7fe fc18 	bl	2f58 <__swsetup_r>
    4728:	2800      	cmp	r0, #0
    472a:	f040 80d4 	bne.w	48d6 <__sfvwrite_r+0x316>
    472e:	89a0      	ldrh	r0, [r4, #12]
    4730:	fa1f fa80 	uxth.w	sl, r0
    4734:	e758      	b.n	45e8 <__sfvwrite_r+0x28>
    4736:	6820      	ldr	r0, [r4, #0]
    4738:	46b9      	mov	r9, r7
    473a:	6923      	ldr	r3, [r4, #16]
    473c:	4298      	cmp	r0, r3
    473e:	bf94      	ite	ls
    4740:	2300      	movls	r3, #0
    4742:	2301      	movhi	r3, #1
    4744:	42b7      	cmp	r7, r6
    4746:	bf2c      	ite	cs
    4748:	2300      	movcs	r3, #0
    474a:	f003 0301 	andcc.w	r3, r3, #1
    474e:	2b00      	cmp	r3, #0
    4750:	f040 809d 	bne.w	488e <__sfvwrite_r+0x2ce>
    4754:	6963      	ldr	r3, [r4, #20]
    4756:	429e      	cmp	r6, r3
    4758:	f0c0 808c 	bcc.w	4874 <__sfvwrite_r+0x2b4>
    475c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    475e:	4652      	mov	r2, sl
    4760:	9803      	ldr	r0, [sp, #12]
    4762:	6a21      	ldr	r1, [r4, #32]
    4764:	47b8      	blx	r7
    4766:	1e07      	subs	r7, r0, #0
    4768:	dd7d      	ble.n	4866 <__sfvwrite_r+0x2a6>
    476a:	46b9      	mov	r9, r7
    476c:	e767      	b.n	463e <__sfvwrite_r+0x7e>
    476e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    4772:	bf08      	it	eq
    4774:	6820      	ldreq	r0, [r4, #0]
    4776:	f43f af56 	beq.w	4626 <__sfvwrite_r+0x66>
    477a:	6962      	ldr	r2, [r4, #20]
    477c:	6921      	ldr	r1, [r4, #16]
    477e:	6823      	ldr	r3, [r4, #0]
    4780:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    4784:	1a5b      	subs	r3, r3, r1
    4786:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    478a:	f103 0c01 	add.w	ip, r3, #1
    478e:	44b4      	add	ip, r6
    4790:	ea4f 0969 	mov.w	r9, r9, asr #1
    4794:	45e1      	cmp	r9, ip
    4796:	464a      	mov	r2, r9
    4798:	bf3c      	itt	cc
    479a:	46e1      	movcc	r9, ip
    479c:	464a      	movcc	r2, r9
    479e:	f410 6f80 	tst.w	r0, #1024	; 0x400
    47a2:	f000 8083 	beq.w	48ac <__sfvwrite_r+0x2ec>
    47a6:	4611      	mov	r1, r2
    47a8:	9803      	ldr	r0, [sp, #12]
    47aa:	9302      	str	r3, [sp, #8]
    47ac:	f000 f9aa 	bl	4b04 <_malloc_r>
    47b0:	9b02      	ldr	r3, [sp, #8]
    47b2:	2800      	cmp	r0, #0
    47b4:	f000 8099 	beq.w	48ea <__sfvwrite_r+0x32a>
    47b8:	461a      	mov	r2, r3
    47ba:	6921      	ldr	r1, [r4, #16]
    47bc:	9302      	str	r3, [sp, #8]
    47be:	9001      	str	r0, [sp, #4]
    47c0:	f000 fcac 	bl	511c <memcpy>
    47c4:	89a2      	ldrh	r2, [r4, #12]
    47c6:	9b02      	ldr	r3, [sp, #8]
    47c8:	f8dd c004 	ldr.w	ip, [sp, #4]
    47cc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    47d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    47d4:	81a2      	strh	r2, [r4, #12]
    47d6:	ebc3 0209 	rsb	r2, r3, r9
    47da:	eb0c 0003 	add.w	r0, ip, r3
    47de:	4637      	mov	r7, r6
    47e0:	46b3      	mov	fp, r6
    47e2:	60a2      	str	r2, [r4, #8]
    47e4:	f8c4 c010 	str.w	ip, [r4, #16]
    47e8:	6020      	str	r0, [r4, #0]
    47ea:	f8c4 9014 	str.w	r9, [r4, #20]
    47ee:	e71a      	b.n	4626 <__sfvwrite_r+0x66>
    47f0:	4652      	mov	r2, sl
    47f2:	4649      	mov	r1, r9
    47f4:	4656      	mov	r6, sl
    47f6:	f8cd c004 	str.w	ip, [sp, #4]
    47fa:	f000 fd57 	bl	52ac <memmove>
    47fe:	68a2      	ldr	r2, [r4, #8]
    4800:	6823      	ldr	r3, [r4, #0]
    4802:	ebbb 0b06 	subs.w	fp, fp, r6
    4806:	ebca 0202 	rsb	r2, sl, r2
    480a:	f8dd c004 	ldr.w	ip, [sp, #4]
    480e:	4453      	add	r3, sl
    4810:	60a2      	str	r2, [r4, #8]
    4812:	6023      	str	r3, [r4, #0]
    4814:	f47f af7a 	bne.w	470c <__sfvwrite_r+0x14c>
    4818:	9803      	ldr	r0, [sp, #12]
    481a:	4621      	mov	r1, r4
    481c:	f7ff fbfc 	bl	4018 <_fflush_r>
    4820:	bb08      	cbnz	r0, 4866 <__sfvwrite_r+0x2a6>
    4822:	46dc      	mov	ip, fp
    4824:	e772      	b.n	470c <__sfvwrite_r+0x14c>
    4826:	4648      	mov	r0, r9
    4828:	210a      	movs	r1, #10
    482a:	463a      	mov	r2, r7
    482c:	f000 fc3c 	bl	50a8 <memchr>
    4830:	2800      	cmp	r0, #0
    4832:	d04b      	beq.n	48cc <__sfvwrite_r+0x30c>
    4834:	f100 0b01 	add.w	fp, r0, #1
    4838:	f04f 0c01 	mov.w	ip, #1
    483c:	ebc9 0b0b 	rsb	fp, r9, fp
    4840:	e73c      	b.n	46bc <__sfvwrite_r+0xfc>
    4842:	4649      	mov	r1, r9
    4844:	4632      	mov	r2, r6
    4846:	f8cd c004 	str.w	ip, [sp, #4]
    484a:	f000 fd2f 	bl	52ac <memmove>
    484e:	6823      	ldr	r3, [r4, #0]
    4850:	4621      	mov	r1, r4
    4852:	9803      	ldr	r0, [sp, #12]
    4854:	199b      	adds	r3, r3, r6
    4856:	6023      	str	r3, [r4, #0]
    4858:	f7ff fbde 	bl	4018 <_fflush_r>
    485c:	f8dd c004 	ldr.w	ip, [sp, #4]
    4860:	2800      	cmp	r0, #0
    4862:	f43f af4f 	beq.w	4704 <__sfvwrite_r+0x144>
    4866:	89a3      	ldrh	r3, [r4, #12]
    4868:	f04f 30ff 	mov.w	r0, #4294967295
    486c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4870:	81a3      	strh	r3, [r4, #12]
    4872:	e714      	b.n	469e <__sfvwrite_r+0xde>
    4874:	4632      	mov	r2, r6
    4876:	4651      	mov	r1, sl
    4878:	f000 fd18 	bl	52ac <memmove>
    487c:	68a2      	ldr	r2, [r4, #8]
    487e:	6823      	ldr	r3, [r4, #0]
    4880:	4637      	mov	r7, r6
    4882:	1b92      	subs	r2, r2, r6
    4884:	46b1      	mov	r9, r6
    4886:	199b      	adds	r3, r3, r6
    4888:	60a2      	str	r2, [r4, #8]
    488a:	6023      	str	r3, [r4, #0]
    488c:	e6d7      	b.n	463e <__sfvwrite_r+0x7e>
    488e:	4651      	mov	r1, sl
    4890:	463a      	mov	r2, r7
    4892:	f000 fd0b 	bl	52ac <memmove>
    4896:	6823      	ldr	r3, [r4, #0]
    4898:	9803      	ldr	r0, [sp, #12]
    489a:	4621      	mov	r1, r4
    489c:	19db      	adds	r3, r3, r7
    489e:	6023      	str	r3, [r4, #0]
    48a0:	f7ff fbba 	bl	4018 <_fflush_r>
    48a4:	2800      	cmp	r0, #0
    48a6:	f43f aeca 	beq.w	463e <__sfvwrite_r+0x7e>
    48aa:	e7dc      	b.n	4866 <__sfvwrite_r+0x2a6>
    48ac:	9803      	ldr	r0, [sp, #12]
    48ae:	9302      	str	r3, [sp, #8]
    48b0:	f001 fa08 	bl	5cc4 <_realloc_r>
    48b4:	9b02      	ldr	r3, [sp, #8]
    48b6:	4684      	mov	ip, r0
    48b8:	2800      	cmp	r0, #0
    48ba:	d18c      	bne.n	47d6 <__sfvwrite_r+0x216>
    48bc:	6921      	ldr	r1, [r4, #16]
    48be:	9803      	ldr	r0, [sp, #12]
    48c0:	f7ff fd9e 	bl	4400 <_free_r>
    48c4:	9903      	ldr	r1, [sp, #12]
    48c6:	230c      	movs	r3, #12
    48c8:	600b      	str	r3, [r1, #0]
    48ca:	e7cc      	b.n	4866 <__sfvwrite_r+0x2a6>
    48cc:	f107 0b01 	add.w	fp, r7, #1
    48d0:	f04f 0c01 	mov.w	ip, #1
    48d4:	e6f2      	b.n	46bc <__sfvwrite_r+0xfc>
    48d6:	9903      	ldr	r1, [sp, #12]
    48d8:	2209      	movs	r2, #9
    48da:	89a3      	ldrh	r3, [r4, #12]
    48dc:	f04f 30ff 	mov.w	r0, #4294967295
    48e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    48e4:	600a      	str	r2, [r1, #0]
    48e6:	81a3      	strh	r3, [r4, #12]
    48e8:	e6d9      	b.n	469e <__sfvwrite_r+0xde>
    48ea:	9a03      	ldr	r2, [sp, #12]
    48ec:	230c      	movs	r3, #12
    48ee:	6013      	str	r3, [r2, #0]
    48f0:	e7b9      	b.n	4866 <__sfvwrite_r+0x2a6>
    48f2:	bf00      	nop

000048f4 <_fwalk_reent>:
    48f4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    48f8:	4607      	mov	r7, r0
    48fa:	468a      	mov	sl, r1
    48fc:	f7ff fc48 	bl	4190 <__sfp_lock_acquire>
    4900:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    4904:	bf08      	it	eq
    4906:	46b0      	moveq	r8, r6
    4908:	d018      	beq.n	493c <_fwalk_reent+0x48>
    490a:	f04f 0800 	mov.w	r8, #0
    490e:	6875      	ldr	r5, [r6, #4]
    4910:	68b4      	ldr	r4, [r6, #8]
    4912:	3d01      	subs	r5, #1
    4914:	d40f      	bmi.n	4936 <_fwalk_reent+0x42>
    4916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    491a:	b14b      	cbz	r3, 4930 <_fwalk_reent+0x3c>
    491c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    4920:	4621      	mov	r1, r4
    4922:	4638      	mov	r0, r7
    4924:	f1b3 3fff 	cmp.w	r3, #4294967295
    4928:	d002      	beq.n	4930 <_fwalk_reent+0x3c>
    492a:	47d0      	blx	sl
    492c:	ea48 0800 	orr.w	r8, r8, r0
    4930:	3468      	adds	r4, #104	; 0x68
    4932:	3d01      	subs	r5, #1
    4934:	d5ef      	bpl.n	4916 <_fwalk_reent+0x22>
    4936:	6836      	ldr	r6, [r6, #0]
    4938:	2e00      	cmp	r6, #0
    493a:	d1e8      	bne.n	490e <_fwalk_reent+0x1a>
    493c:	f7ff fc2a 	bl	4194 <__sfp_lock_release>
    4940:	4640      	mov	r0, r8
    4942:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    4946:	bf00      	nop

00004948 <_fwalk>:
    4948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    494c:	4606      	mov	r6, r0
    494e:	4688      	mov	r8, r1
    4950:	f7ff fc1e 	bl	4190 <__sfp_lock_acquire>
    4954:	36d8      	adds	r6, #216	; 0xd8
    4956:	bf08      	it	eq
    4958:	4637      	moveq	r7, r6
    495a:	d015      	beq.n	4988 <_fwalk+0x40>
    495c:	2700      	movs	r7, #0
    495e:	6875      	ldr	r5, [r6, #4]
    4960:	68b4      	ldr	r4, [r6, #8]
    4962:	3d01      	subs	r5, #1
    4964:	d40d      	bmi.n	4982 <_fwalk+0x3a>
    4966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    496a:	b13b      	cbz	r3, 497c <_fwalk+0x34>
    496c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    4970:	4620      	mov	r0, r4
    4972:	f1b3 3fff 	cmp.w	r3, #4294967295
    4976:	d001      	beq.n	497c <_fwalk+0x34>
    4978:	47c0      	blx	r8
    497a:	4307      	orrs	r7, r0
    497c:	3468      	adds	r4, #104	; 0x68
    497e:	3d01      	subs	r5, #1
    4980:	d5f1      	bpl.n	4966 <_fwalk+0x1e>
    4982:	6836      	ldr	r6, [r6, #0]
    4984:	2e00      	cmp	r6, #0
    4986:	d1ea      	bne.n	495e <_fwalk+0x16>
    4988:	f7ff fc04 	bl	4194 <__sfp_lock_release>
    498c:	4638      	mov	r0, r7
    498e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4992:	bf00      	nop

00004994 <__locale_charset>:
    4994:	f647 2348 	movw	r3, #31304	; 0x7a48
    4998:	f2c0 0300 	movt	r3, #0
    499c:	6818      	ldr	r0, [r3, #0]
    499e:	4770      	bx	lr

000049a0 <_localeconv_r>:
    49a0:	4800      	ldr	r0, [pc, #0]	; (49a4 <_localeconv_r+0x4>)
    49a2:	4770      	bx	lr
    49a4:	00007a4c 	.word	0x00007a4c

000049a8 <localeconv>:
    49a8:	4800      	ldr	r0, [pc, #0]	; (49ac <localeconv+0x4>)
    49aa:	4770      	bx	lr
    49ac:	00007a4c 	.word	0x00007a4c

000049b0 <_setlocale_r>:
    49b0:	b570      	push	{r4, r5, r6, lr}
    49b2:	4605      	mov	r5, r0
    49b4:	460e      	mov	r6, r1
    49b6:	4614      	mov	r4, r2
    49b8:	b172      	cbz	r2, 49d8 <_setlocale_r+0x28>
    49ba:	f647 1170 	movw	r1, #31088	; 0x7970
    49be:	4610      	mov	r0, r2
    49c0:	f2c0 0100 	movt	r1, #0
    49c4:	f001 fbd4 	bl	6170 <strcmp>
    49c8:	b958      	cbnz	r0, 49e2 <_setlocale_r+0x32>
    49ca:	f647 1070 	movw	r0, #31088	; 0x7970
    49ce:	622c      	str	r4, [r5, #32]
    49d0:	f2c0 0000 	movt	r0, #0
    49d4:	61ee      	str	r6, [r5, #28]
    49d6:	bd70      	pop	{r4, r5, r6, pc}
    49d8:	f647 1070 	movw	r0, #31088	; 0x7970
    49dc:	f2c0 0000 	movt	r0, #0
    49e0:	bd70      	pop	{r4, r5, r6, pc}
    49e2:	f647 010c 	movw	r1, #30732	; 0x780c
    49e6:	4620      	mov	r0, r4
    49e8:	f2c0 0100 	movt	r1, #0
    49ec:	f001 fbc0 	bl	6170 <strcmp>
    49f0:	2800      	cmp	r0, #0
    49f2:	d0ea      	beq.n	49ca <_setlocale_r+0x1a>
    49f4:	2000      	movs	r0, #0
    49f6:	bd70      	pop	{r4, r5, r6, pc}

000049f8 <setlocale>:
    49f8:	f240 0340 	movw	r3, #64	; 0x40
    49fc:	460a      	mov	r2, r1
    49fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a02:	4601      	mov	r1, r0
    4a04:	6818      	ldr	r0, [r3, #0]
    4a06:	e7d3      	b.n	49b0 <_setlocale_r>

00004a08 <__smakebuf_r>:
    4a08:	898b      	ldrh	r3, [r1, #12]
    4a0a:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a0c:	460c      	mov	r4, r1
    4a0e:	b29a      	uxth	r2, r3
    4a10:	b091      	sub	sp, #68	; 0x44
    4a12:	f012 0f02 	tst.w	r2, #2
    4a16:	4605      	mov	r5, r0
    4a18:	d141      	bne.n	4a9e <__smakebuf_r+0x96>
    4a1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4a1e:	2900      	cmp	r1, #0
    4a20:	db18      	blt.n	4a54 <__smakebuf_r+0x4c>
    4a22:	aa01      	add	r2, sp, #4
    4a24:	f001 fd6a 	bl	64fc <_fstat_r>
    4a28:	2800      	cmp	r0, #0
    4a2a:	db11      	blt.n	4a50 <__smakebuf_r+0x48>
    4a2c:	9b02      	ldr	r3, [sp, #8]
    4a2e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    4a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    4a36:	bf14      	ite	ne
    4a38:	2700      	movne	r7, #0
    4a3a:	2701      	moveq	r7, #1
    4a3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    4a40:	d040      	beq.n	4ac4 <__smakebuf_r+0xbc>
    4a42:	89a3      	ldrh	r3, [r4, #12]
    4a44:	f44f 6680 	mov.w	r6, #1024	; 0x400
    4a48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4a4c:	81a3      	strh	r3, [r4, #12]
    4a4e:	e00b      	b.n	4a68 <__smakebuf_r+0x60>
    4a50:	89a3      	ldrh	r3, [r4, #12]
    4a52:	b29a      	uxth	r2, r3
    4a54:	f012 0f80 	tst.w	r2, #128	; 0x80
    4a58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4a5c:	bf0c      	ite	eq
    4a5e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    4a62:	2640      	movne	r6, #64	; 0x40
    4a64:	2700      	movs	r7, #0
    4a66:	81a3      	strh	r3, [r4, #12]
    4a68:	4628      	mov	r0, r5
    4a6a:	4631      	mov	r1, r6
    4a6c:	f000 f84a 	bl	4b04 <_malloc_r>
    4a70:	b170      	cbz	r0, 4a90 <__smakebuf_r+0x88>
    4a72:	89a1      	ldrh	r1, [r4, #12]
    4a74:	f244 12d9 	movw	r2, #16857	; 0x41d9
    4a78:	f2c0 0200 	movt	r2, #0
    4a7c:	6120      	str	r0, [r4, #16]
    4a7e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    4a82:	6166      	str	r6, [r4, #20]
    4a84:	62aa      	str	r2, [r5, #40]	; 0x28
    4a86:	81a1      	strh	r1, [r4, #12]
    4a88:	6020      	str	r0, [r4, #0]
    4a8a:	b97f      	cbnz	r7, 4aac <__smakebuf_r+0xa4>
    4a8c:	b011      	add	sp, #68	; 0x44
    4a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a90:	89a3      	ldrh	r3, [r4, #12]
    4a92:	f413 7f00 	tst.w	r3, #512	; 0x200
    4a96:	d1f9      	bne.n	4a8c <__smakebuf_r+0x84>
    4a98:	f043 0302 	orr.w	r3, r3, #2
    4a9c:	81a3      	strh	r3, [r4, #12]
    4a9e:	f104 0347 	add.w	r3, r4, #71	; 0x47
    4aa2:	6123      	str	r3, [r4, #16]
    4aa4:	6023      	str	r3, [r4, #0]
    4aa6:	2301      	movs	r3, #1
    4aa8:	6163      	str	r3, [r4, #20]
    4aaa:	e7ef      	b.n	4a8c <__smakebuf_r+0x84>
    4aac:	4628      	mov	r0, r5
    4aae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4ab2:	f001 fd39 	bl	6528 <_isatty_r>
    4ab6:	2800      	cmp	r0, #0
    4ab8:	d0e8      	beq.n	4a8c <__smakebuf_r+0x84>
    4aba:	89a3      	ldrh	r3, [r4, #12]
    4abc:	f043 0301 	orr.w	r3, r3, #1
    4ac0:	81a3      	strh	r3, [r4, #12]
    4ac2:	e7e3      	b.n	4a8c <__smakebuf_r+0x84>
    4ac4:	f246 03e9 	movw	r3, #24809	; 0x60e9
    4ac8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    4aca:	f2c0 0300 	movt	r3, #0
    4ace:	429a      	cmp	r2, r3
    4ad0:	d1b7      	bne.n	4a42 <__smakebuf_r+0x3a>
    4ad2:	89a2      	ldrh	r2, [r4, #12]
    4ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    4ad8:	461e      	mov	r6, r3
    4ada:	6523      	str	r3, [r4, #80]	; 0x50
    4adc:	ea42 0303 	orr.w	r3, r2, r3
    4ae0:	81a3      	strh	r3, [r4, #12]
    4ae2:	e7c1      	b.n	4a68 <__smakebuf_r+0x60>

00004ae4 <free>:
    4ae4:	f240 0340 	movw	r3, #64	; 0x40
    4ae8:	4601      	mov	r1, r0
    4aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4aee:	6818      	ldr	r0, [r3, #0]
    4af0:	f7ff bc86 	b.w	4400 <_free_r>

00004af4 <malloc>:
    4af4:	f240 0340 	movw	r3, #64	; 0x40
    4af8:	4601      	mov	r1, r0
    4afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4afe:	6818      	ldr	r0, [r3, #0]
    4b00:	f000 b800 	b.w	4b04 <_malloc_r>

00004b04 <_malloc_r>:
    4b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4b08:	f101 040b 	add.w	r4, r1, #11
    4b0c:	2c16      	cmp	r4, #22
    4b0e:	b083      	sub	sp, #12
    4b10:	4606      	mov	r6, r0
    4b12:	d82f      	bhi.n	4b74 <_malloc_r+0x70>
    4b14:	2300      	movs	r3, #0
    4b16:	2410      	movs	r4, #16
    4b18:	428c      	cmp	r4, r1
    4b1a:	bf2c      	ite	cs
    4b1c:	4619      	movcs	r1, r3
    4b1e:	f043 0101 	orrcc.w	r1, r3, #1
    4b22:	2900      	cmp	r1, #0
    4b24:	d130      	bne.n	4b88 <_malloc_r+0x84>
    4b26:	4630      	mov	r0, r6
    4b28:	f000 fc1c 	bl	5364 <__malloc_lock>
    4b2c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    4b30:	d22e      	bcs.n	4b90 <_malloc_r+0x8c>
    4b32:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    4b36:	f240 1534 	movw	r5, #308	; 0x134
    4b3a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4b3e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    4b42:	68d3      	ldr	r3, [r2, #12]
    4b44:	4293      	cmp	r3, r2
    4b46:	f000 8206 	beq.w	4f56 <_malloc_r+0x452>
    4b4a:	685a      	ldr	r2, [r3, #4]
    4b4c:	f103 0508 	add.w	r5, r3, #8
    4b50:	68d9      	ldr	r1, [r3, #12]
    4b52:	4630      	mov	r0, r6
    4b54:	f022 0c03 	bic.w	ip, r2, #3
    4b58:	689a      	ldr	r2, [r3, #8]
    4b5a:	4463      	add	r3, ip
    4b5c:	685c      	ldr	r4, [r3, #4]
    4b5e:	608a      	str	r2, [r1, #8]
    4b60:	f044 0401 	orr.w	r4, r4, #1
    4b64:	60d1      	str	r1, [r2, #12]
    4b66:	605c      	str	r4, [r3, #4]
    4b68:	f000 fbfe 	bl	5368 <__malloc_unlock>
    4b6c:	4628      	mov	r0, r5
    4b6e:	b003      	add	sp, #12
    4b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b74:	f024 0407 	bic.w	r4, r4, #7
    4b78:	0fe3      	lsrs	r3, r4, #31
    4b7a:	428c      	cmp	r4, r1
    4b7c:	bf2c      	ite	cs
    4b7e:	4619      	movcs	r1, r3
    4b80:	f043 0101 	orrcc.w	r1, r3, #1
    4b84:	2900      	cmp	r1, #0
    4b86:	d0ce      	beq.n	4b26 <_malloc_r+0x22>
    4b88:	230c      	movs	r3, #12
    4b8a:	2500      	movs	r5, #0
    4b8c:	6033      	str	r3, [r6, #0]
    4b8e:	e7ed      	b.n	4b6c <_malloc_r+0x68>
    4b90:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    4b94:	bf04      	itt	eq
    4b96:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    4b9a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    4b9e:	f040 8090 	bne.w	4cc2 <_malloc_r+0x1be>
    4ba2:	f240 1534 	movw	r5, #308	; 0x134
    4ba6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4baa:	1828      	adds	r0, r5, r0
    4bac:	68c3      	ldr	r3, [r0, #12]
    4bae:	4298      	cmp	r0, r3
    4bb0:	d106      	bne.n	4bc0 <_malloc_r+0xbc>
    4bb2:	e00d      	b.n	4bd0 <_malloc_r+0xcc>
    4bb4:	2a00      	cmp	r2, #0
    4bb6:	f280 816f 	bge.w	4e98 <_malloc_r+0x394>
    4bba:	68db      	ldr	r3, [r3, #12]
    4bbc:	4298      	cmp	r0, r3
    4bbe:	d007      	beq.n	4bd0 <_malloc_r+0xcc>
    4bc0:	6859      	ldr	r1, [r3, #4]
    4bc2:	f021 0103 	bic.w	r1, r1, #3
    4bc6:	1b0a      	subs	r2, r1, r4
    4bc8:	2a0f      	cmp	r2, #15
    4bca:	ddf3      	ble.n	4bb4 <_malloc_r+0xb0>
    4bcc:	f10e 3eff 	add.w	lr, lr, #4294967295
    4bd0:	f10e 0e01 	add.w	lr, lr, #1
    4bd4:	f240 1734 	movw	r7, #308	; 0x134
    4bd8:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4bdc:	f107 0108 	add.w	r1, r7, #8
    4be0:	688b      	ldr	r3, [r1, #8]
    4be2:	4299      	cmp	r1, r3
    4be4:	bf08      	it	eq
    4be6:	687a      	ldreq	r2, [r7, #4]
    4be8:	d026      	beq.n	4c38 <_malloc_r+0x134>
    4bea:	685a      	ldr	r2, [r3, #4]
    4bec:	f022 0c03 	bic.w	ip, r2, #3
    4bf0:	ebc4 020c 	rsb	r2, r4, ip
    4bf4:	2a0f      	cmp	r2, #15
    4bf6:	f300 8194 	bgt.w	4f22 <_malloc_r+0x41e>
    4bfa:	2a00      	cmp	r2, #0
    4bfc:	60c9      	str	r1, [r1, #12]
    4bfe:	6089      	str	r1, [r1, #8]
    4c00:	f280 8099 	bge.w	4d36 <_malloc_r+0x232>
    4c04:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    4c08:	f080 8165 	bcs.w	4ed6 <_malloc_r+0x3d2>
    4c0c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    4c10:	f04f 0a01 	mov.w	sl, #1
    4c14:	687a      	ldr	r2, [r7, #4]
    4c16:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    4c1a:	ea4f 0cac 	mov.w	ip, ip, asr #2
    4c1e:	fa0a fc0c 	lsl.w	ip, sl, ip
    4c22:	60d8      	str	r0, [r3, #12]
    4c24:	f8d0 8008 	ldr.w	r8, [r0, #8]
    4c28:	ea4c 0202 	orr.w	r2, ip, r2
    4c2c:	607a      	str	r2, [r7, #4]
    4c2e:	f8c3 8008 	str.w	r8, [r3, #8]
    4c32:	f8c8 300c 	str.w	r3, [r8, #12]
    4c36:	6083      	str	r3, [r0, #8]
    4c38:	f04f 0c01 	mov.w	ip, #1
    4c3c:	ea4f 03ae 	mov.w	r3, lr, asr #2
    4c40:	fa0c fc03 	lsl.w	ip, ip, r3
    4c44:	4594      	cmp	ip, r2
    4c46:	f200 8082 	bhi.w	4d4e <_malloc_r+0x24a>
    4c4a:	ea12 0f0c 	tst.w	r2, ip
    4c4e:	d108      	bne.n	4c62 <_malloc_r+0x15e>
    4c50:	f02e 0e03 	bic.w	lr, lr, #3
    4c54:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4c58:	f10e 0e04 	add.w	lr, lr, #4
    4c5c:	ea12 0f0c 	tst.w	r2, ip
    4c60:	d0f8      	beq.n	4c54 <_malloc_r+0x150>
    4c62:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    4c66:	46f2      	mov	sl, lr
    4c68:	46c8      	mov	r8, r9
    4c6a:	f8d8 300c 	ldr.w	r3, [r8, #12]
    4c6e:	4598      	cmp	r8, r3
    4c70:	d107      	bne.n	4c82 <_malloc_r+0x17e>
    4c72:	e168      	b.n	4f46 <_malloc_r+0x442>
    4c74:	2a00      	cmp	r2, #0
    4c76:	f280 8178 	bge.w	4f6a <_malloc_r+0x466>
    4c7a:	68db      	ldr	r3, [r3, #12]
    4c7c:	4598      	cmp	r8, r3
    4c7e:	f000 8162 	beq.w	4f46 <_malloc_r+0x442>
    4c82:	6858      	ldr	r0, [r3, #4]
    4c84:	f020 0003 	bic.w	r0, r0, #3
    4c88:	1b02      	subs	r2, r0, r4
    4c8a:	2a0f      	cmp	r2, #15
    4c8c:	ddf2      	ble.n	4c74 <_malloc_r+0x170>
    4c8e:	461d      	mov	r5, r3
    4c90:	191f      	adds	r7, r3, r4
    4c92:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    4c96:	f044 0e01 	orr.w	lr, r4, #1
    4c9a:	f855 4f08 	ldr.w	r4, [r5, #8]!
    4c9e:	4630      	mov	r0, r6
    4ca0:	50ba      	str	r2, [r7, r2]
    4ca2:	f042 0201 	orr.w	r2, r2, #1
    4ca6:	f8c3 e004 	str.w	lr, [r3, #4]
    4caa:	f8cc 4008 	str.w	r4, [ip, #8]
    4cae:	f8c4 c00c 	str.w	ip, [r4, #12]
    4cb2:	608f      	str	r7, [r1, #8]
    4cb4:	60cf      	str	r7, [r1, #12]
    4cb6:	607a      	str	r2, [r7, #4]
    4cb8:	60b9      	str	r1, [r7, #8]
    4cba:	60f9      	str	r1, [r7, #12]
    4cbc:	f000 fb54 	bl	5368 <__malloc_unlock>
    4cc0:	e754      	b.n	4b6c <_malloc_r+0x68>
    4cc2:	f1be 0f04 	cmp.w	lr, #4
    4cc6:	bf9e      	ittt	ls
    4cc8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    4ccc:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    4cd0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4cd4:	f67f af65 	bls.w	4ba2 <_malloc_r+0x9e>
    4cd8:	f1be 0f14 	cmp.w	lr, #20
    4cdc:	bf9c      	itt	ls
    4cde:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    4ce2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4ce6:	f67f af5c 	bls.w	4ba2 <_malloc_r+0x9e>
    4cea:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    4cee:	bf9e      	ittt	ls
    4cf0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    4cf4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    4cf8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4cfc:	f67f af51 	bls.w	4ba2 <_malloc_r+0x9e>
    4d00:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    4d04:	bf9e      	ittt	ls
    4d06:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    4d0a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    4d0e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4d12:	f67f af46 	bls.w	4ba2 <_malloc_r+0x9e>
    4d16:	f240 5354 	movw	r3, #1364	; 0x554
    4d1a:	459e      	cmp	lr, r3
    4d1c:	bf95      	itete	ls
    4d1e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    4d22:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    4d26:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    4d2a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    4d2e:	bf98      	it	ls
    4d30:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4d34:	e735      	b.n	4ba2 <_malloc_r+0x9e>
    4d36:	eb03 020c 	add.w	r2, r3, ip
    4d3a:	f103 0508 	add.w	r5, r3, #8
    4d3e:	4630      	mov	r0, r6
    4d40:	6853      	ldr	r3, [r2, #4]
    4d42:	f043 0301 	orr.w	r3, r3, #1
    4d46:	6053      	str	r3, [r2, #4]
    4d48:	f000 fb0e 	bl	5368 <__malloc_unlock>
    4d4c:	e70e      	b.n	4b6c <_malloc_r+0x68>
    4d4e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4d52:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4d56:	f023 0903 	bic.w	r9, r3, #3
    4d5a:	ebc4 0209 	rsb	r2, r4, r9
    4d5e:	454c      	cmp	r4, r9
    4d60:	bf94      	ite	ls
    4d62:	2300      	movls	r3, #0
    4d64:	2301      	movhi	r3, #1
    4d66:	2a0f      	cmp	r2, #15
    4d68:	bfd8      	it	le
    4d6a:	f043 0301 	orrle.w	r3, r3, #1
    4d6e:	2b00      	cmp	r3, #0
    4d70:	f000 80a1 	beq.w	4eb6 <_malloc_r+0x3b2>
    4d74:	f240 5b60 	movw	fp, #1376	; 0x560
    4d78:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    4d7c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    4d80:	f8db 3000 	ldr.w	r3, [fp]
    4d84:	3310      	adds	r3, #16
    4d86:	191b      	adds	r3, r3, r4
    4d88:	f1b2 3fff 	cmp.w	r2, #4294967295
    4d8c:	d006      	beq.n	4d9c <_malloc_r+0x298>
    4d8e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    4d92:	331f      	adds	r3, #31
    4d94:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    4d98:	f023 031f 	bic.w	r3, r3, #31
    4d9c:	4619      	mov	r1, r3
    4d9e:	4630      	mov	r0, r6
    4da0:	9301      	str	r3, [sp, #4]
    4da2:	f001 f989 	bl	60b8 <_sbrk_r>
    4da6:	9b01      	ldr	r3, [sp, #4]
    4da8:	f1b0 3fff 	cmp.w	r0, #4294967295
    4dac:	4682      	mov	sl, r0
    4dae:	f000 80f4 	beq.w	4f9a <_malloc_r+0x496>
    4db2:	eb08 0109 	add.w	r1, r8, r9
    4db6:	4281      	cmp	r1, r0
    4db8:	f200 80ec 	bhi.w	4f94 <_malloc_r+0x490>
    4dbc:	f8db 2004 	ldr.w	r2, [fp, #4]
    4dc0:	189a      	adds	r2, r3, r2
    4dc2:	4551      	cmp	r1, sl
    4dc4:	f8cb 2004 	str.w	r2, [fp, #4]
    4dc8:	f000 8145 	beq.w	5056 <_malloc_r+0x552>
    4dcc:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    4dd0:	f240 1034 	movw	r0, #308	; 0x134
    4dd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4dd8:	f1b5 3fff 	cmp.w	r5, #4294967295
    4ddc:	bf08      	it	eq
    4dde:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    4de2:	d003      	beq.n	4dec <_malloc_r+0x2e8>
    4de4:	4452      	add	r2, sl
    4de6:	1a51      	subs	r1, r2, r1
    4de8:	f8cb 1004 	str.w	r1, [fp, #4]
    4dec:	f01a 0507 	ands.w	r5, sl, #7
    4df0:	4630      	mov	r0, r6
    4df2:	bf17      	itett	ne
    4df4:	f1c5 0508 	rsbne	r5, r5, #8
    4df8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    4dfc:	44aa      	addne	sl, r5
    4dfe:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    4e02:	4453      	add	r3, sl
    4e04:	051b      	lsls	r3, r3, #20
    4e06:	0d1b      	lsrs	r3, r3, #20
    4e08:	1aed      	subs	r5, r5, r3
    4e0a:	4629      	mov	r1, r5
    4e0c:	f001 f954 	bl	60b8 <_sbrk_r>
    4e10:	f1b0 3fff 	cmp.w	r0, #4294967295
    4e14:	f000 812c 	beq.w	5070 <_malloc_r+0x56c>
    4e18:	ebca 0100 	rsb	r1, sl, r0
    4e1c:	1949      	adds	r1, r1, r5
    4e1e:	f041 0101 	orr.w	r1, r1, #1
    4e22:	f8db 2004 	ldr.w	r2, [fp, #4]
    4e26:	f240 5360 	movw	r3, #1376	; 0x560
    4e2a:	f8c7 a008 	str.w	sl, [r7, #8]
    4e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e32:	18aa      	adds	r2, r5, r2
    4e34:	45b8      	cmp	r8, r7
    4e36:	f8cb 2004 	str.w	r2, [fp, #4]
    4e3a:	f8ca 1004 	str.w	r1, [sl, #4]
    4e3e:	d017      	beq.n	4e70 <_malloc_r+0x36c>
    4e40:	f1b9 0f0f 	cmp.w	r9, #15
    4e44:	f240 80df 	bls.w	5006 <_malloc_r+0x502>
    4e48:	f1a9 010c 	sub.w	r1, r9, #12
    4e4c:	2505      	movs	r5, #5
    4e4e:	f021 0107 	bic.w	r1, r1, #7
    4e52:	eb08 0001 	add.w	r0, r8, r1
    4e56:	290f      	cmp	r1, #15
    4e58:	6085      	str	r5, [r0, #8]
    4e5a:	6045      	str	r5, [r0, #4]
    4e5c:	f8d8 0004 	ldr.w	r0, [r8, #4]
    4e60:	f000 0001 	and.w	r0, r0, #1
    4e64:	ea41 0000 	orr.w	r0, r1, r0
    4e68:	f8c8 0004 	str.w	r0, [r8, #4]
    4e6c:	f200 80ac 	bhi.w	4fc8 <_malloc_r+0x4c4>
    4e70:	46d0      	mov	r8, sl
    4e72:	f240 5360 	movw	r3, #1376	; 0x560
    4e76:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    4e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e7e:	428a      	cmp	r2, r1
    4e80:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    4e84:	bf88      	it	hi
    4e86:	62da      	strhi	r2, [r3, #44]	; 0x2c
    4e88:	f240 5360 	movw	r3, #1376	; 0x560
    4e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e90:	428a      	cmp	r2, r1
    4e92:	bf88      	it	hi
    4e94:	631a      	strhi	r2, [r3, #48]	; 0x30
    4e96:	e082      	b.n	4f9e <_malloc_r+0x49a>
    4e98:	185c      	adds	r4, r3, r1
    4e9a:	689a      	ldr	r2, [r3, #8]
    4e9c:	68d9      	ldr	r1, [r3, #12]
    4e9e:	4630      	mov	r0, r6
    4ea0:	6866      	ldr	r6, [r4, #4]
    4ea2:	f103 0508 	add.w	r5, r3, #8
    4ea6:	608a      	str	r2, [r1, #8]
    4ea8:	f046 0301 	orr.w	r3, r6, #1
    4eac:	60d1      	str	r1, [r2, #12]
    4eae:	6063      	str	r3, [r4, #4]
    4eb0:	f000 fa5a 	bl	5368 <__malloc_unlock>
    4eb4:	e65a      	b.n	4b6c <_malloc_r+0x68>
    4eb6:	eb08 0304 	add.w	r3, r8, r4
    4eba:	f042 0201 	orr.w	r2, r2, #1
    4ebe:	f044 0401 	orr.w	r4, r4, #1
    4ec2:	4630      	mov	r0, r6
    4ec4:	f8c8 4004 	str.w	r4, [r8, #4]
    4ec8:	f108 0508 	add.w	r5, r8, #8
    4ecc:	605a      	str	r2, [r3, #4]
    4ece:	60bb      	str	r3, [r7, #8]
    4ed0:	f000 fa4a 	bl	5368 <__malloc_unlock>
    4ed4:	e64a      	b.n	4b6c <_malloc_r+0x68>
    4ed6:	ea4f 225c 	mov.w	r2, ip, lsr #9
    4eda:	2a04      	cmp	r2, #4
    4edc:	d954      	bls.n	4f88 <_malloc_r+0x484>
    4ede:	2a14      	cmp	r2, #20
    4ee0:	f200 8089 	bhi.w	4ff6 <_malloc_r+0x4f2>
    4ee4:	325b      	adds	r2, #91	; 0x5b
    4ee6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4eea:	44a8      	add	r8, r5
    4eec:	f240 1734 	movw	r7, #308	; 0x134
    4ef0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4ef4:	f8d8 0008 	ldr.w	r0, [r8, #8]
    4ef8:	4540      	cmp	r0, r8
    4efa:	d103      	bne.n	4f04 <_malloc_r+0x400>
    4efc:	e06f      	b.n	4fde <_malloc_r+0x4da>
    4efe:	6880      	ldr	r0, [r0, #8]
    4f00:	4580      	cmp	r8, r0
    4f02:	d004      	beq.n	4f0e <_malloc_r+0x40a>
    4f04:	6842      	ldr	r2, [r0, #4]
    4f06:	f022 0203 	bic.w	r2, r2, #3
    4f0a:	4594      	cmp	ip, r2
    4f0c:	d3f7      	bcc.n	4efe <_malloc_r+0x3fa>
    4f0e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    4f12:	f8c3 c00c 	str.w	ip, [r3, #12]
    4f16:	6098      	str	r0, [r3, #8]
    4f18:	687a      	ldr	r2, [r7, #4]
    4f1a:	60c3      	str	r3, [r0, #12]
    4f1c:	f8cc 3008 	str.w	r3, [ip, #8]
    4f20:	e68a      	b.n	4c38 <_malloc_r+0x134>
    4f22:	191f      	adds	r7, r3, r4
    4f24:	4630      	mov	r0, r6
    4f26:	f044 0401 	orr.w	r4, r4, #1
    4f2a:	60cf      	str	r7, [r1, #12]
    4f2c:	605c      	str	r4, [r3, #4]
    4f2e:	f103 0508 	add.w	r5, r3, #8
    4f32:	50ba      	str	r2, [r7, r2]
    4f34:	f042 0201 	orr.w	r2, r2, #1
    4f38:	608f      	str	r7, [r1, #8]
    4f3a:	607a      	str	r2, [r7, #4]
    4f3c:	60b9      	str	r1, [r7, #8]
    4f3e:	60f9      	str	r1, [r7, #12]
    4f40:	f000 fa12 	bl	5368 <__malloc_unlock>
    4f44:	e612      	b.n	4b6c <_malloc_r+0x68>
    4f46:	f10a 0a01 	add.w	sl, sl, #1
    4f4a:	f01a 0f03 	tst.w	sl, #3
    4f4e:	d05f      	beq.n	5010 <_malloc_r+0x50c>
    4f50:	f103 0808 	add.w	r8, r3, #8
    4f54:	e689      	b.n	4c6a <_malloc_r+0x166>
    4f56:	f103 0208 	add.w	r2, r3, #8
    4f5a:	68d3      	ldr	r3, [r2, #12]
    4f5c:	429a      	cmp	r2, r3
    4f5e:	bf08      	it	eq
    4f60:	f10e 0e02 	addeq.w	lr, lr, #2
    4f64:	f43f ae36 	beq.w	4bd4 <_malloc_r+0xd0>
    4f68:	e5ef      	b.n	4b4a <_malloc_r+0x46>
    4f6a:	461d      	mov	r5, r3
    4f6c:	1819      	adds	r1, r3, r0
    4f6e:	68da      	ldr	r2, [r3, #12]
    4f70:	4630      	mov	r0, r6
    4f72:	f855 3f08 	ldr.w	r3, [r5, #8]!
    4f76:	684c      	ldr	r4, [r1, #4]
    4f78:	6093      	str	r3, [r2, #8]
    4f7a:	f044 0401 	orr.w	r4, r4, #1
    4f7e:	60da      	str	r2, [r3, #12]
    4f80:	604c      	str	r4, [r1, #4]
    4f82:	f000 f9f1 	bl	5368 <__malloc_unlock>
    4f86:	e5f1      	b.n	4b6c <_malloc_r+0x68>
    4f88:	ea4f 129c 	mov.w	r2, ip, lsr #6
    4f8c:	3238      	adds	r2, #56	; 0x38
    4f8e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4f92:	e7aa      	b.n	4eea <_malloc_r+0x3e6>
    4f94:	45b8      	cmp	r8, r7
    4f96:	f43f af11 	beq.w	4dbc <_malloc_r+0x2b8>
    4f9a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4f9e:	f8d8 2004 	ldr.w	r2, [r8, #4]
    4fa2:	f022 0203 	bic.w	r2, r2, #3
    4fa6:	4294      	cmp	r4, r2
    4fa8:	bf94      	ite	ls
    4faa:	2300      	movls	r3, #0
    4fac:	2301      	movhi	r3, #1
    4fae:	1b12      	subs	r2, r2, r4
    4fb0:	2a0f      	cmp	r2, #15
    4fb2:	bfd8      	it	le
    4fb4:	f043 0301 	orrle.w	r3, r3, #1
    4fb8:	2b00      	cmp	r3, #0
    4fba:	f43f af7c 	beq.w	4eb6 <_malloc_r+0x3b2>
    4fbe:	4630      	mov	r0, r6
    4fc0:	2500      	movs	r5, #0
    4fc2:	f000 f9d1 	bl	5368 <__malloc_unlock>
    4fc6:	e5d1      	b.n	4b6c <_malloc_r+0x68>
    4fc8:	f108 0108 	add.w	r1, r8, #8
    4fcc:	4630      	mov	r0, r6
    4fce:	9301      	str	r3, [sp, #4]
    4fd0:	f7ff fa16 	bl	4400 <_free_r>
    4fd4:	9b01      	ldr	r3, [sp, #4]
    4fd6:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4fda:	685a      	ldr	r2, [r3, #4]
    4fdc:	e749      	b.n	4e72 <_malloc_r+0x36e>
    4fde:	f04f 0a01 	mov.w	sl, #1
    4fe2:	f8d7 8004 	ldr.w	r8, [r7, #4]
    4fe6:	1092      	asrs	r2, r2, #2
    4fe8:	4684      	mov	ip, r0
    4fea:	fa0a f202 	lsl.w	r2, sl, r2
    4fee:	ea48 0202 	orr.w	r2, r8, r2
    4ff2:	607a      	str	r2, [r7, #4]
    4ff4:	e78d      	b.n	4f12 <_malloc_r+0x40e>
    4ff6:	2a54      	cmp	r2, #84	; 0x54
    4ff8:	d824      	bhi.n	5044 <_malloc_r+0x540>
    4ffa:	ea4f 321c 	mov.w	r2, ip, lsr #12
    4ffe:	326e      	adds	r2, #110	; 0x6e
    5000:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5004:	e771      	b.n	4eea <_malloc_r+0x3e6>
    5006:	2301      	movs	r3, #1
    5008:	46d0      	mov	r8, sl
    500a:	f8ca 3004 	str.w	r3, [sl, #4]
    500e:	e7c6      	b.n	4f9e <_malloc_r+0x49a>
    5010:	464a      	mov	r2, r9
    5012:	f01e 0f03 	tst.w	lr, #3
    5016:	4613      	mov	r3, r2
    5018:	f10e 3eff 	add.w	lr, lr, #4294967295
    501c:	d033      	beq.n	5086 <_malloc_r+0x582>
    501e:	f853 2908 	ldr.w	r2, [r3], #-8
    5022:	429a      	cmp	r2, r3
    5024:	d0f5      	beq.n	5012 <_malloc_r+0x50e>
    5026:	687b      	ldr	r3, [r7, #4]
    5028:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    502c:	459c      	cmp	ip, r3
    502e:	f63f ae8e 	bhi.w	4d4e <_malloc_r+0x24a>
    5032:	f1bc 0f00 	cmp.w	ip, #0
    5036:	f43f ae8a 	beq.w	4d4e <_malloc_r+0x24a>
    503a:	ea1c 0f03 	tst.w	ip, r3
    503e:	d027      	beq.n	5090 <_malloc_r+0x58c>
    5040:	46d6      	mov	lr, sl
    5042:	e60e      	b.n	4c62 <_malloc_r+0x15e>
    5044:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    5048:	d815      	bhi.n	5076 <_malloc_r+0x572>
    504a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    504e:	3277      	adds	r2, #119	; 0x77
    5050:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5054:	e749      	b.n	4eea <_malloc_r+0x3e6>
    5056:	0508      	lsls	r0, r1, #20
    5058:	0d00      	lsrs	r0, r0, #20
    505a:	2800      	cmp	r0, #0
    505c:	f47f aeb6 	bne.w	4dcc <_malloc_r+0x2c8>
    5060:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5064:	444b      	add	r3, r9
    5066:	f043 0301 	orr.w	r3, r3, #1
    506a:	f8c8 3004 	str.w	r3, [r8, #4]
    506e:	e700      	b.n	4e72 <_malloc_r+0x36e>
    5070:	2101      	movs	r1, #1
    5072:	2500      	movs	r5, #0
    5074:	e6d5      	b.n	4e22 <_malloc_r+0x31e>
    5076:	f240 5054 	movw	r0, #1364	; 0x554
    507a:	4282      	cmp	r2, r0
    507c:	d90d      	bls.n	509a <_malloc_r+0x596>
    507e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    5082:	227e      	movs	r2, #126	; 0x7e
    5084:	e731      	b.n	4eea <_malloc_r+0x3e6>
    5086:	687b      	ldr	r3, [r7, #4]
    5088:	ea23 030c 	bic.w	r3, r3, ip
    508c:	607b      	str	r3, [r7, #4]
    508e:	e7cb      	b.n	5028 <_malloc_r+0x524>
    5090:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5094:	f10a 0a04 	add.w	sl, sl, #4
    5098:	e7cf      	b.n	503a <_malloc_r+0x536>
    509a:	ea4f 429c 	mov.w	r2, ip, lsr #18
    509e:	327c      	adds	r2, #124	; 0x7c
    50a0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    50a4:	e721      	b.n	4eea <_malloc_r+0x3e6>
    50a6:	bf00      	nop

000050a8 <memchr>:
    50a8:	f010 0f03 	tst.w	r0, #3
    50ac:	b2c9      	uxtb	r1, r1
    50ae:	b410      	push	{r4}
    50b0:	d010      	beq.n	50d4 <memchr+0x2c>
    50b2:	2a00      	cmp	r2, #0
    50b4:	d02f      	beq.n	5116 <memchr+0x6e>
    50b6:	7803      	ldrb	r3, [r0, #0]
    50b8:	428b      	cmp	r3, r1
    50ba:	d02a      	beq.n	5112 <memchr+0x6a>
    50bc:	3a01      	subs	r2, #1
    50be:	e005      	b.n	50cc <memchr+0x24>
    50c0:	2a00      	cmp	r2, #0
    50c2:	d028      	beq.n	5116 <memchr+0x6e>
    50c4:	7803      	ldrb	r3, [r0, #0]
    50c6:	3a01      	subs	r2, #1
    50c8:	428b      	cmp	r3, r1
    50ca:	d022      	beq.n	5112 <memchr+0x6a>
    50cc:	3001      	adds	r0, #1
    50ce:	f010 0f03 	tst.w	r0, #3
    50d2:	d1f5      	bne.n	50c0 <memchr+0x18>
    50d4:	2a03      	cmp	r2, #3
    50d6:	d911      	bls.n	50fc <memchr+0x54>
    50d8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    50dc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    50e0:	6803      	ldr	r3, [r0, #0]
    50e2:	ea84 0303 	eor.w	r3, r4, r3
    50e6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    50ea:	ea2c 0303 	bic.w	r3, ip, r3
    50ee:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    50f2:	d103      	bne.n	50fc <memchr+0x54>
    50f4:	3a04      	subs	r2, #4
    50f6:	3004      	adds	r0, #4
    50f8:	2a03      	cmp	r2, #3
    50fa:	d8f1      	bhi.n	50e0 <memchr+0x38>
    50fc:	b15a      	cbz	r2, 5116 <memchr+0x6e>
    50fe:	7803      	ldrb	r3, [r0, #0]
    5100:	428b      	cmp	r3, r1
    5102:	d006      	beq.n	5112 <memchr+0x6a>
    5104:	3a01      	subs	r2, #1
    5106:	b132      	cbz	r2, 5116 <memchr+0x6e>
    5108:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    510c:	3a01      	subs	r2, #1
    510e:	428b      	cmp	r3, r1
    5110:	d1f9      	bne.n	5106 <memchr+0x5e>
    5112:	bc10      	pop	{r4}
    5114:	4770      	bx	lr
    5116:	2000      	movs	r0, #0
    5118:	e7fb      	b.n	5112 <memchr+0x6a>
    511a:	bf00      	nop

0000511c <memcpy>:
    511c:	2a03      	cmp	r2, #3
    511e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    5122:	d80b      	bhi.n	513c <memcpy+0x20>
    5124:	b13a      	cbz	r2, 5136 <memcpy+0x1a>
    5126:	2300      	movs	r3, #0
    5128:	f811 c003 	ldrb.w	ip, [r1, r3]
    512c:	f800 c003 	strb.w	ip, [r0, r3]
    5130:	3301      	adds	r3, #1
    5132:	4293      	cmp	r3, r2
    5134:	d1f8      	bne.n	5128 <memcpy+0xc>
    5136:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    513a:	4770      	bx	lr
    513c:	1882      	adds	r2, r0, r2
    513e:	460c      	mov	r4, r1
    5140:	4603      	mov	r3, r0
    5142:	e003      	b.n	514c <memcpy+0x30>
    5144:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    5148:	f803 1c01 	strb.w	r1, [r3, #-1]
    514c:	f003 0603 	and.w	r6, r3, #3
    5150:	4619      	mov	r1, r3
    5152:	46a4      	mov	ip, r4
    5154:	3301      	adds	r3, #1
    5156:	3401      	adds	r4, #1
    5158:	2e00      	cmp	r6, #0
    515a:	d1f3      	bne.n	5144 <memcpy+0x28>
    515c:	f01c 0403 	ands.w	r4, ip, #3
    5160:	4663      	mov	r3, ip
    5162:	bf08      	it	eq
    5164:	ebc1 0c02 	rsbeq	ip, r1, r2
    5168:	d068      	beq.n	523c <memcpy+0x120>
    516a:	4265      	negs	r5, r4
    516c:	f1c4 0a04 	rsb	sl, r4, #4
    5170:	eb0c 0705 	add.w	r7, ip, r5
    5174:	4633      	mov	r3, r6
    5176:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    517a:	f85c 6005 	ldr.w	r6, [ip, r5]
    517e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    5182:	1a55      	subs	r5, r2, r1
    5184:	e008      	b.n	5198 <memcpy+0x7c>
    5186:	f857 4f04 	ldr.w	r4, [r7, #4]!
    518a:	4626      	mov	r6, r4
    518c:	fa04 f40a 	lsl.w	r4, r4, sl
    5190:	ea49 0404 	orr.w	r4, r9, r4
    5194:	50cc      	str	r4, [r1, r3]
    5196:	3304      	adds	r3, #4
    5198:	185c      	adds	r4, r3, r1
    519a:	2d03      	cmp	r5, #3
    519c:	fa26 f908 	lsr.w	r9, r6, r8
    51a0:	f1a5 0504 	sub.w	r5, r5, #4
    51a4:	eb0c 0603 	add.w	r6, ip, r3
    51a8:	dced      	bgt.n	5186 <memcpy+0x6a>
    51aa:	2300      	movs	r3, #0
    51ac:	e002      	b.n	51b4 <memcpy+0x98>
    51ae:	5cf1      	ldrb	r1, [r6, r3]
    51b0:	54e1      	strb	r1, [r4, r3]
    51b2:	3301      	adds	r3, #1
    51b4:	1919      	adds	r1, r3, r4
    51b6:	4291      	cmp	r1, r2
    51b8:	d3f9      	bcc.n	51ae <memcpy+0x92>
    51ba:	e7bc      	b.n	5136 <memcpy+0x1a>
    51bc:	f853 4c40 	ldr.w	r4, [r3, #-64]
    51c0:	f841 4c40 	str.w	r4, [r1, #-64]
    51c4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    51c8:	f841 4c3c 	str.w	r4, [r1, #-60]
    51cc:	f853 4c38 	ldr.w	r4, [r3, #-56]
    51d0:	f841 4c38 	str.w	r4, [r1, #-56]
    51d4:	f853 4c34 	ldr.w	r4, [r3, #-52]
    51d8:	f841 4c34 	str.w	r4, [r1, #-52]
    51dc:	f853 4c30 	ldr.w	r4, [r3, #-48]
    51e0:	f841 4c30 	str.w	r4, [r1, #-48]
    51e4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    51e8:	f841 4c2c 	str.w	r4, [r1, #-44]
    51ec:	f853 4c28 	ldr.w	r4, [r3, #-40]
    51f0:	f841 4c28 	str.w	r4, [r1, #-40]
    51f4:	f853 4c24 	ldr.w	r4, [r3, #-36]
    51f8:	f841 4c24 	str.w	r4, [r1, #-36]
    51fc:	f853 4c20 	ldr.w	r4, [r3, #-32]
    5200:	f841 4c20 	str.w	r4, [r1, #-32]
    5204:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    5208:	f841 4c1c 	str.w	r4, [r1, #-28]
    520c:	f853 4c18 	ldr.w	r4, [r3, #-24]
    5210:	f841 4c18 	str.w	r4, [r1, #-24]
    5214:	f853 4c14 	ldr.w	r4, [r3, #-20]
    5218:	f841 4c14 	str.w	r4, [r1, #-20]
    521c:	f853 4c10 	ldr.w	r4, [r3, #-16]
    5220:	f841 4c10 	str.w	r4, [r1, #-16]
    5224:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    5228:	f841 4c0c 	str.w	r4, [r1, #-12]
    522c:	f853 4c08 	ldr.w	r4, [r3, #-8]
    5230:	f841 4c08 	str.w	r4, [r1, #-8]
    5234:	f853 4c04 	ldr.w	r4, [r3, #-4]
    5238:	f841 4c04 	str.w	r4, [r1, #-4]
    523c:	461c      	mov	r4, r3
    523e:	460d      	mov	r5, r1
    5240:	3340      	adds	r3, #64	; 0x40
    5242:	3140      	adds	r1, #64	; 0x40
    5244:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    5248:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    524c:	dcb6      	bgt.n	51bc <memcpy+0xa0>
    524e:	4621      	mov	r1, r4
    5250:	462b      	mov	r3, r5
    5252:	1b54      	subs	r4, r2, r5
    5254:	e00f      	b.n	5276 <memcpy+0x15a>
    5256:	f851 5c10 	ldr.w	r5, [r1, #-16]
    525a:	f843 5c10 	str.w	r5, [r3, #-16]
    525e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    5262:	f843 5c0c 	str.w	r5, [r3, #-12]
    5266:	f851 5c08 	ldr.w	r5, [r1, #-8]
    526a:	f843 5c08 	str.w	r5, [r3, #-8]
    526e:	f851 5c04 	ldr.w	r5, [r1, #-4]
    5272:	f843 5c04 	str.w	r5, [r3, #-4]
    5276:	2c0f      	cmp	r4, #15
    5278:	460d      	mov	r5, r1
    527a:	469c      	mov	ip, r3
    527c:	f101 0110 	add.w	r1, r1, #16
    5280:	f103 0310 	add.w	r3, r3, #16
    5284:	f1a4 0410 	sub.w	r4, r4, #16
    5288:	dce5      	bgt.n	5256 <memcpy+0x13a>
    528a:	ebcc 0102 	rsb	r1, ip, r2
    528e:	2300      	movs	r3, #0
    5290:	e003      	b.n	529a <memcpy+0x17e>
    5292:	58ec      	ldr	r4, [r5, r3]
    5294:	f84c 4003 	str.w	r4, [ip, r3]
    5298:	3304      	adds	r3, #4
    529a:	195e      	adds	r6, r3, r5
    529c:	2903      	cmp	r1, #3
    529e:	eb03 040c 	add.w	r4, r3, ip
    52a2:	f1a1 0104 	sub.w	r1, r1, #4
    52a6:	dcf4      	bgt.n	5292 <memcpy+0x176>
    52a8:	e77f      	b.n	51aa <memcpy+0x8e>
    52aa:	bf00      	nop

000052ac <memmove>:
    52ac:	4288      	cmp	r0, r1
    52ae:	468c      	mov	ip, r1
    52b0:	b470      	push	{r4, r5, r6}
    52b2:	4605      	mov	r5, r0
    52b4:	4614      	mov	r4, r2
    52b6:	d90e      	bls.n	52d6 <memmove+0x2a>
    52b8:	188b      	adds	r3, r1, r2
    52ba:	4298      	cmp	r0, r3
    52bc:	d20b      	bcs.n	52d6 <memmove+0x2a>
    52be:	b142      	cbz	r2, 52d2 <memmove+0x26>
    52c0:	ebc2 0c03 	rsb	ip, r2, r3
    52c4:	4601      	mov	r1, r0
    52c6:	1e53      	subs	r3, r2, #1
    52c8:	f81c 2003 	ldrb.w	r2, [ip, r3]
    52cc:	54ca      	strb	r2, [r1, r3]
    52ce:	3b01      	subs	r3, #1
    52d0:	d2fa      	bcs.n	52c8 <memmove+0x1c>
    52d2:	bc70      	pop	{r4, r5, r6}
    52d4:	4770      	bx	lr
    52d6:	2a0f      	cmp	r2, #15
    52d8:	d809      	bhi.n	52ee <memmove+0x42>
    52da:	2c00      	cmp	r4, #0
    52dc:	d0f9      	beq.n	52d2 <memmove+0x26>
    52de:	2300      	movs	r3, #0
    52e0:	f81c 2003 	ldrb.w	r2, [ip, r3]
    52e4:	54ea      	strb	r2, [r5, r3]
    52e6:	3301      	adds	r3, #1
    52e8:	42a3      	cmp	r3, r4
    52ea:	d1f9      	bne.n	52e0 <memmove+0x34>
    52ec:	e7f1      	b.n	52d2 <memmove+0x26>
    52ee:	ea41 0300 	orr.w	r3, r1, r0
    52f2:	f013 0f03 	tst.w	r3, #3
    52f6:	d1f0      	bne.n	52da <memmove+0x2e>
    52f8:	4694      	mov	ip, r2
    52fa:	460c      	mov	r4, r1
    52fc:	4603      	mov	r3, r0
    52fe:	6825      	ldr	r5, [r4, #0]
    5300:	f1ac 0c10 	sub.w	ip, ip, #16
    5304:	601d      	str	r5, [r3, #0]
    5306:	6865      	ldr	r5, [r4, #4]
    5308:	605d      	str	r5, [r3, #4]
    530a:	68a5      	ldr	r5, [r4, #8]
    530c:	609d      	str	r5, [r3, #8]
    530e:	68e5      	ldr	r5, [r4, #12]
    5310:	3410      	adds	r4, #16
    5312:	60dd      	str	r5, [r3, #12]
    5314:	3310      	adds	r3, #16
    5316:	f1bc 0f0f 	cmp.w	ip, #15
    531a:	d8f0      	bhi.n	52fe <memmove+0x52>
    531c:	3a10      	subs	r2, #16
    531e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    5322:	f10c 0501 	add.w	r5, ip, #1
    5326:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    532a:	012d      	lsls	r5, r5, #4
    532c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    5330:	eb01 0c05 	add.w	ip, r1, r5
    5334:	1945      	adds	r5, r0, r5
    5336:	2e03      	cmp	r6, #3
    5338:	4634      	mov	r4, r6
    533a:	d9ce      	bls.n	52da <memmove+0x2e>
    533c:	2300      	movs	r3, #0
    533e:	f85c 2003 	ldr.w	r2, [ip, r3]
    5342:	50ea      	str	r2, [r5, r3]
    5344:	3304      	adds	r3, #4
    5346:	1af2      	subs	r2, r6, r3
    5348:	2a03      	cmp	r2, #3
    534a:	d8f8      	bhi.n	533e <memmove+0x92>
    534c:	3e04      	subs	r6, #4
    534e:	08b3      	lsrs	r3, r6, #2
    5350:	1c5a      	adds	r2, r3, #1
    5352:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    5356:	0092      	lsls	r2, r2, #2
    5358:	4494      	add	ip, r2
    535a:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    535e:	18ad      	adds	r5, r5, r2
    5360:	e7bb      	b.n	52da <memmove+0x2e>
    5362:	bf00      	nop

00005364 <__malloc_lock>:
    5364:	4770      	bx	lr
    5366:	bf00      	nop

00005368 <__malloc_unlock>:
    5368:	4770      	bx	lr
    536a:	bf00      	nop

0000536c <__hi0bits>:
    536c:	0c02      	lsrs	r2, r0, #16
    536e:	4603      	mov	r3, r0
    5370:	0412      	lsls	r2, r2, #16
    5372:	b1b2      	cbz	r2, 53a2 <__hi0bits+0x36>
    5374:	2000      	movs	r0, #0
    5376:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    537a:	d101      	bne.n	5380 <__hi0bits+0x14>
    537c:	3008      	adds	r0, #8
    537e:	021b      	lsls	r3, r3, #8
    5380:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    5384:	d101      	bne.n	538a <__hi0bits+0x1e>
    5386:	3004      	adds	r0, #4
    5388:	011b      	lsls	r3, r3, #4
    538a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    538e:	d101      	bne.n	5394 <__hi0bits+0x28>
    5390:	3002      	adds	r0, #2
    5392:	009b      	lsls	r3, r3, #2
    5394:	2b00      	cmp	r3, #0
    5396:	db03      	blt.n	53a0 <__hi0bits+0x34>
    5398:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    539c:	d004      	beq.n	53a8 <__hi0bits+0x3c>
    539e:	3001      	adds	r0, #1
    53a0:	4770      	bx	lr
    53a2:	0403      	lsls	r3, r0, #16
    53a4:	2010      	movs	r0, #16
    53a6:	e7e6      	b.n	5376 <__hi0bits+0xa>
    53a8:	2020      	movs	r0, #32
    53aa:	4770      	bx	lr

000053ac <__lo0bits>:
    53ac:	6803      	ldr	r3, [r0, #0]
    53ae:	4602      	mov	r2, r0
    53b0:	f013 0007 	ands.w	r0, r3, #7
    53b4:	d009      	beq.n	53ca <__lo0bits+0x1e>
    53b6:	f013 0f01 	tst.w	r3, #1
    53ba:	d121      	bne.n	5400 <__lo0bits+0x54>
    53bc:	f013 0f02 	tst.w	r3, #2
    53c0:	d122      	bne.n	5408 <__lo0bits+0x5c>
    53c2:	089b      	lsrs	r3, r3, #2
    53c4:	2002      	movs	r0, #2
    53c6:	6013      	str	r3, [r2, #0]
    53c8:	4770      	bx	lr
    53ca:	b299      	uxth	r1, r3
    53cc:	b909      	cbnz	r1, 53d2 <__lo0bits+0x26>
    53ce:	0c1b      	lsrs	r3, r3, #16
    53d0:	2010      	movs	r0, #16
    53d2:	f013 0fff 	tst.w	r3, #255	; 0xff
    53d6:	d101      	bne.n	53dc <__lo0bits+0x30>
    53d8:	3008      	adds	r0, #8
    53da:	0a1b      	lsrs	r3, r3, #8
    53dc:	f013 0f0f 	tst.w	r3, #15
    53e0:	d101      	bne.n	53e6 <__lo0bits+0x3a>
    53e2:	3004      	adds	r0, #4
    53e4:	091b      	lsrs	r3, r3, #4
    53e6:	f013 0f03 	tst.w	r3, #3
    53ea:	d101      	bne.n	53f0 <__lo0bits+0x44>
    53ec:	3002      	adds	r0, #2
    53ee:	089b      	lsrs	r3, r3, #2
    53f0:	f013 0f01 	tst.w	r3, #1
    53f4:	d102      	bne.n	53fc <__lo0bits+0x50>
    53f6:	085b      	lsrs	r3, r3, #1
    53f8:	d004      	beq.n	5404 <__lo0bits+0x58>
    53fa:	3001      	adds	r0, #1
    53fc:	6013      	str	r3, [r2, #0]
    53fe:	4770      	bx	lr
    5400:	2000      	movs	r0, #0
    5402:	4770      	bx	lr
    5404:	2020      	movs	r0, #32
    5406:	4770      	bx	lr
    5408:	085b      	lsrs	r3, r3, #1
    540a:	2001      	movs	r0, #1
    540c:	6013      	str	r3, [r2, #0]
    540e:	4770      	bx	lr

00005410 <__mcmp>:
    5410:	4603      	mov	r3, r0
    5412:	690a      	ldr	r2, [r1, #16]
    5414:	6900      	ldr	r0, [r0, #16]
    5416:	b410      	push	{r4}
    5418:	1a80      	subs	r0, r0, r2
    541a:	d111      	bne.n	5440 <__mcmp+0x30>
    541c:	3204      	adds	r2, #4
    541e:	f103 0c14 	add.w	ip, r3, #20
    5422:	0092      	lsls	r2, r2, #2
    5424:	189b      	adds	r3, r3, r2
    5426:	1889      	adds	r1, r1, r2
    5428:	3104      	adds	r1, #4
    542a:	3304      	adds	r3, #4
    542c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    5430:	3b04      	subs	r3, #4
    5432:	f851 2c04 	ldr.w	r2, [r1, #-4]
    5436:	3904      	subs	r1, #4
    5438:	4294      	cmp	r4, r2
    543a:	d103      	bne.n	5444 <__mcmp+0x34>
    543c:	459c      	cmp	ip, r3
    543e:	d3f5      	bcc.n	542c <__mcmp+0x1c>
    5440:	bc10      	pop	{r4}
    5442:	4770      	bx	lr
    5444:	bf38      	it	cc
    5446:	f04f 30ff 	movcc.w	r0, #4294967295
    544a:	d3f9      	bcc.n	5440 <__mcmp+0x30>
    544c:	2001      	movs	r0, #1
    544e:	e7f7      	b.n	5440 <__mcmp+0x30>

00005450 <__ulp>:
    5450:	f240 0300 	movw	r3, #0
    5454:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    5458:	ea01 0303 	and.w	r3, r1, r3
    545c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    5460:	2b00      	cmp	r3, #0
    5462:	dd02      	ble.n	546a <__ulp+0x1a>
    5464:	4619      	mov	r1, r3
    5466:	2000      	movs	r0, #0
    5468:	4770      	bx	lr
    546a:	425b      	negs	r3, r3
    546c:	151b      	asrs	r3, r3, #20
    546e:	2b13      	cmp	r3, #19
    5470:	dd0e      	ble.n	5490 <__ulp+0x40>
    5472:	3b14      	subs	r3, #20
    5474:	2b1e      	cmp	r3, #30
    5476:	dd03      	ble.n	5480 <__ulp+0x30>
    5478:	2301      	movs	r3, #1
    547a:	2100      	movs	r1, #0
    547c:	4618      	mov	r0, r3
    547e:	4770      	bx	lr
    5480:	2201      	movs	r2, #1
    5482:	f1c3 031f 	rsb	r3, r3, #31
    5486:	2100      	movs	r1, #0
    5488:	fa12 f303 	lsls.w	r3, r2, r3
    548c:	4618      	mov	r0, r3
    548e:	4770      	bx	lr
    5490:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5494:	2000      	movs	r0, #0
    5496:	fa52 f103 	asrs.w	r1, r2, r3
    549a:	4770      	bx	lr

0000549c <__b2d>:
    549c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    54a0:	6904      	ldr	r4, [r0, #16]
    54a2:	f100 0614 	add.w	r6, r0, #20
    54a6:	460f      	mov	r7, r1
    54a8:	3404      	adds	r4, #4
    54aa:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    54ae:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    54b2:	46a0      	mov	r8, r4
    54b4:	4628      	mov	r0, r5
    54b6:	f7ff ff59 	bl	536c <__hi0bits>
    54ba:	280a      	cmp	r0, #10
    54bc:	f1c0 0320 	rsb	r3, r0, #32
    54c0:	603b      	str	r3, [r7, #0]
    54c2:	dc14      	bgt.n	54ee <__b2d+0x52>
    54c4:	42a6      	cmp	r6, r4
    54c6:	f1c0 030b 	rsb	r3, r0, #11
    54ca:	d237      	bcs.n	553c <__b2d+0xa0>
    54cc:	f854 1c04 	ldr.w	r1, [r4, #-4]
    54d0:	40d9      	lsrs	r1, r3
    54d2:	fa25 fc03 	lsr.w	ip, r5, r3
    54d6:	3015      	adds	r0, #21
    54d8:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    54dc:	4085      	lsls	r5, r0
    54de:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    54e2:	ea41 0205 	orr.w	r2, r1, r5
    54e6:	4610      	mov	r0, r2
    54e8:	4619      	mov	r1, r3
    54ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    54ee:	42a6      	cmp	r6, r4
    54f0:	d320      	bcc.n	5534 <__b2d+0x98>
    54f2:	2100      	movs	r1, #0
    54f4:	380b      	subs	r0, #11
    54f6:	bf02      	ittt	eq
    54f8:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    54fc:	460a      	moveq	r2, r1
    54fe:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    5502:	d0f0      	beq.n	54e6 <__b2d+0x4a>
    5504:	42b4      	cmp	r4, r6
    5506:	f1c0 0320 	rsb	r3, r0, #32
    550a:	d919      	bls.n	5540 <__b2d+0xa4>
    550c:	f854 4c04 	ldr.w	r4, [r4, #-4]
    5510:	40dc      	lsrs	r4, r3
    5512:	4085      	lsls	r5, r0
    5514:	fa21 fc03 	lsr.w	ip, r1, r3
    5518:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    551c:	fa11 f000 	lsls.w	r0, r1, r0
    5520:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    5524:	ea44 0200 	orr.w	r2, r4, r0
    5528:	ea45 030c 	orr.w	r3, r5, ip
    552c:	4610      	mov	r0, r2
    552e:	4619      	mov	r1, r3
    5530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5534:	f854 1c04 	ldr.w	r1, [r4, #-4]
    5538:	3c04      	subs	r4, #4
    553a:	e7db      	b.n	54f4 <__b2d+0x58>
    553c:	2100      	movs	r1, #0
    553e:	e7c8      	b.n	54d2 <__b2d+0x36>
    5540:	2400      	movs	r4, #0
    5542:	e7e6      	b.n	5512 <__b2d+0x76>

00005544 <__ratio>:
    5544:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5548:	b083      	sub	sp, #12
    554a:	460e      	mov	r6, r1
    554c:	a901      	add	r1, sp, #4
    554e:	4607      	mov	r7, r0
    5550:	f7ff ffa4 	bl	549c <__b2d>
    5554:	460d      	mov	r5, r1
    5556:	4604      	mov	r4, r0
    5558:	4669      	mov	r1, sp
    555a:	4630      	mov	r0, r6
    555c:	f7ff ff9e 	bl	549c <__b2d>
    5560:	f8dd c004 	ldr.w	ip, [sp, #4]
    5564:	46a9      	mov	r9, r5
    5566:	46a0      	mov	r8, r4
    5568:	460b      	mov	r3, r1
    556a:	4602      	mov	r2, r0
    556c:	6931      	ldr	r1, [r6, #16]
    556e:	4616      	mov	r6, r2
    5570:	6938      	ldr	r0, [r7, #16]
    5572:	461f      	mov	r7, r3
    5574:	1a40      	subs	r0, r0, r1
    5576:	9900      	ldr	r1, [sp, #0]
    5578:	ebc1 010c 	rsb	r1, r1, ip
    557c:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    5580:	2900      	cmp	r1, #0
    5582:	bfc9      	itett	gt
    5584:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    5588:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    558c:	4624      	movgt	r4, r4
    558e:	464d      	movgt	r5, r9
    5590:	bfdc      	itt	le
    5592:	4612      	movle	r2, r2
    5594:	463b      	movle	r3, r7
    5596:	4620      	mov	r0, r4
    5598:	4629      	mov	r1, r5
    559a:	f001 fc25 	bl	6de8 <__aeabi_ddiv>
    559e:	b003      	add	sp, #12
    55a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000055a4 <_mprec_log10>:
    55a4:	2817      	cmp	r0, #23
    55a6:	b510      	push	{r4, lr}
    55a8:	4604      	mov	r4, r0
    55aa:	dd0e      	ble.n	55ca <_mprec_log10+0x26>
    55ac:	f240 0100 	movw	r1, #0
    55b0:	2000      	movs	r0, #0
    55b2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    55b6:	f240 0300 	movw	r3, #0
    55ba:	2200      	movs	r2, #0
    55bc:	f2c4 0324 	movt	r3, #16420	; 0x4024
    55c0:	f001 fae8 	bl	6b94 <__aeabi_dmul>
    55c4:	3c01      	subs	r4, #1
    55c6:	d1f6      	bne.n	55b6 <_mprec_log10+0x12>
    55c8:	bd10      	pop	{r4, pc}
    55ca:	f647 2390 	movw	r3, #31376	; 0x7a90
    55ce:	f2c0 0300 	movt	r3, #0
    55d2:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    55d6:	e9d3 0100 	ldrd	r0, r1, [r3]
    55da:	bd10      	pop	{r4, pc}

000055dc <__copybits>:
    55dc:	6913      	ldr	r3, [r2, #16]
    55de:	3901      	subs	r1, #1
    55e0:	f102 0c14 	add.w	ip, r2, #20
    55e4:	b410      	push	{r4}
    55e6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    55ea:	114c      	asrs	r4, r1, #5
    55ec:	3214      	adds	r2, #20
    55ee:	3401      	adds	r4, #1
    55f0:	4594      	cmp	ip, r2
    55f2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    55f6:	d20f      	bcs.n	5618 <__copybits+0x3c>
    55f8:	2300      	movs	r3, #0
    55fa:	f85c 1003 	ldr.w	r1, [ip, r3]
    55fe:	50c1      	str	r1, [r0, r3]
    5600:	3304      	adds	r3, #4
    5602:	eb03 010c 	add.w	r1, r3, ip
    5606:	428a      	cmp	r2, r1
    5608:	d8f7      	bhi.n	55fa <__copybits+0x1e>
    560a:	ea6f 0c0c 	mvn.w	ip, ip
    560e:	4462      	add	r2, ip
    5610:	f022 0203 	bic.w	r2, r2, #3
    5614:	3204      	adds	r2, #4
    5616:	1880      	adds	r0, r0, r2
    5618:	4284      	cmp	r4, r0
    561a:	d904      	bls.n	5626 <__copybits+0x4a>
    561c:	2300      	movs	r3, #0
    561e:	f840 3b04 	str.w	r3, [r0], #4
    5622:	4284      	cmp	r4, r0
    5624:	d8fb      	bhi.n	561e <__copybits+0x42>
    5626:	bc10      	pop	{r4}
    5628:	4770      	bx	lr
    562a:	bf00      	nop

0000562c <__any_on>:
    562c:	6902      	ldr	r2, [r0, #16]
    562e:	114b      	asrs	r3, r1, #5
    5630:	429a      	cmp	r2, r3
    5632:	db10      	blt.n	5656 <__any_on+0x2a>
    5634:	dd0e      	ble.n	5654 <__any_on+0x28>
    5636:	f011 011f 	ands.w	r1, r1, #31
    563a:	d00b      	beq.n	5654 <__any_on+0x28>
    563c:	461a      	mov	r2, r3
    563e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    5642:	695b      	ldr	r3, [r3, #20]
    5644:	fa23 fc01 	lsr.w	ip, r3, r1
    5648:	fa0c f101 	lsl.w	r1, ip, r1
    564c:	4299      	cmp	r1, r3
    564e:	d002      	beq.n	5656 <__any_on+0x2a>
    5650:	2001      	movs	r0, #1
    5652:	4770      	bx	lr
    5654:	461a      	mov	r2, r3
    5656:	3204      	adds	r2, #4
    5658:	f100 0114 	add.w	r1, r0, #20
    565c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    5660:	f103 0c04 	add.w	ip, r3, #4
    5664:	4561      	cmp	r1, ip
    5666:	d20b      	bcs.n	5680 <__any_on+0x54>
    5668:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    566c:	2a00      	cmp	r2, #0
    566e:	d1ef      	bne.n	5650 <__any_on+0x24>
    5670:	4299      	cmp	r1, r3
    5672:	d205      	bcs.n	5680 <__any_on+0x54>
    5674:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    5678:	2a00      	cmp	r2, #0
    567a:	d1e9      	bne.n	5650 <__any_on+0x24>
    567c:	4299      	cmp	r1, r3
    567e:	d3f9      	bcc.n	5674 <__any_on+0x48>
    5680:	2000      	movs	r0, #0
    5682:	4770      	bx	lr

00005684 <_Bfree>:
    5684:	b530      	push	{r4, r5, lr}
    5686:	6a45      	ldr	r5, [r0, #36]	; 0x24
    5688:	b083      	sub	sp, #12
    568a:	4604      	mov	r4, r0
    568c:	b155      	cbz	r5, 56a4 <_Bfree+0x20>
    568e:	b139      	cbz	r1, 56a0 <_Bfree+0x1c>
    5690:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5692:	684a      	ldr	r2, [r1, #4]
    5694:	68db      	ldr	r3, [r3, #12]
    5696:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    569a:	6008      	str	r0, [r1, #0]
    569c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    56a0:	b003      	add	sp, #12
    56a2:	bd30      	pop	{r4, r5, pc}
    56a4:	2010      	movs	r0, #16
    56a6:	9101      	str	r1, [sp, #4]
    56a8:	f7ff fa24 	bl	4af4 <malloc>
    56ac:	9901      	ldr	r1, [sp, #4]
    56ae:	6260      	str	r0, [r4, #36]	; 0x24
    56b0:	60c5      	str	r5, [r0, #12]
    56b2:	6045      	str	r5, [r0, #4]
    56b4:	6085      	str	r5, [r0, #8]
    56b6:	6005      	str	r5, [r0, #0]
    56b8:	e7e9      	b.n	568e <_Bfree+0xa>
    56ba:	bf00      	nop

000056bc <_Balloc>:
    56bc:	b570      	push	{r4, r5, r6, lr}
    56be:	6a44      	ldr	r4, [r0, #36]	; 0x24
    56c0:	4606      	mov	r6, r0
    56c2:	460d      	mov	r5, r1
    56c4:	b164      	cbz	r4, 56e0 <_Balloc+0x24>
    56c6:	68e2      	ldr	r2, [r4, #12]
    56c8:	b1a2      	cbz	r2, 56f4 <_Balloc+0x38>
    56ca:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    56ce:	b1eb      	cbz	r3, 570c <_Balloc+0x50>
    56d0:	6819      	ldr	r1, [r3, #0]
    56d2:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    56d6:	2200      	movs	r2, #0
    56d8:	60da      	str	r2, [r3, #12]
    56da:	611a      	str	r2, [r3, #16]
    56dc:	4618      	mov	r0, r3
    56de:	bd70      	pop	{r4, r5, r6, pc}
    56e0:	2010      	movs	r0, #16
    56e2:	f7ff fa07 	bl	4af4 <malloc>
    56e6:	2300      	movs	r3, #0
    56e8:	4604      	mov	r4, r0
    56ea:	6270      	str	r0, [r6, #36]	; 0x24
    56ec:	60c3      	str	r3, [r0, #12]
    56ee:	6043      	str	r3, [r0, #4]
    56f0:	6083      	str	r3, [r0, #8]
    56f2:	6003      	str	r3, [r0, #0]
    56f4:	2210      	movs	r2, #16
    56f6:	4630      	mov	r0, r6
    56f8:	2104      	movs	r1, #4
    56fa:	f000 fe57 	bl	63ac <_calloc_r>
    56fe:	6a73      	ldr	r3, [r6, #36]	; 0x24
    5700:	60e0      	str	r0, [r4, #12]
    5702:	68da      	ldr	r2, [r3, #12]
    5704:	2a00      	cmp	r2, #0
    5706:	d1e0      	bne.n	56ca <_Balloc+0xe>
    5708:	4613      	mov	r3, r2
    570a:	e7e7      	b.n	56dc <_Balloc+0x20>
    570c:	2401      	movs	r4, #1
    570e:	4630      	mov	r0, r6
    5710:	4621      	mov	r1, r4
    5712:	40ac      	lsls	r4, r5
    5714:	1d62      	adds	r2, r4, #5
    5716:	0092      	lsls	r2, r2, #2
    5718:	f000 fe48 	bl	63ac <_calloc_r>
    571c:	4603      	mov	r3, r0
    571e:	2800      	cmp	r0, #0
    5720:	d0dc      	beq.n	56dc <_Balloc+0x20>
    5722:	6045      	str	r5, [r0, #4]
    5724:	6084      	str	r4, [r0, #8]
    5726:	e7d6      	b.n	56d6 <_Balloc+0x1a>

00005728 <__d2b>:
    5728:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    572c:	b083      	sub	sp, #12
    572e:	2101      	movs	r1, #1
    5730:	461d      	mov	r5, r3
    5732:	4614      	mov	r4, r2
    5734:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    5736:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5738:	f7ff ffc0 	bl	56bc <_Balloc>
    573c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    5740:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    5744:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5748:	4615      	mov	r5, r2
    574a:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    574e:	9300      	str	r3, [sp, #0]
    5750:	bf1c      	itt	ne
    5752:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    5756:	9300      	strne	r3, [sp, #0]
    5758:	4680      	mov	r8, r0
    575a:	2c00      	cmp	r4, #0
    575c:	d023      	beq.n	57a6 <__d2b+0x7e>
    575e:	a802      	add	r0, sp, #8
    5760:	f840 4d04 	str.w	r4, [r0, #-4]!
    5764:	f7ff fe22 	bl	53ac <__lo0bits>
    5768:	4603      	mov	r3, r0
    576a:	2800      	cmp	r0, #0
    576c:	d137      	bne.n	57de <__d2b+0xb6>
    576e:	9901      	ldr	r1, [sp, #4]
    5770:	9a00      	ldr	r2, [sp, #0]
    5772:	f8c8 1014 	str.w	r1, [r8, #20]
    5776:	2a00      	cmp	r2, #0
    5778:	bf14      	ite	ne
    577a:	2402      	movne	r4, #2
    577c:	2401      	moveq	r4, #1
    577e:	f8c8 2018 	str.w	r2, [r8, #24]
    5782:	f8c8 4010 	str.w	r4, [r8, #16]
    5786:	f1ba 0f00 	cmp.w	sl, #0
    578a:	d01b      	beq.n	57c4 <__d2b+0x9c>
    578c:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    5790:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    5794:	f1aa 0a03 	sub.w	sl, sl, #3
    5798:	4453      	add	r3, sl
    579a:	603b      	str	r3, [r7, #0]
    579c:	6032      	str	r2, [r6, #0]
    579e:	4640      	mov	r0, r8
    57a0:	b003      	add	sp, #12
    57a2:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    57a6:	4668      	mov	r0, sp
    57a8:	f7ff fe00 	bl	53ac <__lo0bits>
    57ac:	2301      	movs	r3, #1
    57ae:	461c      	mov	r4, r3
    57b0:	f8c8 3010 	str.w	r3, [r8, #16]
    57b4:	9b00      	ldr	r3, [sp, #0]
    57b6:	f8c8 3014 	str.w	r3, [r8, #20]
    57ba:	f100 0320 	add.w	r3, r0, #32
    57be:	f1ba 0f00 	cmp.w	sl, #0
    57c2:	d1e3      	bne.n	578c <__d2b+0x64>
    57c4:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    57c8:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    57cc:	3b02      	subs	r3, #2
    57ce:	603b      	str	r3, [r7, #0]
    57d0:	6910      	ldr	r0, [r2, #16]
    57d2:	f7ff fdcb 	bl	536c <__hi0bits>
    57d6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    57da:	6030      	str	r0, [r6, #0]
    57dc:	e7df      	b.n	579e <__d2b+0x76>
    57de:	9a00      	ldr	r2, [sp, #0]
    57e0:	f1c0 0120 	rsb	r1, r0, #32
    57e4:	fa12 f101 	lsls.w	r1, r2, r1
    57e8:	40c2      	lsrs	r2, r0
    57ea:	9801      	ldr	r0, [sp, #4]
    57ec:	4301      	orrs	r1, r0
    57ee:	f8c8 1014 	str.w	r1, [r8, #20]
    57f2:	9200      	str	r2, [sp, #0]
    57f4:	e7bf      	b.n	5776 <__d2b+0x4e>
    57f6:	bf00      	nop

000057f8 <__mdiff>:
    57f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    57fc:	6913      	ldr	r3, [r2, #16]
    57fe:	690f      	ldr	r7, [r1, #16]
    5800:	460c      	mov	r4, r1
    5802:	4615      	mov	r5, r2
    5804:	1aff      	subs	r7, r7, r3
    5806:	2f00      	cmp	r7, #0
    5808:	d04f      	beq.n	58aa <__mdiff+0xb2>
    580a:	db6a      	blt.n	58e2 <__mdiff+0xea>
    580c:	2700      	movs	r7, #0
    580e:	f101 0614 	add.w	r6, r1, #20
    5812:	6861      	ldr	r1, [r4, #4]
    5814:	f7ff ff52 	bl	56bc <_Balloc>
    5818:	f8d5 8010 	ldr.w	r8, [r5, #16]
    581c:	f8d4 c010 	ldr.w	ip, [r4, #16]
    5820:	f105 0114 	add.w	r1, r5, #20
    5824:	2200      	movs	r2, #0
    5826:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    582a:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    582e:	f105 0814 	add.w	r8, r5, #20
    5832:	3414      	adds	r4, #20
    5834:	f100 0314 	add.w	r3, r0, #20
    5838:	60c7      	str	r7, [r0, #12]
    583a:	f851 7b04 	ldr.w	r7, [r1], #4
    583e:	f856 5b04 	ldr.w	r5, [r6], #4
    5842:	46bb      	mov	fp, r7
    5844:	fa1f fa87 	uxth.w	sl, r7
    5848:	0c3f      	lsrs	r7, r7, #16
    584a:	fa1f f985 	uxth.w	r9, r5
    584e:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    5852:	ebca 0a09 	rsb	sl, sl, r9
    5856:	4452      	add	r2, sl
    5858:	eb07 4722 	add.w	r7, r7, r2, asr #16
    585c:	b292      	uxth	r2, r2
    585e:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    5862:	f843 2b04 	str.w	r2, [r3], #4
    5866:	143a      	asrs	r2, r7, #16
    5868:	4588      	cmp	r8, r1
    586a:	d8e6      	bhi.n	583a <__mdiff+0x42>
    586c:	42a6      	cmp	r6, r4
    586e:	d20e      	bcs.n	588e <__mdiff+0x96>
    5870:	f856 1b04 	ldr.w	r1, [r6], #4
    5874:	b28d      	uxth	r5, r1
    5876:	0c09      	lsrs	r1, r1, #16
    5878:	1952      	adds	r2, r2, r5
    587a:	eb01 4122 	add.w	r1, r1, r2, asr #16
    587e:	b292      	uxth	r2, r2
    5880:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    5884:	f843 2b04 	str.w	r2, [r3], #4
    5888:	140a      	asrs	r2, r1, #16
    588a:	42b4      	cmp	r4, r6
    588c:	d8f0      	bhi.n	5870 <__mdiff+0x78>
    588e:	f853 2c04 	ldr.w	r2, [r3, #-4]
    5892:	b932      	cbnz	r2, 58a2 <__mdiff+0xaa>
    5894:	f853 2c08 	ldr.w	r2, [r3, #-8]
    5898:	f10c 3cff 	add.w	ip, ip, #4294967295
    589c:	3b04      	subs	r3, #4
    589e:	2a00      	cmp	r2, #0
    58a0:	d0f8      	beq.n	5894 <__mdiff+0x9c>
    58a2:	f8c0 c010 	str.w	ip, [r0, #16]
    58a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    58aa:	3304      	adds	r3, #4
    58ac:	f101 0614 	add.w	r6, r1, #20
    58b0:	009b      	lsls	r3, r3, #2
    58b2:	18d2      	adds	r2, r2, r3
    58b4:	18cb      	adds	r3, r1, r3
    58b6:	3304      	adds	r3, #4
    58b8:	3204      	adds	r2, #4
    58ba:	f853 cc04 	ldr.w	ip, [r3, #-4]
    58be:	3b04      	subs	r3, #4
    58c0:	f852 1c04 	ldr.w	r1, [r2, #-4]
    58c4:	3a04      	subs	r2, #4
    58c6:	458c      	cmp	ip, r1
    58c8:	d10a      	bne.n	58e0 <__mdiff+0xe8>
    58ca:	429e      	cmp	r6, r3
    58cc:	d3f5      	bcc.n	58ba <__mdiff+0xc2>
    58ce:	2100      	movs	r1, #0
    58d0:	f7ff fef4 	bl	56bc <_Balloc>
    58d4:	2301      	movs	r3, #1
    58d6:	6103      	str	r3, [r0, #16]
    58d8:	2300      	movs	r3, #0
    58da:	6143      	str	r3, [r0, #20]
    58dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    58e0:	d297      	bcs.n	5812 <__mdiff+0x1a>
    58e2:	4623      	mov	r3, r4
    58e4:	462c      	mov	r4, r5
    58e6:	2701      	movs	r7, #1
    58e8:	461d      	mov	r5, r3
    58ea:	f104 0614 	add.w	r6, r4, #20
    58ee:	e790      	b.n	5812 <__mdiff+0x1a>

000058f0 <__lshift>:
    58f0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    58f4:	690d      	ldr	r5, [r1, #16]
    58f6:	688b      	ldr	r3, [r1, #8]
    58f8:	1156      	asrs	r6, r2, #5
    58fa:	3501      	adds	r5, #1
    58fc:	460c      	mov	r4, r1
    58fe:	19ad      	adds	r5, r5, r6
    5900:	4690      	mov	r8, r2
    5902:	429d      	cmp	r5, r3
    5904:	4682      	mov	sl, r0
    5906:	6849      	ldr	r1, [r1, #4]
    5908:	dd03      	ble.n	5912 <__lshift+0x22>
    590a:	005b      	lsls	r3, r3, #1
    590c:	3101      	adds	r1, #1
    590e:	429d      	cmp	r5, r3
    5910:	dcfb      	bgt.n	590a <__lshift+0x1a>
    5912:	4650      	mov	r0, sl
    5914:	f7ff fed2 	bl	56bc <_Balloc>
    5918:	2e00      	cmp	r6, #0
    591a:	4607      	mov	r7, r0
    591c:	f100 0214 	add.w	r2, r0, #20
    5920:	dd0a      	ble.n	5938 <__lshift+0x48>
    5922:	2300      	movs	r3, #0
    5924:	4619      	mov	r1, r3
    5926:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    592a:	3301      	adds	r3, #1
    592c:	42b3      	cmp	r3, r6
    592e:	d1fa      	bne.n	5926 <__lshift+0x36>
    5930:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    5934:	f103 0214 	add.w	r2, r3, #20
    5938:	6920      	ldr	r0, [r4, #16]
    593a:	f104 0314 	add.w	r3, r4, #20
    593e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    5942:	3014      	adds	r0, #20
    5944:	f018 081f 	ands.w	r8, r8, #31
    5948:	d01b      	beq.n	5982 <__lshift+0x92>
    594a:	f1c8 0e20 	rsb	lr, r8, #32
    594e:	2100      	movs	r1, #0
    5950:	681e      	ldr	r6, [r3, #0]
    5952:	fa06 fc08 	lsl.w	ip, r6, r8
    5956:	ea41 010c 	orr.w	r1, r1, ip
    595a:	f842 1b04 	str.w	r1, [r2], #4
    595e:	f853 1b04 	ldr.w	r1, [r3], #4
    5962:	4298      	cmp	r0, r3
    5964:	fa21 f10e 	lsr.w	r1, r1, lr
    5968:	d8f2      	bhi.n	5950 <__lshift+0x60>
    596a:	6011      	str	r1, [r2, #0]
    596c:	b101      	cbz	r1, 5970 <__lshift+0x80>
    596e:	3501      	adds	r5, #1
    5970:	4650      	mov	r0, sl
    5972:	3d01      	subs	r5, #1
    5974:	4621      	mov	r1, r4
    5976:	613d      	str	r5, [r7, #16]
    5978:	f7ff fe84 	bl	5684 <_Bfree>
    597c:	4638      	mov	r0, r7
    597e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    5982:	f853 1008 	ldr.w	r1, [r3, r8]
    5986:	f842 1008 	str.w	r1, [r2, r8]
    598a:	f108 0804 	add.w	r8, r8, #4
    598e:	eb08 0103 	add.w	r1, r8, r3
    5992:	4288      	cmp	r0, r1
    5994:	d9ec      	bls.n	5970 <__lshift+0x80>
    5996:	f853 1008 	ldr.w	r1, [r3, r8]
    599a:	f842 1008 	str.w	r1, [r2, r8]
    599e:	f108 0804 	add.w	r8, r8, #4
    59a2:	eb08 0103 	add.w	r1, r8, r3
    59a6:	4288      	cmp	r0, r1
    59a8:	d8eb      	bhi.n	5982 <__lshift+0x92>
    59aa:	e7e1      	b.n	5970 <__lshift+0x80>

000059ac <__multiply>:
    59ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    59b0:	f8d1 8010 	ldr.w	r8, [r1, #16]
    59b4:	6917      	ldr	r7, [r2, #16]
    59b6:	460d      	mov	r5, r1
    59b8:	4616      	mov	r6, r2
    59ba:	b087      	sub	sp, #28
    59bc:	45b8      	cmp	r8, r7
    59be:	bfb5      	itete	lt
    59c0:	4615      	movlt	r5, r2
    59c2:	463b      	movge	r3, r7
    59c4:	460b      	movlt	r3, r1
    59c6:	4647      	movge	r7, r8
    59c8:	bfb4      	ite	lt
    59ca:	461e      	movlt	r6, r3
    59cc:	4698      	movge	r8, r3
    59ce:	68ab      	ldr	r3, [r5, #8]
    59d0:	eb08 0407 	add.w	r4, r8, r7
    59d4:	6869      	ldr	r1, [r5, #4]
    59d6:	429c      	cmp	r4, r3
    59d8:	bfc8      	it	gt
    59da:	3101      	addgt	r1, #1
    59dc:	f7ff fe6e 	bl	56bc <_Balloc>
    59e0:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    59e4:	f100 0b14 	add.w	fp, r0, #20
    59e8:	3314      	adds	r3, #20
    59ea:	9003      	str	r0, [sp, #12]
    59ec:	459b      	cmp	fp, r3
    59ee:	9304      	str	r3, [sp, #16]
    59f0:	d206      	bcs.n	5a00 <__multiply+0x54>
    59f2:	9904      	ldr	r1, [sp, #16]
    59f4:	465b      	mov	r3, fp
    59f6:	2200      	movs	r2, #0
    59f8:	f843 2b04 	str.w	r2, [r3], #4
    59fc:	4299      	cmp	r1, r3
    59fe:	d8fb      	bhi.n	59f8 <__multiply+0x4c>
    5a00:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    5a04:	f106 0914 	add.w	r9, r6, #20
    5a08:	f108 0814 	add.w	r8, r8, #20
    5a0c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    5a10:	3514      	adds	r5, #20
    5a12:	45c1      	cmp	r9, r8
    5a14:	f8cd 8004 	str.w	r8, [sp, #4]
    5a18:	f10c 0c14 	add.w	ip, ip, #20
    5a1c:	9502      	str	r5, [sp, #8]
    5a1e:	d24b      	bcs.n	5ab8 <__multiply+0x10c>
    5a20:	f04f 0a00 	mov.w	sl, #0
    5a24:	9405      	str	r4, [sp, #20]
    5a26:	f859 400a 	ldr.w	r4, [r9, sl]
    5a2a:	eb0a 080b 	add.w	r8, sl, fp
    5a2e:	b2a0      	uxth	r0, r4
    5a30:	b1d8      	cbz	r0, 5a6a <__multiply+0xbe>
    5a32:	9a02      	ldr	r2, [sp, #8]
    5a34:	4643      	mov	r3, r8
    5a36:	2400      	movs	r4, #0
    5a38:	f852 5b04 	ldr.w	r5, [r2], #4
    5a3c:	6819      	ldr	r1, [r3, #0]
    5a3e:	b2af      	uxth	r7, r5
    5a40:	0c2d      	lsrs	r5, r5, #16
    5a42:	b28e      	uxth	r6, r1
    5a44:	0c09      	lsrs	r1, r1, #16
    5a46:	fb00 6607 	mla	r6, r0, r7, r6
    5a4a:	fb00 1105 	mla	r1, r0, r5, r1
    5a4e:	1936      	adds	r6, r6, r4
    5a50:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    5a54:	b2b6      	uxth	r6, r6
    5a56:	0c0c      	lsrs	r4, r1, #16
    5a58:	4594      	cmp	ip, r2
    5a5a:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    5a5e:	f843 6b04 	str.w	r6, [r3], #4
    5a62:	d8e9      	bhi.n	5a38 <__multiply+0x8c>
    5a64:	601c      	str	r4, [r3, #0]
    5a66:	f859 400a 	ldr.w	r4, [r9, sl]
    5a6a:	0c24      	lsrs	r4, r4, #16
    5a6c:	d01c      	beq.n	5aa8 <__multiply+0xfc>
    5a6e:	f85b 200a 	ldr.w	r2, [fp, sl]
    5a72:	4641      	mov	r1, r8
    5a74:	9b02      	ldr	r3, [sp, #8]
    5a76:	2500      	movs	r5, #0
    5a78:	4610      	mov	r0, r2
    5a7a:	881e      	ldrh	r6, [r3, #0]
    5a7c:	b297      	uxth	r7, r2
    5a7e:	fb06 5504 	mla	r5, r6, r4, r5
    5a82:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    5a86:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    5a8a:	600f      	str	r7, [r1, #0]
    5a8c:	f851 0f04 	ldr.w	r0, [r1, #4]!
    5a90:	f853 2b04 	ldr.w	r2, [r3], #4
    5a94:	b286      	uxth	r6, r0
    5a96:	0c12      	lsrs	r2, r2, #16
    5a98:	fb02 6204 	mla	r2, r2, r4, r6
    5a9c:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    5aa0:	0c15      	lsrs	r5, r2, #16
    5aa2:	459c      	cmp	ip, r3
    5aa4:	d8e9      	bhi.n	5a7a <__multiply+0xce>
    5aa6:	600a      	str	r2, [r1, #0]
    5aa8:	f10a 0a04 	add.w	sl, sl, #4
    5aac:	9a01      	ldr	r2, [sp, #4]
    5aae:	eb0a 0309 	add.w	r3, sl, r9
    5ab2:	429a      	cmp	r2, r3
    5ab4:	d8b7      	bhi.n	5a26 <__multiply+0x7a>
    5ab6:	9c05      	ldr	r4, [sp, #20]
    5ab8:	2c00      	cmp	r4, #0
    5aba:	dd0b      	ble.n	5ad4 <__multiply+0x128>
    5abc:	9a04      	ldr	r2, [sp, #16]
    5abe:	f852 3c04 	ldr.w	r3, [r2, #-4]
    5ac2:	b93b      	cbnz	r3, 5ad4 <__multiply+0x128>
    5ac4:	4613      	mov	r3, r2
    5ac6:	e003      	b.n	5ad0 <__multiply+0x124>
    5ac8:	f853 2c08 	ldr.w	r2, [r3, #-8]
    5acc:	3b04      	subs	r3, #4
    5ace:	b90a      	cbnz	r2, 5ad4 <__multiply+0x128>
    5ad0:	3c01      	subs	r4, #1
    5ad2:	d1f9      	bne.n	5ac8 <__multiply+0x11c>
    5ad4:	9b03      	ldr	r3, [sp, #12]
    5ad6:	4618      	mov	r0, r3
    5ad8:	611c      	str	r4, [r3, #16]
    5ada:	b007      	add	sp, #28
    5adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00005ae0 <__i2b>:
    5ae0:	b510      	push	{r4, lr}
    5ae2:	460c      	mov	r4, r1
    5ae4:	2101      	movs	r1, #1
    5ae6:	f7ff fde9 	bl	56bc <_Balloc>
    5aea:	2201      	movs	r2, #1
    5aec:	6144      	str	r4, [r0, #20]
    5aee:	6102      	str	r2, [r0, #16]
    5af0:	bd10      	pop	{r4, pc}
    5af2:	bf00      	nop

00005af4 <__multadd>:
    5af4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    5af8:	460d      	mov	r5, r1
    5afa:	2100      	movs	r1, #0
    5afc:	4606      	mov	r6, r0
    5afe:	692c      	ldr	r4, [r5, #16]
    5b00:	b083      	sub	sp, #12
    5b02:	f105 0814 	add.w	r8, r5, #20
    5b06:	4608      	mov	r0, r1
    5b08:	f858 7001 	ldr.w	r7, [r8, r1]
    5b0c:	3001      	adds	r0, #1
    5b0e:	fa1f fa87 	uxth.w	sl, r7
    5b12:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    5b16:	fb0a 3302 	mla	r3, sl, r2, r3
    5b1a:	fb0c fc02 	mul.w	ip, ip, r2
    5b1e:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    5b22:	b29b      	uxth	r3, r3
    5b24:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    5b28:	f848 3001 	str.w	r3, [r8, r1]
    5b2c:	3104      	adds	r1, #4
    5b2e:	4284      	cmp	r4, r0
    5b30:	ea4f 431c 	mov.w	r3, ip, lsr #16
    5b34:	dce8      	bgt.n	5b08 <__multadd+0x14>
    5b36:	b13b      	cbz	r3, 5b48 <__multadd+0x54>
    5b38:	68aa      	ldr	r2, [r5, #8]
    5b3a:	4294      	cmp	r4, r2
    5b3c:	da08      	bge.n	5b50 <__multadd+0x5c>
    5b3e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    5b42:	3401      	adds	r4, #1
    5b44:	612c      	str	r4, [r5, #16]
    5b46:	6153      	str	r3, [r2, #20]
    5b48:	4628      	mov	r0, r5
    5b4a:	b003      	add	sp, #12
    5b4c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    5b50:	6869      	ldr	r1, [r5, #4]
    5b52:	4630      	mov	r0, r6
    5b54:	9301      	str	r3, [sp, #4]
    5b56:	3101      	adds	r1, #1
    5b58:	f7ff fdb0 	bl	56bc <_Balloc>
    5b5c:	692a      	ldr	r2, [r5, #16]
    5b5e:	f105 010c 	add.w	r1, r5, #12
    5b62:	3202      	adds	r2, #2
    5b64:	0092      	lsls	r2, r2, #2
    5b66:	4607      	mov	r7, r0
    5b68:	300c      	adds	r0, #12
    5b6a:	f7ff fad7 	bl	511c <memcpy>
    5b6e:	4629      	mov	r1, r5
    5b70:	4630      	mov	r0, r6
    5b72:	463d      	mov	r5, r7
    5b74:	f7ff fd86 	bl	5684 <_Bfree>
    5b78:	9b01      	ldr	r3, [sp, #4]
    5b7a:	e7e0      	b.n	5b3e <__multadd+0x4a>

00005b7c <__pow5mult>:
    5b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5b80:	4615      	mov	r5, r2
    5b82:	f012 0203 	ands.w	r2, r2, #3
    5b86:	4604      	mov	r4, r0
    5b88:	4688      	mov	r8, r1
    5b8a:	d12c      	bne.n	5be6 <__pow5mult+0x6a>
    5b8c:	10ad      	asrs	r5, r5, #2
    5b8e:	d01e      	beq.n	5bce <__pow5mult+0x52>
    5b90:	6a66      	ldr	r6, [r4, #36]	; 0x24
    5b92:	2e00      	cmp	r6, #0
    5b94:	d034      	beq.n	5c00 <__pow5mult+0x84>
    5b96:	68b7      	ldr	r7, [r6, #8]
    5b98:	2f00      	cmp	r7, #0
    5b9a:	d03b      	beq.n	5c14 <__pow5mult+0x98>
    5b9c:	f015 0f01 	tst.w	r5, #1
    5ba0:	d108      	bne.n	5bb4 <__pow5mult+0x38>
    5ba2:	106d      	asrs	r5, r5, #1
    5ba4:	d013      	beq.n	5bce <__pow5mult+0x52>
    5ba6:	683e      	ldr	r6, [r7, #0]
    5ba8:	b1a6      	cbz	r6, 5bd4 <__pow5mult+0x58>
    5baa:	4630      	mov	r0, r6
    5bac:	4607      	mov	r7, r0
    5bae:	f015 0f01 	tst.w	r5, #1
    5bb2:	d0f6      	beq.n	5ba2 <__pow5mult+0x26>
    5bb4:	4641      	mov	r1, r8
    5bb6:	463a      	mov	r2, r7
    5bb8:	4620      	mov	r0, r4
    5bba:	f7ff fef7 	bl	59ac <__multiply>
    5bbe:	4641      	mov	r1, r8
    5bc0:	4606      	mov	r6, r0
    5bc2:	4620      	mov	r0, r4
    5bc4:	f7ff fd5e 	bl	5684 <_Bfree>
    5bc8:	106d      	asrs	r5, r5, #1
    5bca:	46b0      	mov	r8, r6
    5bcc:	d1eb      	bne.n	5ba6 <__pow5mult+0x2a>
    5bce:	4640      	mov	r0, r8
    5bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5bd4:	4639      	mov	r1, r7
    5bd6:	463a      	mov	r2, r7
    5bd8:	4620      	mov	r0, r4
    5bda:	f7ff fee7 	bl	59ac <__multiply>
    5bde:	6038      	str	r0, [r7, #0]
    5be0:	4607      	mov	r7, r0
    5be2:	6006      	str	r6, [r0, #0]
    5be4:	e7e3      	b.n	5bae <__pow5mult+0x32>
    5be6:	f647 2c90 	movw	ip, #31376	; 0x7a90
    5bea:	2300      	movs	r3, #0
    5bec:	f2c0 0c00 	movt	ip, #0
    5bf0:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    5bf4:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    5bf8:	f7ff ff7c 	bl	5af4 <__multadd>
    5bfc:	4680      	mov	r8, r0
    5bfe:	e7c5      	b.n	5b8c <__pow5mult+0x10>
    5c00:	2010      	movs	r0, #16
    5c02:	f7fe ff77 	bl	4af4 <malloc>
    5c06:	2300      	movs	r3, #0
    5c08:	4606      	mov	r6, r0
    5c0a:	6260      	str	r0, [r4, #36]	; 0x24
    5c0c:	60c3      	str	r3, [r0, #12]
    5c0e:	6043      	str	r3, [r0, #4]
    5c10:	6083      	str	r3, [r0, #8]
    5c12:	6003      	str	r3, [r0, #0]
    5c14:	4620      	mov	r0, r4
    5c16:	f240 2171 	movw	r1, #625	; 0x271
    5c1a:	f7ff ff61 	bl	5ae0 <__i2b>
    5c1e:	2300      	movs	r3, #0
    5c20:	60b0      	str	r0, [r6, #8]
    5c22:	4607      	mov	r7, r0
    5c24:	6003      	str	r3, [r0, #0]
    5c26:	e7b9      	b.n	5b9c <__pow5mult+0x20>

00005c28 <__s2b>:
    5c28:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    5c2c:	461e      	mov	r6, r3
    5c2e:	f648 6339 	movw	r3, #36409	; 0x8e39
    5c32:	f106 0c08 	add.w	ip, r6, #8
    5c36:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    5c3a:	4688      	mov	r8, r1
    5c3c:	4605      	mov	r5, r0
    5c3e:	4617      	mov	r7, r2
    5c40:	fb83 130c 	smull	r1, r3, r3, ip
    5c44:	ea4f 7cec 	mov.w	ip, ip, asr #31
    5c48:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    5c4c:	f1bc 0f01 	cmp.w	ip, #1
    5c50:	dd35      	ble.n	5cbe <__s2b+0x96>
    5c52:	2100      	movs	r1, #0
    5c54:	2201      	movs	r2, #1
    5c56:	0052      	lsls	r2, r2, #1
    5c58:	3101      	adds	r1, #1
    5c5a:	4594      	cmp	ip, r2
    5c5c:	dcfb      	bgt.n	5c56 <__s2b+0x2e>
    5c5e:	4628      	mov	r0, r5
    5c60:	f7ff fd2c 	bl	56bc <_Balloc>
    5c64:	9b08      	ldr	r3, [sp, #32]
    5c66:	6143      	str	r3, [r0, #20]
    5c68:	2301      	movs	r3, #1
    5c6a:	2f09      	cmp	r7, #9
    5c6c:	6103      	str	r3, [r0, #16]
    5c6e:	dd22      	ble.n	5cb6 <__s2b+0x8e>
    5c70:	f108 0a09 	add.w	sl, r8, #9
    5c74:	2409      	movs	r4, #9
    5c76:	f818 3004 	ldrb.w	r3, [r8, r4]
    5c7a:	4601      	mov	r1, r0
    5c7c:	220a      	movs	r2, #10
    5c7e:	3401      	adds	r4, #1
    5c80:	3b30      	subs	r3, #48	; 0x30
    5c82:	4628      	mov	r0, r5
    5c84:	f7ff ff36 	bl	5af4 <__multadd>
    5c88:	42a7      	cmp	r7, r4
    5c8a:	dcf4      	bgt.n	5c76 <__s2b+0x4e>
    5c8c:	eb0a 0807 	add.w	r8, sl, r7
    5c90:	f1a8 0808 	sub.w	r8, r8, #8
    5c94:	42be      	cmp	r6, r7
    5c96:	dd0c      	ble.n	5cb2 <__s2b+0x8a>
    5c98:	2400      	movs	r4, #0
    5c9a:	f818 3004 	ldrb.w	r3, [r8, r4]
    5c9e:	4601      	mov	r1, r0
    5ca0:	3401      	adds	r4, #1
    5ca2:	220a      	movs	r2, #10
    5ca4:	3b30      	subs	r3, #48	; 0x30
    5ca6:	4628      	mov	r0, r5
    5ca8:	f7ff ff24 	bl	5af4 <__multadd>
    5cac:	19e3      	adds	r3, r4, r7
    5cae:	429e      	cmp	r6, r3
    5cb0:	dcf3      	bgt.n	5c9a <__s2b+0x72>
    5cb2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    5cb6:	f108 080a 	add.w	r8, r8, #10
    5cba:	2709      	movs	r7, #9
    5cbc:	e7ea      	b.n	5c94 <__s2b+0x6c>
    5cbe:	2100      	movs	r1, #0
    5cc0:	e7cd      	b.n	5c5e <__s2b+0x36>
    5cc2:	bf00      	nop

00005cc4 <_realloc_r>:
    5cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5cc8:	4691      	mov	r9, r2
    5cca:	b083      	sub	sp, #12
    5ccc:	4607      	mov	r7, r0
    5cce:	460e      	mov	r6, r1
    5cd0:	2900      	cmp	r1, #0
    5cd2:	f000 813a 	beq.w	5f4a <_realloc_r+0x286>
    5cd6:	f1a1 0808 	sub.w	r8, r1, #8
    5cda:	f109 040b 	add.w	r4, r9, #11
    5cde:	f7ff fb41 	bl	5364 <__malloc_lock>
    5ce2:	2c16      	cmp	r4, #22
    5ce4:	f8d8 1004 	ldr.w	r1, [r8, #4]
    5ce8:	460b      	mov	r3, r1
    5cea:	f200 80a0 	bhi.w	5e2e <_realloc_r+0x16a>
    5cee:	2210      	movs	r2, #16
    5cf0:	2500      	movs	r5, #0
    5cf2:	4614      	mov	r4, r2
    5cf4:	454c      	cmp	r4, r9
    5cf6:	bf38      	it	cc
    5cf8:	f045 0501 	orrcc.w	r5, r5, #1
    5cfc:	2d00      	cmp	r5, #0
    5cfe:	f040 812a 	bne.w	5f56 <_realloc_r+0x292>
    5d02:	f021 0a03 	bic.w	sl, r1, #3
    5d06:	4592      	cmp	sl, r2
    5d08:	bfa2      	ittt	ge
    5d0a:	4640      	movge	r0, r8
    5d0c:	4655      	movge	r5, sl
    5d0e:	f108 0808 	addge.w	r8, r8, #8
    5d12:	da75      	bge.n	5e00 <_realloc_r+0x13c>
    5d14:	f240 1334 	movw	r3, #308	; 0x134
    5d18:	eb08 000a 	add.w	r0, r8, sl
    5d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d20:	f8d3 e008 	ldr.w	lr, [r3, #8]
    5d24:	4586      	cmp	lr, r0
    5d26:	f000 811a 	beq.w	5f5e <_realloc_r+0x29a>
    5d2a:	f8d0 c004 	ldr.w	ip, [r0, #4]
    5d2e:	f02c 0b01 	bic.w	fp, ip, #1
    5d32:	4483      	add	fp, r0
    5d34:	f8db b004 	ldr.w	fp, [fp, #4]
    5d38:	f01b 0f01 	tst.w	fp, #1
    5d3c:	d07c      	beq.n	5e38 <_realloc_r+0x174>
    5d3e:	46ac      	mov	ip, r5
    5d40:	4628      	mov	r0, r5
    5d42:	f011 0f01 	tst.w	r1, #1
    5d46:	f040 809b 	bne.w	5e80 <_realloc_r+0x1bc>
    5d4a:	f856 1c08 	ldr.w	r1, [r6, #-8]
    5d4e:	ebc1 0b08 	rsb	fp, r1, r8
    5d52:	f8db 5004 	ldr.w	r5, [fp, #4]
    5d56:	f025 0503 	bic.w	r5, r5, #3
    5d5a:	2800      	cmp	r0, #0
    5d5c:	f000 80dd 	beq.w	5f1a <_realloc_r+0x256>
    5d60:	4570      	cmp	r0, lr
    5d62:	f000 811f 	beq.w	5fa4 <_realloc_r+0x2e0>
    5d66:	eb05 030a 	add.w	r3, r5, sl
    5d6a:	eb0c 0503 	add.w	r5, ip, r3
    5d6e:	4295      	cmp	r5, r2
    5d70:	bfb8      	it	lt
    5d72:	461d      	movlt	r5, r3
    5d74:	f2c0 80d2 	blt.w	5f1c <_realloc_r+0x258>
    5d78:	6881      	ldr	r1, [r0, #8]
    5d7a:	465b      	mov	r3, fp
    5d7c:	68c0      	ldr	r0, [r0, #12]
    5d7e:	f1aa 0204 	sub.w	r2, sl, #4
    5d82:	2a24      	cmp	r2, #36	; 0x24
    5d84:	6081      	str	r1, [r0, #8]
    5d86:	60c8      	str	r0, [r1, #12]
    5d88:	f853 1f08 	ldr.w	r1, [r3, #8]!
    5d8c:	f8db 000c 	ldr.w	r0, [fp, #12]
    5d90:	6081      	str	r1, [r0, #8]
    5d92:	60c8      	str	r0, [r1, #12]
    5d94:	f200 80d0 	bhi.w	5f38 <_realloc_r+0x274>
    5d98:	2a13      	cmp	r2, #19
    5d9a:	469c      	mov	ip, r3
    5d9c:	d921      	bls.n	5de2 <_realloc_r+0x11e>
    5d9e:	4631      	mov	r1, r6
    5da0:	f10b 0c10 	add.w	ip, fp, #16
    5da4:	f851 0b04 	ldr.w	r0, [r1], #4
    5da8:	f8cb 0008 	str.w	r0, [fp, #8]
    5dac:	6870      	ldr	r0, [r6, #4]
    5dae:	1d0e      	adds	r6, r1, #4
    5db0:	2a1b      	cmp	r2, #27
    5db2:	f8cb 000c 	str.w	r0, [fp, #12]
    5db6:	d914      	bls.n	5de2 <_realloc_r+0x11e>
    5db8:	6848      	ldr	r0, [r1, #4]
    5dba:	1d31      	adds	r1, r6, #4
    5dbc:	f10b 0c18 	add.w	ip, fp, #24
    5dc0:	f8cb 0010 	str.w	r0, [fp, #16]
    5dc4:	6870      	ldr	r0, [r6, #4]
    5dc6:	1d0e      	adds	r6, r1, #4
    5dc8:	2a24      	cmp	r2, #36	; 0x24
    5dca:	f8cb 0014 	str.w	r0, [fp, #20]
    5dce:	d108      	bne.n	5de2 <_realloc_r+0x11e>
    5dd0:	684a      	ldr	r2, [r1, #4]
    5dd2:	f10b 0c20 	add.w	ip, fp, #32
    5dd6:	f8cb 2018 	str.w	r2, [fp, #24]
    5dda:	6872      	ldr	r2, [r6, #4]
    5ddc:	3608      	adds	r6, #8
    5dde:	f8cb 201c 	str.w	r2, [fp, #28]
    5de2:	4631      	mov	r1, r6
    5de4:	4698      	mov	r8, r3
    5de6:	4662      	mov	r2, ip
    5de8:	4658      	mov	r0, fp
    5dea:	f851 3b04 	ldr.w	r3, [r1], #4
    5dee:	f842 3b04 	str.w	r3, [r2], #4
    5df2:	6873      	ldr	r3, [r6, #4]
    5df4:	f8cc 3004 	str.w	r3, [ip, #4]
    5df8:	684b      	ldr	r3, [r1, #4]
    5dfa:	6053      	str	r3, [r2, #4]
    5dfc:	f8db 3004 	ldr.w	r3, [fp, #4]
    5e00:	ebc4 0c05 	rsb	ip, r4, r5
    5e04:	f1bc 0f0f 	cmp.w	ip, #15
    5e08:	d826      	bhi.n	5e58 <_realloc_r+0x194>
    5e0a:	1942      	adds	r2, r0, r5
    5e0c:	f003 0301 	and.w	r3, r3, #1
    5e10:	ea43 0505 	orr.w	r5, r3, r5
    5e14:	6045      	str	r5, [r0, #4]
    5e16:	6853      	ldr	r3, [r2, #4]
    5e18:	f043 0301 	orr.w	r3, r3, #1
    5e1c:	6053      	str	r3, [r2, #4]
    5e1e:	4638      	mov	r0, r7
    5e20:	4645      	mov	r5, r8
    5e22:	f7ff faa1 	bl	5368 <__malloc_unlock>
    5e26:	4628      	mov	r0, r5
    5e28:	b003      	add	sp, #12
    5e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5e2e:	f024 0407 	bic.w	r4, r4, #7
    5e32:	4622      	mov	r2, r4
    5e34:	0fe5      	lsrs	r5, r4, #31
    5e36:	e75d      	b.n	5cf4 <_realloc_r+0x30>
    5e38:	f02c 0c03 	bic.w	ip, ip, #3
    5e3c:	eb0c 050a 	add.w	r5, ip, sl
    5e40:	4295      	cmp	r5, r2
    5e42:	f6ff af7e 	blt.w	5d42 <_realloc_r+0x7e>
    5e46:	6882      	ldr	r2, [r0, #8]
    5e48:	460b      	mov	r3, r1
    5e4a:	68c1      	ldr	r1, [r0, #12]
    5e4c:	4640      	mov	r0, r8
    5e4e:	f108 0808 	add.w	r8, r8, #8
    5e52:	608a      	str	r2, [r1, #8]
    5e54:	60d1      	str	r1, [r2, #12]
    5e56:	e7d3      	b.n	5e00 <_realloc_r+0x13c>
    5e58:	1901      	adds	r1, r0, r4
    5e5a:	f003 0301 	and.w	r3, r3, #1
    5e5e:	eb01 020c 	add.w	r2, r1, ip
    5e62:	ea43 0404 	orr.w	r4, r3, r4
    5e66:	f04c 0301 	orr.w	r3, ip, #1
    5e6a:	6044      	str	r4, [r0, #4]
    5e6c:	604b      	str	r3, [r1, #4]
    5e6e:	4638      	mov	r0, r7
    5e70:	6853      	ldr	r3, [r2, #4]
    5e72:	3108      	adds	r1, #8
    5e74:	f043 0301 	orr.w	r3, r3, #1
    5e78:	6053      	str	r3, [r2, #4]
    5e7a:	f7fe fac1 	bl	4400 <_free_r>
    5e7e:	e7ce      	b.n	5e1e <_realloc_r+0x15a>
    5e80:	4649      	mov	r1, r9
    5e82:	4638      	mov	r0, r7
    5e84:	f7fe fe3e 	bl	4b04 <_malloc_r>
    5e88:	4605      	mov	r5, r0
    5e8a:	2800      	cmp	r0, #0
    5e8c:	d041      	beq.n	5f12 <_realloc_r+0x24e>
    5e8e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    5e92:	f1a0 0208 	sub.w	r2, r0, #8
    5e96:	f023 0101 	bic.w	r1, r3, #1
    5e9a:	4441      	add	r1, r8
    5e9c:	428a      	cmp	r2, r1
    5e9e:	f000 80d7 	beq.w	6050 <_realloc_r+0x38c>
    5ea2:	f1aa 0204 	sub.w	r2, sl, #4
    5ea6:	4631      	mov	r1, r6
    5ea8:	2a24      	cmp	r2, #36	; 0x24
    5eaa:	d878      	bhi.n	5f9e <_realloc_r+0x2da>
    5eac:	2a13      	cmp	r2, #19
    5eae:	4603      	mov	r3, r0
    5eb0:	d921      	bls.n	5ef6 <_realloc_r+0x232>
    5eb2:	4634      	mov	r4, r6
    5eb4:	f854 3b04 	ldr.w	r3, [r4], #4
    5eb8:	1d21      	adds	r1, r4, #4
    5eba:	f840 3b04 	str.w	r3, [r0], #4
    5ebe:	1d03      	adds	r3, r0, #4
    5ec0:	f8d6 c004 	ldr.w	ip, [r6, #4]
    5ec4:	2a1b      	cmp	r2, #27
    5ec6:	f8c5 c004 	str.w	ip, [r5, #4]
    5eca:	d914      	bls.n	5ef6 <_realloc_r+0x232>
    5ecc:	f8d4 e004 	ldr.w	lr, [r4, #4]
    5ed0:	1d1c      	adds	r4, r3, #4
    5ed2:	f101 0c04 	add.w	ip, r1, #4
    5ed6:	f8c0 e004 	str.w	lr, [r0, #4]
    5eda:	6848      	ldr	r0, [r1, #4]
    5edc:	f10c 0104 	add.w	r1, ip, #4
    5ee0:	6058      	str	r0, [r3, #4]
    5ee2:	1d23      	adds	r3, r4, #4
    5ee4:	2a24      	cmp	r2, #36	; 0x24
    5ee6:	d106      	bne.n	5ef6 <_realloc_r+0x232>
    5ee8:	f8dc 2004 	ldr.w	r2, [ip, #4]
    5eec:	6062      	str	r2, [r4, #4]
    5eee:	684a      	ldr	r2, [r1, #4]
    5ef0:	3108      	adds	r1, #8
    5ef2:	605a      	str	r2, [r3, #4]
    5ef4:	3308      	adds	r3, #8
    5ef6:	4608      	mov	r0, r1
    5ef8:	461a      	mov	r2, r3
    5efa:	f850 4b04 	ldr.w	r4, [r0], #4
    5efe:	f842 4b04 	str.w	r4, [r2], #4
    5f02:	6849      	ldr	r1, [r1, #4]
    5f04:	6059      	str	r1, [r3, #4]
    5f06:	6843      	ldr	r3, [r0, #4]
    5f08:	6053      	str	r3, [r2, #4]
    5f0a:	4631      	mov	r1, r6
    5f0c:	4638      	mov	r0, r7
    5f0e:	f7fe fa77 	bl	4400 <_free_r>
    5f12:	4638      	mov	r0, r7
    5f14:	f7ff fa28 	bl	5368 <__malloc_unlock>
    5f18:	e785      	b.n	5e26 <_realloc_r+0x162>
    5f1a:	4455      	add	r5, sl
    5f1c:	4295      	cmp	r5, r2
    5f1e:	dbaf      	blt.n	5e80 <_realloc_r+0x1bc>
    5f20:	465b      	mov	r3, fp
    5f22:	f8db 000c 	ldr.w	r0, [fp, #12]
    5f26:	f1aa 0204 	sub.w	r2, sl, #4
    5f2a:	f853 1f08 	ldr.w	r1, [r3, #8]!
    5f2e:	2a24      	cmp	r2, #36	; 0x24
    5f30:	6081      	str	r1, [r0, #8]
    5f32:	60c8      	str	r0, [r1, #12]
    5f34:	f67f af30 	bls.w	5d98 <_realloc_r+0xd4>
    5f38:	4618      	mov	r0, r3
    5f3a:	4631      	mov	r1, r6
    5f3c:	4698      	mov	r8, r3
    5f3e:	f7ff f9b5 	bl	52ac <memmove>
    5f42:	4658      	mov	r0, fp
    5f44:	f8db 3004 	ldr.w	r3, [fp, #4]
    5f48:	e75a      	b.n	5e00 <_realloc_r+0x13c>
    5f4a:	4611      	mov	r1, r2
    5f4c:	b003      	add	sp, #12
    5f4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5f52:	f7fe bdd7 	b.w	4b04 <_malloc_r>
    5f56:	230c      	movs	r3, #12
    5f58:	2500      	movs	r5, #0
    5f5a:	603b      	str	r3, [r7, #0]
    5f5c:	e763      	b.n	5e26 <_realloc_r+0x162>
    5f5e:	f8de 5004 	ldr.w	r5, [lr, #4]
    5f62:	f104 0b10 	add.w	fp, r4, #16
    5f66:	f025 0c03 	bic.w	ip, r5, #3
    5f6a:	eb0c 000a 	add.w	r0, ip, sl
    5f6e:	4558      	cmp	r0, fp
    5f70:	bfb8      	it	lt
    5f72:	4670      	movlt	r0, lr
    5f74:	f6ff aee5 	blt.w	5d42 <_realloc_r+0x7e>
    5f78:	eb08 0204 	add.w	r2, r8, r4
    5f7c:	1b01      	subs	r1, r0, r4
    5f7e:	f041 0101 	orr.w	r1, r1, #1
    5f82:	609a      	str	r2, [r3, #8]
    5f84:	6051      	str	r1, [r2, #4]
    5f86:	4638      	mov	r0, r7
    5f88:	f8d8 1004 	ldr.w	r1, [r8, #4]
    5f8c:	4635      	mov	r5, r6
    5f8e:	f001 0301 	and.w	r3, r1, #1
    5f92:	431c      	orrs	r4, r3
    5f94:	f8c8 4004 	str.w	r4, [r8, #4]
    5f98:	f7ff f9e6 	bl	5368 <__malloc_unlock>
    5f9c:	e743      	b.n	5e26 <_realloc_r+0x162>
    5f9e:	f7ff f985 	bl	52ac <memmove>
    5fa2:	e7b2      	b.n	5f0a <_realloc_r+0x246>
    5fa4:	4455      	add	r5, sl
    5fa6:	f104 0110 	add.w	r1, r4, #16
    5faa:	44ac      	add	ip, r5
    5fac:	458c      	cmp	ip, r1
    5fae:	dbb5      	blt.n	5f1c <_realloc_r+0x258>
    5fb0:	465d      	mov	r5, fp
    5fb2:	f8db 000c 	ldr.w	r0, [fp, #12]
    5fb6:	f1aa 0204 	sub.w	r2, sl, #4
    5fba:	f855 1f08 	ldr.w	r1, [r5, #8]!
    5fbe:	2a24      	cmp	r2, #36	; 0x24
    5fc0:	6081      	str	r1, [r0, #8]
    5fc2:	60c8      	str	r0, [r1, #12]
    5fc4:	d84c      	bhi.n	6060 <_realloc_r+0x39c>
    5fc6:	2a13      	cmp	r2, #19
    5fc8:	4628      	mov	r0, r5
    5fca:	d924      	bls.n	6016 <_realloc_r+0x352>
    5fcc:	4631      	mov	r1, r6
    5fce:	f10b 0010 	add.w	r0, fp, #16
    5fd2:	f851 eb04 	ldr.w	lr, [r1], #4
    5fd6:	f8cb e008 	str.w	lr, [fp, #8]
    5fda:	f8d6 e004 	ldr.w	lr, [r6, #4]
    5fde:	1d0e      	adds	r6, r1, #4
    5fe0:	2a1b      	cmp	r2, #27
    5fe2:	f8cb e00c 	str.w	lr, [fp, #12]
    5fe6:	d916      	bls.n	6016 <_realloc_r+0x352>
    5fe8:	f8d1 e004 	ldr.w	lr, [r1, #4]
    5fec:	1d31      	adds	r1, r6, #4
    5fee:	f10b 0018 	add.w	r0, fp, #24
    5ff2:	f8cb e010 	str.w	lr, [fp, #16]
    5ff6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    5ffa:	1d0e      	adds	r6, r1, #4
    5ffc:	2a24      	cmp	r2, #36	; 0x24
    5ffe:	f8cb e014 	str.w	lr, [fp, #20]
    6002:	d108      	bne.n	6016 <_realloc_r+0x352>
    6004:	684a      	ldr	r2, [r1, #4]
    6006:	f10b 0020 	add.w	r0, fp, #32
    600a:	f8cb 2018 	str.w	r2, [fp, #24]
    600e:	6872      	ldr	r2, [r6, #4]
    6010:	3608      	adds	r6, #8
    6012:	f8cb 201c 	str.w	r2, [fp, #28]
    6016:	4631      	mov	r1, r6
    6018:	4602      	mov	r2, r0
    601a:	f851 eb04 	ldr.w	lr, [r1], #4
    601e:	f842 eb04 	str.w	lr, [r2], #4
    6022:	6876      	ldr	r6, [r6, #4]
    6024:	6046      	str	r6, [r0, #4]
    6026:	6849      	ldr	r1, [r1, #4]
    6028:	6051      	str	r1, [r2, #4]
    602a:	eb0b 0204 	add.w	r2, fp, r4
    602e:	ebc4 010c 	rsb	r1, r4, ip
    6032:	f041 0101 	orr.w	r1, r1, #1
    6036:	609a      	str	r2, [r3, #8]
    6038:	6051      	str	r1, [r2, #4]
    603a:	4638      	mov	r0, r7
    603c:	f8db 1004 	ldr.w	r1, [fp, #4]
    6040:	f001 0301 	and.w	r3, r1, #1
    6044:	431c      	orrs	r4, r3
    6046:	f8cb 4004 	str.w	r4, [fp, #4]
    604a:	f7ff f98d 	bl	5368 <__malloc_unlock>
    604e:	e6ea      	b.n	5e26 <_realloc_r+0x162>
    6050:	6855      	ldr	r5, [r2, #4]
    6052:	4640      	mov	r0, r8
    6054:	f108 0808 	add.w	r8, r8, #8
    6058:	f025 0503 	bic.w	r5, r5, #3
    605c:	4455      	add	r5, sl
    605e:	e6cf      	b.n	5e00 <_realloc_r+0x13c>
    6060:	4631      	mov	r1, r6
    6062:	4628      	mov	r0, r5
    6064:	9300      	str	r3, [sp, #0]
    6066:	f8cd c004 	str.w	ip, [sp, #4]
    606a:	f7ff f91f 	bl	52ac <memmove>
    606e:	f8dd c004 	ldr.w	ip, [sp, #4]
    6072:	9b00      	ldr	r3, [sp, #0]
    6074:	e7d9      	b.n	602a <_realloc_r+0x366>
    6076:	bf00      	nop

00006078 <__isinfd>:
    6078:	4602      	mov	r2, r0
    607a:	4240      	negs	r0, r0
    607c:	ea40 0302 	orr.w	r3, r0, r2
    6080:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    6084:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    6088:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    608c:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    6090:	4258      	negs	r0, r3
    6092:	ea40 0303 	orr.w	r3, r0, r3
    6096:	17d8      	asrs	r0, r3, #31
    6098:	3001      	adds	r0, #1
    609a:	4770      	bx	lr

0000609c <__isnand>:
    609c:	4602      	mov	r2, r0
    609e:	4240      	negs	r0, r0
    60a0:	4310      	orrs	r0, r2
    60a2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    60a6:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    60aa:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    60ae:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    60b2:	0fc0      	lsrs	r0, r0, #31
    60b4:	4770      	bx	lr
    60b6:	bf00      	nop

000060b8 <_sbrk_r>:
    60b8:	b538      	push	{r3, r4, r5, lr}
    60ba:	f240 54e4 	movw	r4, #1508	; 0x5e4
    60be:	f2c2 0400 	movt	r4, #8192	; 0x2000
    60c2:	4605      	mov	r5, r0
    60c4:	4608      	mov	r0, r1
    60c6:	2300      	movs	r3, #0
    60c8:	6023      	str	r3, [r4, #0]
    60ca:	f7fa fe35 	bl	d38 <_sbrk>
    60ce:	f1b0 3fff 	cmp.w	r0, #4294967295
    60d2:	d000      	beq.n	60d6 <_sbrk_r+0x1e>
    60d4:	bd38      	pop	{r3, r4, r5, pc}
    60d6:	6823      	ldr	r3, [r4, #0]
    60d8:	2b00      	cmp	r3, #0
    60da:	d0fb      	beq.n	60d4 <_sbrk_r+0x1c>
    60dc:	602b      	str	r3, [r5, #0]
    60de:	bd38      	pop	{r3, r4, r5, pc}

000060e0 <__sclose>:
    60e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    60e4:	f000 b990 	b.w	6408 <_close_r>

000060e8 <__sseek>:
    60e8:	b510      	push	{r4, lr}
    60ea:	460c      	mov	r4, r1
    60ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    60f0:	f000 fa2e 	bl	6550 <_lseek_r>
    60f4:	89a3      	ldrh	r3, [r4, #12]
    60f6:	f1b0 3fff 	cmp.w	r0, #4294967295
    60fa:	bf15      	itete	ne
    60fc:	6560      	strne	r0, [r4, #84]	; 0x54
    60fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    6102:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    6106:	81a3      	strheq	r3, [r4, #12]
    6108:	bf18      	it	ne
    610a:	81a3      	strhne	r3, [r4, #12]
    610c:	bd10      	pop	{r4, pc}
    610e:	bf00      	nop

00006110 <__swrite>:
    6110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6114:	461d      	mov	r5, r3
    6116:	898b      	ldrh	r3, [r1, #12]
    6118:	460c      	mov	r4, r1
    611a:	4616      	mov	r6, r2
    611c:	4607      	mov	r7, r0
    611e:	f413 7f80 	tst.w	r3, #256	; 0x100
    6122:	d006      	beq.n	6132 <__swrite+0x22>
    6124:	2302      	movs	r3, #2
    6126:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    612a:	2200      	movs	r2, #0
    612c:	f000 fa10 	bl	6550 <_lseek_r>
    6130:	89a3      	ldrh	r3, [r4, #12]
    6132:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    6136:	4638      	mov	r0, r7
    6138:	81a3      	strh	r3, [r4, #12]
    613a:	4632      	mov	r2, r6
    613c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    6140:	462b      	mov	r3, r5
    6142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6146:	f7fa bdd3 	b.w	cf0 <_write_r>
    614a:	bf00      	nop

0000614c <__sread>:
    614c:	b510      	push	{r4, lr}
    614e:	460c      	mov	r4, r1
    6150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    6154:	f000 fa12 	bl	657c <_read_r>
    6158:	2800      	cmp	r0, #0
    615a:	db03      	blt.n	6164 <__sread+0x18>
    615c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    615e:	181b      	adds	r3, r3, r0
    6160:	6563      	str	r3, [r4, #84]	; 0x54
    6162:	bd10      	pop	{r4, pc}
    6164:	89a3      	ldrh	r3, [r4, #12]
    6166:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    616a:	81a3      	strh	r3, [r4, #12]
    616c:	bd10      	pop	{r4, pc}
    616e:	bf00      	nop

00006170 <strcmp>:
    6170:	ea80 0201 	eor.w	r2, r0, r1
    6174:	f012 0f03 	tst.w	r2, #3
    6178:	d13a      	bne.n	61f0 <strcmp_unaligned>
    617a:	f010 0203 	ands.w	r2, r0, #3
    617e:	f020 0003 	bic.w	r0, r0, #3
    6182:	f021 0103 	bic.w	r1, r1, #3
    6186:	f850 cb04 	ldr.w	ip, [r0], #4
    618a:	bf08      	it	eq
    618c:	f851 3b04 	ldreq.w	r3, [r1], #4
    6190:	d00d      	beq.n	61ae <strcmp+0x3e>
    6192:	f082 0203 	eor.w	r2, r2, #3
    6196:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    619a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    619e:	fa23 f202 	lsr.w	r2, r3, r2
    61a2:	f851 3b04 	ldr.w	r3, [r1], #4
    61a6:	ea4c 0c02 	orr.w	ip, ip, r2
    61aa:	ea43 0302 	orr.w	r3, r3, r2
    61ae:	bf00      	nop
    61b0:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    61b4:	459c      	cmp	ip, r3
    61b6:	bf01      	itttt	eq
    61b8:	ea22 020c 	biceq.w	r2, r2, ip
    61bc:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    61c0:	f850 cb04 	ldreq.w	ip, [r0], #4
    61c4:	f851 3b04 	ldreq.w	r3, [r1], #4
    61c8:	d0f2      	beq.n	61b0 <strcmp+0x40>
    61ca:	ea4f 600c 	mov.w	r0, ip, lsl #24
    61ce:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    61d2:	2801      	cmp	r0, #1
    61d4:	bf28      	it	cs
    61d6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    61da:	bf08      	it	eq
    61dc:	0a1b      	lsreq	r3, r3, #8
    61de:	d0f4      	beq.n	61ca <strcmp+0x5a>
    61e0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    61e4:	ea4f 6010 	mov.w	r0, r0, lsr #24
    61e8:	eba0 0003 	sub.w	r0, r0, r3
    61ec:	4770      	bx	lr
    61ee:	bf00      	nop

000061f0 <strcmp_unaligned>:
    61f0:	f010 0f03 	tst.w	r0, #3
    61f4:	d00a      	beq.n	620c <strcmp_unaligned+0x1c>
    61f6:	f810 2b01 	ldrb.w	r2, [r0], #1
    61fa:	f811 3b01 	ldrb.w	r3, [r1], #1
    61fe:	2a01      	cmp	r2, #1
    6200:	bf28      	it	cs
    6202:	429a      	cmpcs	r2, r3
    6204:	d0f4      	beq.n	61f0 <strcmp_unaligned>
    6206:	eba2 0003 	sub.w	r0, r2, r3
    620a:	4770      	bx	lr
    620c:	f84d 5d04 	str.w	r5, [sp, #-4]!
    6210:	f84d 4d04 	str.w	r4, [sp, #-4]!
    6214:	f04f 0201 	mov.w	r2, #1
    6218:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    621c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    6220:	f001 0c03 	and.w	ip, r1, #3
    6224:	f021 0103 	bic.w	r1, r1, #3
    6228:	f850 4b04 	ldr.w	r4, [r0], #4
    622c:	f851 5b04 	ldr.w	r5, [r1], #4
    6230:	f1bc 0f02 	cmp.w	ip, #2
    6234:	d026      	beq.n	6284 <strcmp_unaligned+0x94>
    6236:	d84b      	bhi.n	62d0 <strcmp_unaligned+0xe0>
    6238:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    623c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    6240:	eba4 0302 	sub.w	r3, r4, r2
    6244:	ea23 0304 	bic.w	r3, r3, r4
    6248:	d10d      	bne.n	6266 <strcmp_unaligned+0x76>
    624a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    624e:	bf08      	it	eq
    6250:	f851 5b04 	ldreq.w	r5, [r1], #4
    6254:	d10a      	bne.n	626c <strcmp_unaligned+0x7c>
    6256:	ea8c 0c04 	eor.w	ip, ip, r4
    625a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    625e:	d10c      	bne.n	627a <strcmp_unaligned+0x8a>
    6260:	f850 4b04 	ldr.w	r4, [r0], #4
    6264:	e7e8      	b.n	6238 <strcmp_unaligned+0x48>
    6266:	ea4f 2515 	mov.w	r5, r5, lsr #8
    626a:	e05c      	b.n	6326 <strcmp_unaligned+0x136>
    626c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    6270:	d152      	bne.n	6318 <strcmp_unaligned+0x128>
    6272:	780d      	ldrb	r5, [r1, #0]
    6274:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    6278:	e055      	b.n	6326 <strcmp_unaligned+0x136>
    627a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    627e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    6282:	e050      	b.n	6326 <strcmp_unaligned+0x136>
    6284:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    6288:	eba4 0302 	sub.w	r3, r4, r2
    628c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    6290:	ea23 0304 	bic.w	r3, r3, r4
    6294:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    6298:	d117      	bne.n	62ca <strcmp_unaligned+0xda>
    629a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    629e:	bf08      	it	eq
    62a0:	f851 5b04 	ldreq.w	r5, [r1], #4
    62a4:	d107      	bne.n	62b6 <strcmp_unaligned+0xc6>
    62a6:	ea8c 0c04 	eor.w	ip, ip, r4
    62aa:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    62ae:	d108      	bne.n	62c2 <strcmp_unaligned+0xd2>
    62b0:	f850 4b04 	ldr.w	r4, [r0], #4
    62b4:	e7e6      	b.n	6284 <strcmp_unaligned+0x94>
    62b6:	041b      	lsls	r3, r3, #16
    62b8:	d12e      	bne.n	6318 <strcmp_unaligned+0x128>
    62ba:	880d      	ldrh	r5, [r1, #0]
    62bc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    62c0:	e031      	b.n	6326 <strcmp_unaligned+0x136>
    62c2:	ea4f 4505 	mov.w	r5, r5, lsl #16
    62c6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    62ca:	ea4f 4515 	mov.w	r5, r5, lsr #16
    62ce:	e02a      	b.n	6326 <strcmp_unaligned+0x136>
    62d0:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    62d4:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    62d8:	eba4 0302 	sub.w	r3, r4, r2
    62dc:	ea23 0304 	bic.w	r3, r3, r4
    62e0:	d10d      	bne.n	62fe <strcmp_unaligned+0x10e>
    62e2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    62e6:	bf08      	it	eq
    62e8:	f851 5b04 	ldreq.w	r5, [r1], #4
    62ec:	d10a      	bne.n	6304 <strcmp_unaligned+0x114>
    62ee:	ea8c 0c04 	eor.w	ip, ip, r4
    62f2:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    62f6:	d10a      	bne.n	630e <strcmp_unaligned+0x11e>
    62f8:	f850 4b04 	ldr.w	r4, [r0], #4
    62fc:	e7e8      	b.n	62d0 <strcmp_unaligned+0xe0>
    62fe:	ea4f 6515 	mov.w	r5, r5, lsr #24
    6302:	e010      	b.n	6326 <strcmp_unaligned+0x136>
    6304:	f014 0fff 	tst.w	r4, #255	; 0xff
    6308:	d006      	beq.n	6318 <strcmp_unaligned+0x128>
    630a:	f851 5b04 	ldr.w	r5, [r1], #4
    630e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    6312:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    6316:	e006      	b.n	6326 <strcmp_unaligned+0x136>
    6318:	f04f 0000 	mov.w	r0, #0
    631c:	f85d 4b04 	ldr.w	r4, [sp], #4
    6320:	f85d 5b04 	ldr.w	r5, [sp], #4
    6324:	4770      	bx	lr
    6326:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    632a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    632e:	2801      	cmp	r0, #1
    6330:	bf28      	it	cs
    6332:	4290      	cmpcs	r0, r2
    6334:	bf04      	itt	eq
    6336:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    633a:	0a2d      	lsreq	r5, r5, #8
    633c:	d0f3      	beq.n	6326 <strcmp_unaligned+0x136>
    633e:	eba2 0000 	sub.w	r0, r2, r0
    6342:	f85d 4b04 	ldr.w	r4, [sp], #4
    6346:	f85d 5b04 	ldr.w	r5, [sp], #4
    634a:	4770      	bx	lr

0000634c <strlen>:
    634c:	f020 0103 	bic.w	r1, r0, #3
    6350:	f010 0003 	ands.w	r0, r0, #3
    6354:	f1c0 0000 	rsb	r0, r0, #0
    6358:	f851 3b04 	ldr.w	r3, [r1], #4
    635c:	f100 0c04 	add.w	ip, r0, #4
    6360:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    6364:	f06f 0200 	mvn.w	r2, #0
    6368:	bf1c      	itt	ne
    636a:	fa22 f20c 	lsrne.w	r2, r2, ip
    636e:	4313      	orrne	r3, r2
    6370:	f04f 0c01 	mov.w	ip, #1
    6374:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    6378:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    637c:	eba3 020c 	sub.w	r2, r3, ip
    6380:	ea22 0203 	bic.w	r2, r2, r3
    6384:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    6388:	bf04      	itt	eq
    638a:	f851 3b04 	ldreq.w	r3, [r1], #4
    638e:	3004      	addeq	r0, #4
    6390:	d0f4      	beq.n	637c <strlen+0x30>
    6392:	f013 0fff 	tst.w	r3, #255	; 0xff
    6396:	bf1f      	itttt	ne
    6398:	3001      	addne	r0, #1
    639a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    639e:	3001      	addne	r0, #1
    63a0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    63a4:	bf18      	it	ne
    63a6:	3001      	addne	r0, #1
    63a8:	4770      	bx	lr
    63aa:	bf00      	nop

000063ac <_calloc_r>:
    63ac:	b538      	push	{r3, r4, r5, lr}
    63ae:	fb01 f102 	mul.w	r1, r1, r2
    63b2:	f7fe fba7 	bl	4b04 <_malloc_r>
    63b6:	4604      	mov	r4, r0
    63b8:	b1f8      	cbz	r0, 63fa <_calloc_r+0x4e>
    63ba:	f850 2c04 	ldr.w	r2, [r0, #-4]
    63be:	f022 0203 	bic.w	r2, r2, #3
    63c2:	3a04      	subs	r2, #4
    63c4:	2a24      	cmp	r2, #36	; 0x24
    63c6:	d81a      	bhi.n	63fe <_calloc_r+0x52>
    63c8:	2a13      	cmp	r2, #19
    63ca:	4603      	mov	r3, r0
    63cc:	d90f      	bls.n	63ee <_calloc_r+0x42>
    63ce:	2100      	movs	r1, #0
    63d0:	f840 1b04 	str.w	r1, [r0], #4
    63d4:	1d03      	adds	r3, r0, #4
    63d6:	2a1b      	cmp	r2, #27
    63d8:	6061      	str	r1, [r4, #4]
    63da:	d908      	bls.n	63ee <_calloc_r+0x42>
    63dc:	1d1d      	adds	r5, r3, #4
    63de:	6041      	str	r1, [r0, #4]
    63e0:	6059      	str	r1, [r3, #4]
    63e2:	1d2b      	adds	r3, r5, #4
    63e4:	2a24      	cmp	r2, #36	; 0x24
    63e6:	bf02      	ittt	eq
    63e8:	6069      	streq	r1, [r5, #4]
    63ea:	6059      	streq	r1, [r3, #4]
    63ec:	3308      	addeq	r3, #8
    63ee:	461a      	mov	r2, r3
    63f0:	2100      	movs	r1, #0
    63f2:	f842 1b04 	str.w	r1, [r2], #4
    63f6:	6059      	str	r1, [r3, #4]
    63f8:	6051      	str	r1, [r2, #4]
    63fa:	4620      	mov	r0, r4
    63fc:	bd38      	pop	{r3, r4, r5, pc}
    63fe:	2100      	movs	r1, #0
    6400:	f7fb f86e 	bl	14e0 <memset>
    6404:	4620      	mov	r0, r4
    6406:	bd38      	pop	{r3, r4, r5, pc}

00006408 <_close_r>:
    6408:	b538      	push	{r3, r4, r5, lr}
    640a:	f240 54e4 	movw	r4, #1508	; 0x5e4
    640e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6412:	4605      	mov	r5, r0
    6414:	4608      	mov	r0, r1
    6416:	2300      	movs	r3, #0
    6418:	6023      	str	r3, [r4, #0]
    641a:	f7fa fc51 	bl	cc0 <_close>
    641e:	f1b0 3fff 	cmp.w	r0, #4294967295
    6422:	d000      	beq.n	6426 <_close_r+0x1e>
    6424:	bd38      	pop	{r3, r4, r5, pc}
    6426:	6823      	ldr	r3, [r4, #0]
    6428:	2b00      	cmp	r3, #0
    642a:	d0fb      	beq.n	6424 <_close_r+0x1c>
    642c:	602b      	str	r3, [r5, #0]
    642e:	bd38      	pop	{r3, r4, r5, pc}

00006430 <_fclose_r>:
    6430:	b570      	push	{r4, r5, r6, lr}
    6432:	4605      	mov	r5, r0
    6434:	460c      	mov	r4, r1
    6436:	2900      	cmp	r1, #0
    6438:	d04b      	beq.n	64d2 <_fclose_r+0xa2>
    643a:	f7fd fea9 	bl	4190 <__sfp_lock_acquire>
    643e:	b115      	cbz	r5, 6446 <_fclose_r+0x16>
    6440:	69ab      	ldr	r3, [r5, #24]
    6442:	2b00      	cmp	r3, #0
    6444:	d048      	beq.n	64d8 <_fclose_r+0xa8>
    6446:	f647 13e8 	movw	r3, #31208	; 0x79e8
    644a:	f2c0 0300 	movt	r3, #0
    644e:	429c      	cmp	r4, r3
    6450:	bf08      	it	eq
    6452:	686c      	ldreq	r4, [r5, #4]
    6454:	d00e      	beq.n	6474 <_fclose_r+0x44>
    6456:	f647 2308 	movw	r3, #31240	; 0x7a08
    645a:	f2c0 0300 	movt	r3, #0
    645e:	429c      	cmp	r4, r3
    6460:	bf08      	it	eq
    6462:	68ac      	ldreq	r4, [r5, #8]
    6464:	d006      	beq.n	6474 <_fclose_r+0x44>
    6466:	f647 2328 	movw	r3, #31272	; 0x7a28
    646a:	f2c0 0300 	movt	r3, #0
    646e:	429c      	cmp	r4, r3
    6470:	bf08      	it	eq
    6472:	68ec      	ldreq	r4, [r5, #12]
    6474:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    6478:	b33e      	cbz	r6, 64ca <_fclose_r+0x9a>
    647a:	4628      	mov	r0, r5
    647c:	4621      	mov	r1, r4
    647e:	f7fd fdcb 	bl	4018 <_fflush_r>
    6482:	6b23      	ldr	r3, [r4, #48]	; 0x30
    6484:	4606      	mov	r6, r0
    6486:	b13b      	cbz	r3, 6498 <_fclose_r+0x68>
    6488:	4628      	mov	r0, r5
    648a:	6a21      	ldr	r1, [r4, #32]
    648c:	4798      	blx	r3
    648e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    6492:	bf28      	it	cs
    6494:	f04f 36ff 	movcs.w	r6, #4294967295
    6498:	89a3      	ldrh	r3, [r4, #12]
    649a:	f013 0f80 	tst.w	r3, #128	; 0x80
    649e:	d11f      	bne.n	64e0 <_fclose_r+0xb0>
    64a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
    64a2:	b141      	cbz	r1, 64b6 <_fclose_r+0x86>
    64a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
    64a8:	4299      	cmp	r1, r3
    64aa:	d002      	beq.n	64b2 <_fclose_r+0x82>
    64ac:	4628      	mov	r0, r5
    64ae:	f7fd ffa7 	bl	4400 <_free_r>
    64b2:	2300      	movs	r3, #0
    64b4:	6363      	str	r3, [r4, #52]	; 0x34
    64b6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    64b8:	b121      	cbz	r1, 64c4 <_fclose_r+0x94>
    64ba:	4628      	mov	r0, r5
    64bc:	f7fd ffa0 	bl	4400 <_free_r>
    64c0:	2300      	movs	r3, #0
    64c2:	64a3      	str	r3, [r4, #72]	; 0x48
    64c4:	f04f 0300 	mov.w	r3, #0
    64c8:	81a3      	strh	r3, [r4, #12]
    64ca:	f7fd fe63 	bl	4194 <__sfp_lock_release>
    64ce:	4630      	mov	r0, r6
    64d0:	bd70      	pop	{r4, r5, r6, pc}
    64d2:	460e      	mov	r6, r1
    64d4:	4630      	mov	r0, r6
    64d6:	bd70      	pop	{r4, r5, r6, pc}
    64d8:	4628      	mov	r0, r5
    64da:	f7fd ff0d 	bl	42f8 <__sinit>
    64de:	e7b2      	b.n	6446 <_fclose_r+0x16>
    64e0:	4628      	mov	r0, r5
    64e2:	6921      	ldr	r1, [r4, #16]
    64e4:	f7fd ff8c 	bl	4400 <_free_r>
    64e8:	e7da      	b.n	64a0 <_fclose_r+0x70>
    64ea:	bf00      	nop

000064ec <fclose>:
    64ec:	f240 0340 	movw	r3, #64	; 0x40
    64f0:	4601      	mov	r1, r0
    64f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64f6:	6818      	ldr	r0, [r3, #0]
    64f8:	e79a      	b.n	6430 <_fclose_r>
    64fa:	bf00      	nop

000064fc <_fstat_r>:
    64fc:	b538      	push	{r3, r4, r5, lr}
    64fe:	f240 54e4 	movw	r4, #1508	; 0x5e4
    6502:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6506:	4605      	mov	r5, r0
    6508:	4608      	mov	r0, r1
    650a:	4611      	mov	r1, r2
    650c:	2300      	movs	r3, #0
    650e:	6023      	str	r3, [r4, #0]
    6510:	f7fa fbdc 	bl	ccc <_fstat>
    6514:	f1b0 3fff 	cmp.w	r0, #4294967295
    6518:	d000      	beq.n	651c <_fstat_r+0x20>
    651a:	bd38      	pop	{r3, r4, r5, pc}
    651c:	6823      	ldr	r3, [r4, #0]
    651e:	2b00      	cmp	r3, #0
    6520:	d0fb      	beq.n	651a <_fstat_r+0x1e>
    6522:	602b      	str	r3, [r5, #0]
    6524:	bd38      	pop	{r3, r4, r5, pc}
    6526:	bf00      	nop

00006528 <_isatty_r>:
    6528:	b538      	push	{r3, r4, r5, lr}
    652a:	f240 54e4 	movw	r4, #1508	; 0x5e4
    652e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6532:	4605      	mov	r5, r0
    6534:	4608      	mov	r0, r1
    6536:	2300      	movs	r3, #0
    6538:	6023      	str	r3, [r4, #0]
    653a:	f7fa fbcd 	bl	cd8 <_isatty>
    653e:	f1b0 3fff 	cmp.w	r0, #4294967295
    6542:	d000      	beq.n	6546 <_isatty_r+0x1e>
    6544:	bd38      	pop	{r3, r4, r5, pc}
    6546:	6823      	ldr	r3, [r4, #0]
    6548:	2b00      	cmp	r3, #0
    654a:	d0fb      	beq.n	6544 <_isatty_r+0x1c>
    654c:	602b      	str	r3, [r5, #0]
    654e:	bd38      	pop	{r3, r4, r5, pc}

00006550 <_lseek_r>:
    6550:	b538      	push	{r3, r4, r5, lr}
    6552:	f240 54e4 	movw	r4, #1508	; 0x5e4
    6556:	f2c2 0400 	movt	r4, #8192	; 0x2000
    655a:	4605      	mov	r5, r0
    655c:	4608      	mov	r0, r1
    655e:	4611      	mov	r1, r2
    6560:	461a      	mov	r2, r3
    6562:	2300      	movs	r3, #0
    6564:	6023      	str	r3, [r4, #0]
    6566:	f7fa fbbb 	bl	ce0 <_lseek>
    656a:	f1b0 3fff 	cmp.w	r0, #4294967295
    656e:	d000      	beq.n	6572 <_lseek_r+0x22>
    6570:	bd38      	pop	{r3, r4, r5, pc}
    6572:	6823      	ldr	r3, [r4, #0]
    6574:	2b00      	cmp	r3, #0
    6576:	d0fb      	beq.n	6570 <_lseek_r+0x20>
    6578:	602b      	str	r3, [r5, #0]
    657a:	bd38      	pop	{r3, r4, r5, pc}

0000657c <_read_r>:
    657c:	b538      	push	{r3, r4, r5, lr}
    657e:	f240 54e4 	movw	r4, #1508	; 0x5e4
    6582:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6586:	4605      	mov	r5, r0
    6588:	4608      	mov	r0, r1
    658a:	4611      	mov	r1, r2
    658c:	461a      	mov	r2, r3
    658e:	2300      	movs	r3, #0
    6590:	6023      	str	r3, [r4, #0]
    6592:	f7fa fba9 	bl	ce8 <_read>
    6596:	f1b0 3fff 	cmp.w	r0, #4294967295
    659a:	d000      	beq.n	659e <_read_r+0x22>
    659c:	bd38      	pop	{r3, r4, r5, pc}
    659e:	6823      	ldr	r3, [r4, #0]
    65a0:	2b00      	cmp	r3, #0
    65a2:	d0fb      	beq.n	659c <_read_r+0x20>
    65a4:	602b      	str	r3, [r5, #0]
    65a6:	bd38      	pop	{r3, r4, r5, pc}

000065a8 <__aeabi_uidiv>:
    65a8:	1e4a      	subs	r2, r1, #1
    65aa:	bf08      	it	eq
    65ac:	4770      	bxeq	lr
    65ae:	f0c0 8124 	bcc.w	67fa <__aeabi_uidiv+0x252>
    65b2:	4288      	cmp	r0, r1
    65b4:	f240 8116 	bls.w	67e4 <__aeabi_uidiv+0x23c>
    65b8:	4211      	tst	r1, r2
    65ba:	f000 8117 	beq.w	67ec <__aeabi_uidiv+0x244>
    65be:	fab0 f380 	clz	r3, r0
    65c2:	fab1 f281 	clz	r2, r1
    65c6:	eba2 0303 	sub.w	r3, r2, r3
    65ca:	f1c3 031f 	rsb	r3, r3, #31
    65ce:	a204      	add	r2, pc, #16	; (adr r2, 65e0 <__aeabi_uidiv+0x38>)
    65d0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    65d4:	f04f 0200 	mov.w	r2, #0
    65d8:	469f      	mov	pc, r3
    65da:	bf00      	nop
    65dc:	f3af 8000 	nop.w
    65e0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    65e4:	bf00      	nop
    65e6:	eb42 0202 	adc.w	r2, r2, r2
    65ea:	bf28      	it	cs
    65ec:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    65f0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    65f4:	bf00      	nop
    65f6:	eb42 0202 	adc.w	r2, r2, r2
    65fa:	bf28      	it	cs
    65fc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    6600:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    6604:	bf00      	nop
    6606:	eb42 0202 	adc.w	r2, r2, r2
    660a:	bf28      	it	cs
    660c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    6610:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    6614:	bf00      	nop
    6616:	eb42 0202 	adc.w	r2, r2, r2
    661a:	bf28      	it	cs
    661c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    6620:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    6624:	bf00      	nop
    6626:	eb42 0202 	adc.w	r2, r2, r2
    662a:	bf28      	it	cs
    662c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    6630:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    6634:	bf00      	nop
    6636:	eb42 0202 	adc.w	r2, r2, r2
    663a:	bf28      	it	cs
    663c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    6640:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    6644:	bf00      	nop
    6646:	eb42 0202 	adc.w	r2, r2, r2
    664a:	bf28      	it	cs
    664c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    6650:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    6654:	bf00      	nop
    6656:	eb42 0202 	adc.w	r2, r2, r2
    665a:	bf28      	it	cs
    665c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    6660:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    6664:	bf00      	nop
    6666:	eb42 0202 	adc.w	r2, r2, r2
    666a:	bf28      	it	cs
    666c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    6670:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    6674:	bf00      	nop
    6676:	eb42 0202 	adc.w	r2, r2, r2
    667a:	bf28      	it	cs
    667c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    6680:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    6684:	bf00      	nop
    6686:	eb42 0202 	adc.w	r2, r2, r2
    668a:	bf28      	it	cs
    668c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    6690:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    6694:	bf00      	nop
    6696:	eb42 0202 	adc.w	r2, r2, r2
    669a:	bf28      	it	cs
    669c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    66a0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    66a4:	bf00      	nop
    66a6:	eb42 0202 	adc.w	r2, r2, r2
    66aa:	bf28      	it	cs
    66ac:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    66b0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    66b4:	bf00      	nop
    66b6:	eb42 0202 	adc.w	r2, r2, r2
    66ba:	bf28      	it	cs
    66bc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    66c0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    66c4:	bf00      	nop
    66c6:	eb42 0202 	adc.w	r2, r2, r2
    66ca:	bf28      	it	cs
    66cc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    66d0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    66d4:	bf00      	nop
    66d6:	eb42 0202 	adc.w	r2, r2, r2
    66da:	bf28      	it	cs
    66dc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    66e0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    66e4:	bf00      	nop
    66e6:	eb42 0202 	adc.w	r2, r2, r2
    66ea:	bf28      	it	cs
    66ec:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    66f0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    66f4:	bf00      	nop
    66f6:	eb42 0202 	adc.w	r2, r2, r2
    66fa:	bf28      	it	cs
    66fc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    6700:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    6704:	bf00      	nop
    6706:	eb42 0202 	adc.w	r2, r2, r2
    670a:	bf28      	it	cs
    670c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    6710:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    6714:	bf00      	nop
    6716:	eb42 0202 	adc.w	r2, r2, r2
    671a:	bf28      	it	cs
    671c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    6720:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    6724:	bf00      	nop
    6726:	eb42 0202 	adc.w	r2, r2, r2
    672a:	bf28      	it	cs
    672c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    6730:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    6734:	bf00      	nop
    6736:	eb42 0202 	adc.w	r2, r2, r2
    673a:	bf28      	it	cs
    673c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    6740:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    6744:	bf00      	nop
    6746:	eb42 0202 	adc.w	r2, r2, r2
    674a:	bf28      	it	cs
    674c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    6750:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    6754:	bf00      	nop
    6756:	eb42 0202 	adc.w	r2, r2, r2
    675a:	bf28      	it	cs
    675c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    6760:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    6764:	bf00      	nop
    6766:	eb42 0202 	adc.w	r2, r2, r2
    676a:	bf28      	it	cs
    676c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    6770:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    6774:	bf00      	nop
    6776:	eb42 0202 	adc.w	r2, r2, r2
    677a:	bf28      	it	cs
    677c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    6780:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    6784:	bf00      	nop
    6786:	eb42 0202 	adc.w	r2, r2, r2
    678a:	bf28      	it	cs
    678c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    6790:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    6794:	bf00      	nop
    6796:	eb42 0202 	adc.w	r2, r2, r2
    679a:	bf28      	it	cs
    679c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    67a0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    67a4:	bf00      	nop
    67a6:	eb42 0202 	adc.w	r2, r2, r2
    67aa:	bf28      	it	cs
    67ac:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    67b0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    67b4:	bf00      	nop
    67b6:	eb42 0202 	adc.w	r2, r2, r2
    67ba:	bf28      	it	cs
    67bc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    67c0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    67c4:	bf00      	nop
    67c6:	eb42 0202 	adc.w	r2, r2, r2
    67ca:	bf28      	it	cs
    67cc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    67d0:	ebb0 0f01 	cmp.w	r0, r1
    67d4:	bf00      	nop
    67d6:	eb42 0202 	adc.w	r2, r2, r2
    67da:	bf28      	it	cs
    67dc:	eba0 0001 	subcs.w	r0, r0, r1
    67e0:	4610      	mov	r0, r2
    67e2:	4770      	bx	lr
    67e4:	bf0c      	ite	eq
    67e6:	2001      	moveq	r0, #1
    67e8:	2000      	movne	r0, #0
    67ea:	4770      	bx	lr
    67ec:	fab1 f281 	clz	r2, r1
    67f0:	f1c2 021f 	rsb	r2, r2, #31
    67f4:	fa20 f002 	lsr.w	r0, r0, r2
    67f8:	4770      	bx	lr
    67fa:	b108      	cbz	r0, 6800 <__aeabi_uidiv+0x258>
    67fc:	f04f 30ff 	mov.w	r0, #4294967295
    6800:	f000 b80e 	b.w	6820 <__aeabi_idiv0>

00006804 <__aeabi_uidivmod>:
    6804:	2900      	cmp	r1, #0
    6806:	d0f8      	beq.n	67fa <__aeabi_uidiv+0x252>
    6808:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    680c:	f7ff fecc 	bl	65a8 <__aeabi_uidiv>
    6810:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    6814:	fb02 f300 	mul.w	r3, r2, r0
    6818:	eba1 0103 	sub.w	r1, r1, r3
    681c:	4770      	bx	lr
    681e:	bf00      	nop

00006820 <__aeabi_idiv0>:
    6820:	4770      	bx	lr
    6822:	bf00      	nop

00006824 <__aeabi_drsub>:
    6824:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    6828:	e002      	b.n	6830 <__adddf3>
    682a:	bf00      	nop

0000682c <__aeabi_dsub>:
    682c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00006830 <__adddf3>:
    6830:	b530      	push	{r4, r5, lr}
    6832:	ea4f 0441 	mov.w	r4, r1, lsl #1
    6836:	ea4f 0543 	mov.w	r5, r3, lsl #1
    683a:	ea94 0f05 	teq	r4, r5
    683e:	bf08      	it	eq
    6840:	ea90 0f02 	teqeq	r0, r2
    6844:	bf1f      	itttt	ne
    6846:	ea54 0c00 	orrsne.w	ip, r4, r0
    684a:	ea55 0c02 	orrsne.w	ip, r5, r2
    684e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    6852:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    6856:	f000 80e2 	beq.w	6a1e <__adddf3+0x1ee>
    685a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    685e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    6862:	bfb8      	it	lt
    6864:	426d      	neglt	r5, r5
    6866:	dd0c      	ble.n	6882 <__adddf3+0x52>
    6868:	442c      	add	r4, r5
    686a:	ea80 0202 	eor.w	r2, r0, r2
    686e:	ea81 0303 	eor.w	r3, r1, r3
    6872:	ea82 0000 	eor.w	r0, r2, r0
    6876:	ea83 0101 	eor.w	r1, r3, r1
    687a:	ea80 0202 	eor.w	r2, r0, r2
    687e:	ea81 0303 	eor.w	r3, r1, r3
    6882:	2d36      	cmp	r5, #54	; 0x36
    6884:	bf88      	it	hi
    6886:	bd30      	pophi	{r4, r5, pc}
    6888:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    688c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    6890:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    6894:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    6898:	d002      	beq.n	68a0 <__adddf3+0x70>
    689a:	4240      	negs	r0, r0
    689c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    68a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    68a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    68a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    68ac:	d002      	beq.n	68b4 <__adddf3+0x84>
    68ae:	4252      	negs	r2, r2
    68b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    68b4:	ea94 0f05 	teq	r4, r5
    68b8:	f000 80a7 	beq.w	6a0a <__adddf3+0x1da>
    68bc:	f1a4 0401 	sub.w	r4, r4, #1
    68c0:	f1d5 0e20 	rsbs	lr, r5, #32
    68c4:	db0d      	blt.n	68e2 <__adddf3+0xb2>
    68c6:	fa02 fc0e 	lsl.w	ip, r2, lr
    68ca:	fa22 f205 	lsr.w	r2, r2, r5
    68ce:	1880      	adds	r0, r0, r2
    68d0:	f141 0100 	adc.w	r1, r1, #0
    68d4:	fa03 f20e 	lsl.w	r2, r3, lr
    68d8:	1880      	adds	r0, r0, r2
    68da:	fa43 f305 	asr.w	r3, r3, r5
    68de:	4159      	adcs	r1, r3
    68e0:	e00e      	b.n	6900 <__adddf3+0xd0>
    68e2:	f1a5 0520 	sub.w	r5, r5, #32
    68e6:	f10e 0e20 	add.w	lr, lr, #32
    68ea:	2a01      	cmp	r2, #1
    68ec:	fa03 fc0e 	lsl.w	ip, r3, lr
    68f0:	bf28      	it	cs
    68f2:	f04c 0c02 	orrcs.w	ip, ip, #2
    68f6:	fa43 f305 	asr.w	r3, r3, r5
    68fa:	18c0      	adds	r0, r0, r3
    68fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    6900:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    6904:	d507      	bpl.n	6916 <__adddf3+0xe6>
    6906:	f04f 0e00 	mov.w	lr, #0
    690a:	f1dc 0c00 	rsbs	ip, ip, #0
    690e:	eb7e 0000 	sbcs.w	r0, lr, r0
    6912:	eb6e 0101 	sbc.w	r1, lr, r1
    6916:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    691a:	d31b      	bcc.n	6954 <__adddf3+0x124>
    691c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    6920:	d30c      	bcc.n	693c <__adddf3+0x10c>
    6922:	0849      	lsrs	r1, r1, #1
    6924:	ea5f 0030 	movs.w	r0, r0, rrx
    6928:	ea4f 0c3c 	mov.w	ip, ip, rrx
    692c:	f104 0401 	add.w	r4, r4, #1
    6930:	ea4f 5244 	mov.w	r2, r4, lsl #21
    6934:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    6938:	f080 809a 	bcs.w	6a70 <__adddf3+0x240>
    693c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    6940:	bf08      	it	eq
    6942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    6946:	f150 0000 	adcs.w	r0, r0, #0
    694a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    694e:	ea41 0105 	orr.w	r1, r1, r5
    6952:	bd30      	pop	{r4, r5, pc}
    6954:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    6958:	4140      	adcs	r0, r0
    695a:	eb41 0101 	adc.w	r1, r1, r1
    695e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    6962:	f1a4 0401 	sub.w	r4, r4, #1
    6966:	d1e9      	bne.n	693c <__adddf3+0x10c>
    6968:	f091 0f00 	teq	r1, #0
    696c:	bf04      	itt	eq
    696e:	4601      	moveq	r1, r0
    6970:	2000      	moveq	r0, #0
    6972:	fab1 f381 	clz	r3, r1
    6976:	bf08      	it	eq
    6978:	3320      	addeq	r3, #32
    697a:	f1a3 030b 	sub.w	r3, r3, #11
    697e:	f1b3 0220 	subs.w	r2, r3, #32
    6982:	da0c      	bge.n	699e <__adddf3+0x16e>
    6984:	320c      	adds	r2, #12
    6986:	dd08      	ble.n	699a <__adddf3+0x16a>
    6988:	f102 0c14 	add.w	ip, r2, #20
    698c:	f1c2 020c 	rsb	r2, r2, #12
    6990:	fa01 f00c 	lsl.w	r0, r1, ip
    6994:	fa21 f102 	lsr.w	r1, r1, r2
    6998:	e00c      	b.n	69b4 <__adddf3+0x184>
    699a:	f102 0214 	add.w	r2, r2, #20
    699e:	bfd8      	it	le
    69a0:	f1c2 0c20 	rsble	ip, r2, #32
    69a4:	fa01 f102 	lsl.w	r1, r1, r2
    69a8:	fa20 fc0c 	lsr.w	ip, r0, ip
    69ac:	bfdc      	itt	le
    69ae:	ea41 010c 	orrle.w	r1, r1, ip
    69b2:	4090      	lslle	r0, r2
    69b4:	1ae4      	subs	r4, r4, r3
    69b6:	bfa2      	ittt	ge
    69b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    69bc:	4329      	orrge	r1, r5
    69be:	bd30      	popge	{r4, r5, pc}
    69c0:	ea6f 0404 	mvn.w	r4, r4
    69c4:	3c1f      	subs	r4, #31
    69c6:	da1c      	bge.n	6a02 <__adddf3+0x1d2>
    69c8:	340c      	adds	r4, #12
    69ca:	dc0e      	bgt.n	69ea <__adddf3+0x1ba>
    69cc:	f104 0414 	add.w	r4, r4, #20
    69d0:	f1c4 0220 	rsb	r2, r4, #32
    69d4:	fa20 f004 	lsr.w	r0, r0, r4
    69d8:	fa01 f302 	lsl.w	r3, r1, r2
    69dc:	ea40 0003 	orr.w	r0, r0, r3
    69e0:	fa21 f304 	lsr.w	r3, r1, r4
    69e4:	ea45 0103 	orr.w	r1, r5, r3
    69e8:	bd30      	pop	{r4, r5, pc}
    69ea:	f1c4 040c 	rsb	r4, r4, #12
    69ee:	f1c4 0220 	rsb	r2, r4, #32
    69f2:	fa20 f002 	lsr.w	r0, r0, r2
    69f6:	fa01 f304 	lsl.w	r3, r1, r4
    69fa:	ea40 0003 	orr.w	r0, r0, r3
    69fe:	4629      	mov	r1, r5
    6a00:	bd30      	pop	{r4, r5, pc}
    6a02:	fa21 f004 	lsr.w	r0, r1, r4
    6a06:	4629      	mov	r1, r5
    6a08:	bd30      	pop	{r4, r5, pc}
    6a0a:	f094 0f00 	teq	r4, #0
    6a0e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    6a12:	bf06      	itte	eq
    6a14:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    6a18:	3401      	addeq	r4, #1
    6a1a:	3d01      	subne	r5, #1
    6a1c:	e74e      	b.n	68bc <__adddf3+0x8c>
    6a1e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    6a22:	bf18      	it	ne
    6a24:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    6a28:	d029      	beq.n	6a7e <__adddf3+0x24e>
    6a2a:	ea94 0f05 	teq	r4, r5
    6a2e:	bf08      	it	eq
    6a30:	ea90 0f02 	teqeq	r0, r2
    6a34:	d005      	beq.n	6a42 <__adddf3+0x212>
    6a36:	ea54 0c00 	orrs.w	ip, r4, r0
    6a3a:	bf04      	itt	eq
    6a3c:	4619      	moveq	r1, r3
    6a3e:	4610      	moveq	r0, r2
    6a40:	bd30      	pop	{r4, r5, pc}
    6a42:	ea91 0f03 	teq	r1, r3
    6a46:	bf1e      	ittt	ne
    6a48:	2100      	movne	r1, #0
    6a4a:	2000      	movne	r0, #0
    6a4c:	bd30      	popne	{r4, r5, pc}
    6a4e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    6a52:	d105      	bne.n	6a60 <__adddf3+0x230>
    6a54:	0040      	lsls	r0, r0, #1
    6a56:	4149      	adcs	r1, r1
    6a58:	bf28      	it	cs
    6a5a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    6a5e:	bd30      	pop	{r4, r5, pc}
    6a60:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    6a64:	bf3c      	itt	cc
    6a66:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    6a6a:	bd30      	popcc	{r4, r5, pc}
    6a6c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    6a70:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    6a74:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    6a78:	f04f 0000 	mov.w	r0, #0
    6a7c:	bd30      	pop	{r4, r5, pc}
    6a7e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    6a82:	bf1a      	itte	ne
    6a84:	4619      	movne	r1, r3
    6a86:	4610      	movne	r0, r2
    6a88:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    6a8c:	bf1c      	itt	ne
    6a8e:	460b      	movne	r3, r1
    6a90:	4602      	movne	r2, r0
    6a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    6a96:	bf06      	itte	eq
    6a98:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    6a9c:	ea91 0f03 	teqeq	r1, r3
    6aa0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    6aa4:	bd30      	pop	{r4, r5, pc}
    6aa6:	bf00      	nop

00006aa8 <__aeabi_ui2d>:
    6aa8:	f090 0f00 	teq	r0, #0
    6aac:	bf04      	itt	eq
    6aae:	2100      	moveq	r1, #0
    6ab0:	4770      	bxeq	lr
    6ab2:	b530      	push	{r4, r5, lr}
    6ab4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    6ab8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    6abc:	f04f 0500 	mov.w	r5, #0
    6ac0:	f04f 0100 	mov.w	r1, #0
    6ac4:	e750      	b.n	6968 <__adddf3+0x138>
    6ac6:	bf00      	nop

00006ac8 <__aeabi_i2d>:
    6ac8:	f090 0f00 	teq	r0, #0
    6acc:	bf04      	itt	eq
    6ace:	2100      	moveq	r1, #0
    6ad0:	4770      	bxeq	lr
    6ad2:	b530      	push	{r4, r5, lr}
    6ad4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    6ad8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    6adc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    6ae0:	bf48      	it	mi
    6ae2:	4240      	negmi	r0, r0
    6ae4:	f04f 0100 	mov.w	r1, #0
    6ae8:	e73e      	b.n	6968 <__adddf3+0x138>
    6aea:	bf00      	nop

00006aec <__aeabi_f2d>:
    6aec:	0042      	lsls	r2, r0, #1
    6aee:	ea4f 01e2 	mov.w	r1, r2, asr #3
    6af2:	ea4f 0131 	mov.w	r1, r1, rrx
    6af6:	ea4f 7002 	mov.w	r0, r2, lsl #28
    6afa:	bf1f      	itttt	ne
    6afc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    6b00:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    6b04:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    6b08:	4770      	bxne	lr
    6b0a:	f092 0f00 	teq	r2, #0
    6b0e:	bf14      	ite	ne
    6b10:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    6b14:	4770      	bxeq	lr
    6b16:	b530      	push	{r4, r5, lr}
    6b18:	f44f 7460 	mov.w	r4, #896	; 0x380
    6b1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    6b20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    6b24:	e720      	b.n	6968 <__adddf3+0x138>
    6b26:	bf00      	nop

00006b28 <__aeabi_ul2d>:
    6b28:	ea50 0201 	orrs.w	r2, r0, r1
    6b2c:	bf08      	it	eq
    6b2e:	4770      	bxeq	lr
    6b30:	b530      	push	{r4, r5, lr}
    6b32:	f04f 0500 	mov.w	r5, #0
    6b36:	e00a      	b.n	6b4e <__aeabi_l2d+0x16>

00006b38 <__aeabi_l2d>:
    6b38:	ea50 0201 	orrs.w	r2, r0, r1
    6b3c:	bf08      	it	eq
    6b3e:	4770      	bxeq	lr
    6b40:	b530      	push	{r4, r5, lr}
    6b42:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    6b46:	d502      	bpl.n	6b4e <__aeabi_l2d+0x16>
    6b48:	4240      	negs	r0, r0
    6b4a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    6b4e:	f44f 6480 	mov.w	r4, #1024	; 0x400
    6b52:	f104 0432 	add.w	r4, r4, #50	; 0x32
    6b56:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    6b5a:	f43f aedc 	beq.w	6916 <__adddf3+0xe6>
    6b5e:	f04f 0203 	mov.w	r2, #3
    6b62:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    6b66:	bf18      	it	ne
    6b68:	3203      	addne	r2, #3
    6b6a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    6b6e:	bf18      	it	ne
    6b70:	3203      	addne	r2, #3
    6b72:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    6b76:	f1c2 0320 	rsb	r3, r2, #32
    6b7a:	fa00 fc03 	lsl.w	ip, r0, r3
    6b7e:	fa20 f002 	lsr.w	r0, r0, r2
    6b82:	fa01 fe03 	lsl.w	lr, r1, r3
    6b86:	ea40 000e 	orr.w	r0, r0, lr
    6b8a:	fa21 f102 	lsr.w	r1, r1, r2
    6b8e:	4414      	add	r4, r2
    6b90:	e6c1      	b.n	6916 <__adddf3+0xe6>
    6b92:	bf00      	nop

00006b94 <__aeabi_dmul>:
    6b94:	b570      	push	{r4, r5, r6, lr}
    6b96:	f04f 0cff 	mov.w	ip, #255	; 0xff
    6b9a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    6b9e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    6ba2:	bf1d      	ittte	ne
    6ba4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    6ba8:	ea94 0f0c 	teqne	r4, ip
    6bac:	ea95 0f0c 	teqne	r5, ip
    6bb0:	f000 f8de 	bleq	6d70 <__aeabi_dmul+0x1dc>
    6bb4:	442c      	add	r4, r5
    6bb6:	ea81 0603 	eor.w	r6, r1, r3
    6bba:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    6bbe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    6bc2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    6bc6:	bf18      	it	ne
    6bc8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    6bcc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    6bd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    6bd4:	d038      	beq.n	6c48 <__aeabi_dmul+0xb4>
    6bd6:	fba0 ce02 	umull	ip, lr, r0, r2
    6bda:	f04f 0500 	mov.w	r5, #0
    6bde:	fbe1 e502 	umlal	lr, r5, r1, r2
    6be2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    6be6:	fbe0 e503 	umlal	lr, r5, r0, r3
    6bea:	f04f 0600 	mov.w	r6, #0
    6bee:	fbe1 5603 	umlal	r5, r6, r1, r3
    6bf2:	f09c 0f00 	teq	ip, #0
    6bf6:	bf18      	it	ne
    6bf8:	f04e 0e01 	orrne.w	lr, lr, #1
    6bfc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    6c00:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    6c04:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    6c08:	d204      	bcs.n	6c14 <__aeabi_dmul+0x80>
    6c0a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    6c0e:	416d      	adcs	r5, r5
    6c10:	eb46 0606 	adc.w	r6, r6, r6
    6c14:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    6c18:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    6c1c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    6c20:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    6c24:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    6c28:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    6c2c:	bf88      	it	hi
    6c2e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    6c32:	d81e      	bhi.n	6c72 <__aeabi_dmul+0xde>
    6c34:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    6c38:	bf08      	it	eq
    6c3a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    6c3e:	f150 0000 	adcs.w	r0, r0, #0
    6c42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    6c46:	bd70      	pop	{r4, r5, r6, pc}
    6c48:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    6c4c:	ea46 0101 	orr.w	r1, r6, r1
    6c50:	ea40 0002 	orr.w	r0, r0, r2
    6c54:	ea81 0103 	eor.w	r1, r1, r3
    6c58:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    6c5c:	bfc2      	ittt	gt
    6c5e:	ebd4 050c 	rsbsgt	r5, r4, ip
    6c62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    6c66:	bd70      	popgt	{r4, r5, r6, pc}
    6c68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    6c6c:	f04f 0e00 	mov.w	lr, #0
    6c70:	3c01      	subs	r4, #1
    6c72:	f300 80ab 	bgt.w	6dcc <__aeabi_dmul+0x238>
    6c76:	f114 0f36 	cmn.w	r4, #54	; 0x36
    6c7a:	bfde      	ittt	le
    6c7c:	2000      	movle	r0, #0
    6c7e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    6c82:	bd70      	pople	{r4, r5, r6, pc}
    6c84:	f1c4 0400 	rsb	r4, r4, #0
    6c88:	3c20      	subs	r4, #32
    6c8a:	da35      	bge.n	6cf8 <__aeabi_dmul+0x164>
    6c8c:	340c      	adds	r4, #12
    6c8e:	dc1b      	bgt.n	6cc8 <__aeabi_dmul+0x134>
    6c90:	f104 0414 	add.w	r4, r4, #20
    6c94:	f1c4 0520 	rsb	r5, r4, #32
    6c98:	fa00 f305 	lsl.w	r3, r0, r5
    6c9c:	fa20 f004 	lsr.w	r0, r0, r4
    6ca0:	fa01 f205 	lsl.w	r2, r1, r5
    6ca4:	ea40 0002 	orr.w	r0, r0, r2
    6ca8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    6cac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    6cb0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    6cb4:	fa21 f604 	lsr.w	r6, r1, r4
    6cb8:	eb42 0106 	adc.w	r1, r2, r6
    6cbc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    6cc0:	bf08      	it	eq
    6cc2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    6cc6:	bd70      	pop	{r4, r5, r6, pc}
    6cc8:	f1c4 040c 	rsb	r4, r4, #12
    6ccc:	f1c4 0520 	rsb	r5, r4, #32
    6cd0:	fa00 f304 	lsl.w	r3, r0, r4
    6cd4:	fa20 f005 	lsr.w	r0, r0, r5
    6cd8:	fa01 f204 	lsl.w	r2, r1, r4
    6cdc:	ea40 0002 	orr.w	r0, r0, r2
    6ce0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    6ce4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    6ce8:	f141 0100 	adc.w	r1, r1, #0
    6cec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    6cf0:	bf08      	it	eq
    6cf2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    6cf6:	bd70      	pop	{r4, r5, r6, pc}
    6cf8:	f1c4 0520 	rsb	r5, r4, #32
    6cfc:	fa00 f205 	lsl.w	r2, r0, r5
    6d00:	ea4e 0e02 	orr.w	lr, lr, r2
    6d04:	fa20 f304 	lsr.w	r3, r0, r4
    6d08:	fa01 f205 	lsl.w	r2, r1, r5
    6d0c:	ea43 0302 	orr.w	r3, r3, r2
    6d10:	fa21 f004 	lsr.w	r0, r1, r4
    6d14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    6d18:	fa21 f204 	lsr.w	r2, r1, r4
    6d1c:	ea20 0002 	bic.w	r0, r0, r2
    6d20:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    6d24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    6d28:	bf08      	it	eq
    6d2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    6d2e:	bd70      	pop	{r4, r5, r6, pc}
    6d30:	f094 0f00 	teq	r4, #0
    6d34:	d10f      	bne.n	6d56 <__aeabi_dmul+0x1c2>
    6d36:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    6d3a:	0040      	lsls	r0, r0, #1
    6d3c:	eb41 0101 	adc.w	r1, r1, r1
    6d40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    6d44:	bf08      	it	eq
    6d46:	3c01      	subeq	r4, #1
    6d48:	d0f7      	beq.n	6d3a <__aeabi_dmul+0x1a6>
    6d4a:	ea41 0106 	orr.w	r1, r1, r6
    6d4e:	f095 0f00 	teq	r5, #0
    6d52:	bf18      	it	ne
    6d54:	4770      	bxne	lr
    6d56:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    6d5a:	0052      	lsls	r2, r2, #1
    6d5c:	eb43 0303 	adc.w	r3, r3, r3
    6d60:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    6d64:	bf08      	it	eq
    6d66:	3d01      	subeq	r5, #1
    6d68:	d0f7      	beq.n	6d5a <__aeabi_dmul+0x1c6>
    6d6a:	ea43 0306 	orr.w	r3, r3, r6
    6d6e:	4770      	bx	lr
    6d70:	ea94 0f0c 	teq	r4, ip
    6d74:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    6d78:	bf18      	it	ne
    6d7a:	ea95 0f0c 	teqne	r5, ip
    6d7e:	d00c      	beq.n	6d9a <__aeabi_dmul+0x206>
    6d80:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    6d84:	bf18      	it	ne
    6d86:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    6d8a:	d1d1      	bne.n	6d30 <__aeabi_dmul+0x19c>
    6d8c:	ea81 0103 	eor.w	r1, r1, r3
    6d90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    6d94:	f04f 0000 	mov.w	r0, #0
    6d98:	bd70      	pop	{r4, r5, r6, pc}
    6d9a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    6d9e:	bf06      	itte	eq
    6da0:	4610      	moveq	r0, r2
    6da2:	4619      	moveq	r1, r3
    6da4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    6da8:	d019      	beq.n	6dde <__aeabi_dmul+0x24a>
    6daa:	ea94 0f0c 	teq	r4, ip
    6dae:	d102      	bne.n	6db6 <__aeabi_dmul+0x222>
    6db0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    6db4:	d113      	bne.n	6dde <__aeabi_dmul+0x24a>
    6db6:	ea95 0f0c 	teq	r5, ip
    6dba:	d105      	bne.n	6dc8 <__aeabi_dmul+0x234>
    6dbc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    6dc0:	bf1c      	itt	ne
    6dc2:	4610      	movne	r0, r2
    6dc4:	4619      	movne	r1, r3
    6dc6:	d10a      	bne.n	6dde <__aeabi_dmul+0x24a>
    6dc8:	ea81 0103 	eor.w	r1, r1, r3
    6dcc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    6dd0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    6dd4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    6dd8:	f04f 0000 	mov.w	r0, #0
    6ddc:	bd70      	pop	{r4, r5, r6, pc}
    6dde:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    6de2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    6de6:	bd70      	pop	{r4, r5, r6, pc}

00006de8 <__aeabi_ddiv>:
    6de8:	b570      	push	{r4, r5, r6, lr}
    6dea:	f04f 0cff 	mov.w	ip, #255	; 0xff
    6dee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    6df2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    6df6:	bf1d      	ittte	ne
    6df8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    6dfc:	ea94 0f0c 	teqne	r4, ip
    6e00:	ea95 0f0c 	teqne	r5, ip
    6e04:	f000 f8a7 	bleq	6f56 <__aeabi_ddiv+0x16e>
    6e08:	eba4 0405 	sub.w	r4, r4, r5
    6e0c:	ea81 0e03 	eor.w	lr, r1, r3
    6e10:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    6e14:	ea4f 3101 	mov.w	r1, r1, lsl #12
    6e18:	f000 8088 	beq.w	6f2c <__aeabi_ddiv+0x144>
    6e1c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    6e20:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    6e24:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    6e28:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    6e2c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6e30:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    6e34:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    6e38:	ea4f 2600 	mov.w	r6, r0, lsl #8
    6e3c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    6e40:	429d      	cmp	r5, r3
    6e42:	bf08      	it	eq
    6e44:	4296      	cmpeq	r6, r2
    6e46:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    6e4a:	f504 7440 	add.w	r4, r4, #768	; 0x300
    6e4e:	d202      	bcs.n	6e56 <__aeabi_ddiv+0x6e>
    6e50:	085b      	lsrs	r3, r3, #1
    6e52:	ea4f 0232 	mov.w	r2, r2, rrx
    6e56:	1ab6      	subs	r6, r6, r2
    6e58:	eb65 0503 	sbc.w	r5, r5, r3
    6e5c:	085b      	lsrs	r3, r3, #1
    6e5e:	ea4f 0232 	mov.w	r2, r2, rrx
    6e62:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    6e66:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    6e6a:	ebb6 0e02 	subs.w	lr, r6, r2
    6e6e:	eb75 0e03 	sbcs.w	lr, r5, r3
    6e72:	bf22      	ittt	cs
    6e74:	1ab6      	subcs	r6, r6, r2
    6e76:	4675      	movcs	r5, lr
    6e78:	ea40 000c 	orrcs.w	r0, r0, ip
    6e7c:	085b      	lsrs	r3, r3, #1
    6e7e:	ea4f 0232 	mov.w	r2, r2, rrx
    6e82:	ebb6 0e02 	subs.w	lr, r6, r2
    6e86:	eb75 0e03 	sbcs.w	lr, r5, r3
    6e8a:	bf22      	ittt	cs
    6e8c:	1ab6      	subcs	r6, r6, r2
    6e8e:	4675      	movcs	r5, lr
    6e90:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    6e94:	085b      	lsrs	r3, r3, #1
    6e96:	ea4f 0232 	mov.w	r2, r2, rrx
    6e9a:	ebb6 0e02 	subs.w	lr, r6, r2
    6e9e:	eb75 0e03 	sbcs.w	lr, r5, r3
    6ea2:	bf22      	ittt	cs
    6ea4:	1ab6      	subcs	r6, r6, r2
    6ea6:	4675      	movcs	r5, lr
    6ea8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    6eac:	085b      	lsrs	r3, r3, #1
    6eae:	ea4f 0232 	mov.w	r2, r2, rrx
    6eb2:	ebb6 0e02 	subs.w	lr, r6, r2
    6eb6:	eb75 0e03 	sbcs.w	lr, r5, r3
    6eba:	bf22      	ittt	cs
    6ebc:	1ab6      	subcs	r6, r6, r2
    6ebe:	4675      	movcs	r5, lr
    6ec0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    6ec4:	ea55 0e06 	orrs.w	lr, r5, r6
    6ec8:	d018      	beq.n	6efc <__aeabi_ddiv+0x114>
    6eca:	ea4f 1505 	mov.w	r5, r5, lsl #4
    6ece:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    6ed2:	ea4f 1606 	mov.w	r6, r6, lsl #4
    6ed6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6eda:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    6ede:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    6ee2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    6ee6:	d1c0      	bne.n	6e6a <__aeabi_ddiv+0x82>
    6ee8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    6eec:	d10b      	bne.n	6f06 <__aeabi_ddiv+0x11e>
    6eee:	ea41 0100 	orr.w	r1, r1, r0
    6ef2:	f04f 0000 	mov.w	r0, #0
    6ef6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    6efa:	e7b6      	b.n	6e6a <__aeabi_ddiv+0x82>
    6efc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    6f00:	bf04      	itt	eq
    6f02:	4301      	orreq	r1, r0
    6f04:	2000      	moveq	r0, #0
    6f06:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    6f0a:	bf88      	it	hi
    6f0c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    6f10:	f63f aeaf 	bhi.w	6c72 <__aeabi_dmul+0xde>
    6f14:	ebb5 0c03 	subs.w	ip, r5, r3
    6f18:	bf04      	itt	eq
    6f1a:	ebb6 0c02 	subseq.w	ip, r6, r2
    6f1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    6f22:	f150 0000 	adcs.w	r0, r0, #0
    6f26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    6f2a:	bd70      	pop	{r4, r5, r6, pc}
    6f2c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    6f30:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    6f34:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    6f38:	bfc2      	ittt	gt
    6f3a:	ebd4 050c 	rsbsgt	r5, r4, ip
    6f3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    6f42:	bd70      	popgt	{r4, r5, r6, pc}
    6f44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    6f48:	f04f 0e00 	mov.w	lr, #0
    6f4c:	3c01      	subs	r4, #1
    6f4e:	e690      	b.n	6c72 <__aeabi_dmul+0xde>
    6f50:	ea45 0e06 	orr.w	lr, r5, r6
    6f54:	e68d      	b.n	6c72 <__aeabi_dmul+0xde>
    6f56:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    6f5a:	ea94 0f0c 	teq	r4, ip
    6f5e:	bf08      	it	eq
    6f60:	ea95 0f0c 	teqeq	r5, ip
    6f64:	f43f af3b 	beq.w	6dde <__aeabi_dmul+0x24a>
    6f68:	ea94 0f0c 	teq	r4, ip
    6f6c:	d10a      	bne.n	6f84 <__aeabi_ddiv+0x19c>
    6f6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    6f72:	f47f af34 	bne.w	6dde <__aeabi_dmul+0x24a>
    6f76:	ea95 0f0c 	teq	r5, ip
    6f7a:	f47f af25 	bne.w	6dc8 <__aeabi_dmul+0x234>
    6f7e:	4610      	mov	r0, r2
    6f80:	4619      	mov	r1, r3
    6f82:	e72c      	b.n	6dde <__aeabi_dmul+0x24a>
    6f84:	ea95 0f0c 	teq	r5, ip
    6f88:	d106      	bne.n	6f98 <__aeabi_ddiv+0x1b0>
    6f8a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    6f8e:	f43f aefd 	beq.w	6d8c <__aeabi_dmul+0x1f8>
    6f92:	4610      	mov	r0, r2
    6f94:	4619      	mov	r1, r3
    6f96:	e722      	b.n	6dde <__aeabi_dmul+0x24a>
    6f98:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    6f9c:	bf18      	it	ne
    6f9e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    6fa2:	f47f aec5 	bne.w	6d30 <__aeabi_dmul+0x19c>
    6fa6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    6faa:	f47f af0d 	bne.w	6dc8 <__aeabi_dmul+0x234>
    6fae:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    6fb2:	f47f aeeb 	bne.w	6d8c <__aeabi_dmul+0x1f8>
    6fb6:	e712      	b.n	6dde <__aeabi_dmul+0x24a>

00006fb8 <__gedf2>:
    6fb8:	f04f 3cff 	mov.w	ip, #4294967295
    6fbc:	e006      	b.n	6fcc <__cmpdf2+0x4>
    6fbe:	bf00      	nop

00006fc0 <__ledf2>:
    6fc0:	f04f 0c01 	mov.w	ip, #1
    6fc4:	e002      	b.n	6fcc <__cmpdf2+0x4>
    6fc6:	bf00      	nop

00006fc8 <__cmpdf2>:
    6fc8:	f04f 0c01 	mov.w	ip, #1
    6fcc:	f84d cd04 	str.w	ip, [sp, #-4]!
    6fd0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    6fd4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    6fd8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    6fdc:	bf18      	it	ne
    6fde:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    6fe2:	d01b      	beq.n	701c <__cmpdf2+0x54>
    6fe4:	b001      	add	sp, #4
    6fe6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    6fea:	bf0c      	ite	eq
    6fec:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    6ff0:	ea91 0f03 	teqne	r1, r3
    6ff4:	bf02      	ittt	eq
    6ff6:	ea90 0f02 	teqeq	r0, r2
    6ffa:	2000      	moveq	r0, #0
    6ffc:	4770      	bxeq	lr
    6ffe:	f110 0f00 	cmn.w	r0, #0
    7002:	ea91 0f03 	teq	r1, r3
    7006:	bf58      	it	pl
    7008:	4299      	cmppl	r1, r3
    700a:	bf08      	it	eq
    700c:	4290      	cmpeq	r0, r2
    700e:	bf2c      	ite	cs
    7010:	17d8      	asrcs	r0, r3, #31
    7012:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    7016:	f040 0001 	orr.w	r0, r0, #1
    701a:	4770      	bx	lr
    701c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    7020:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    7024:	d102      	bne.n	702c <__cmpdf2+0x64>
    7026:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    702a:	d107      	bne.n	703c <__cmpdf2+0x74>
    702c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    7030:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    7034:	d1d6      	bne.n	6fe4 <__cmpdf2+0x1c>
    7036:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    703a:	d0d3      	beq.n	6fe4 <__cmpdf2+0x1c>
    703c:	f85d 0b04 	ldr.w	r0, [sp], #4
    7040:	4770      	bx	lr
    7042:	bf00      	nop

00007044 <__aeabi_cdrcmple>:
    7044:	4684      	mov	ip, r0
    7046:	4610      	mov	r0, r2
    7048:	4662      	mov	r2, ip
    704a:	468c      	mov	ip, r1
    704c:	4619      	mov	r1, r3
    704e:	4663      	mov	r3, ip
    7050:	e000      	b.n	7054 <__aeabi_cdcmpeq>
    7052:	bf00      	nop

00007054 <__aeabi_cdcmpeq>:
    7054:	b501      	push	{r0, lr}
    7056:	f7ff ffb7 	bl	6fc8 <__cmpdf2>
    705a:	2800      	cmp	r0, #0
    705c:	bf48      	it	mi
    705e:	f110 0f00 	cmnmi.w	r0, #0
    7062:	bd01      	pop	{r0, pc}

00007064 <__aeabi_dcmpeq>:
    7064:	f84d ed08 	str.w	lr, [sp, #-8]!
    7068:	f7ff fff4 	bl	7054 <__aeabi_cdcmpeq>
    706c:	bf0c      	ite	eq
    706e:	2001      	moveq	r0, #1
    7070:	2000      	movne	r0, #0
    7072:	f85d fb08 	ldr.w	pc, [sp], #8
    7076:	bf00      	nop

00007078 <__aeabi_dcmplt>:
    7078:	f84d ed08 	str.w	lr, [sp, #-8]!
    707c:	f7ff ffea 	bl	7054 <__aeabi_cdcmpeq>
    7080:	bf34      	ite	cc
    7082:	2001      	movcc	r0, #1
    7084:	2000      	movcs	r0, #0
    7086:	f85d fb08 	ldr.w	pc, [sp], #8
    708a:	bf00      	nop

0000708c <__aeabi_dcmple>:
    708c:	f84d ed08 	str.w	lr, [sp, #-8]!
    7090:	f7ff ffe0 	bl	7054 <__aeabi_cdcmpeq>
    7094:	bf94      	ite	ls
    7096:	2001      	movls	r0, #1
    7098:	2000      	movhi	r0, #0
    709a:	f85d fb08 	ldr.w	pc, [sp], #8
    709e:	bf00      	nop

000070a0 <__aeabi_dcmpge>:
    70a0:	f84d ed08 	str.w	lr, [sp, #-8]!
    70a4:	f7ff ffce 	bl	7044 <__aeabi_cdrcmple>
    70a8:	bf94      	ite	ls
    70aa:	2001      	movls	r0, #1
    70ac:	2000      	movhi	r0, #0
    70ae:	f85d fb08 	ldr.w	pc, [sp], #8
    70b2:	bf00      	nop

000070b4 <__aeabi_dcmpgt>:
    70b4:	f84d ed08 	str.w	lr, [sp, #-8]!
    70b8:	f7ff ffc4 	bl	7044 <__aeabi_cdrcmple>
    70bc:	bf34      	ite	cc
    70be:	2001      	movcc	r0, #1
    70c0:	2000      	movcs	r0, #0
    70c2:	f85d fb08 	ldr.w	pc, [sp], #8
    70c6:	bf00      	nop

000070c8 <__aeabi_d2iz>:
    70c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
    70cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    70d0:	d215      	bcs.n	70fe <__aeabi_d2iz+0x36>
    70d2:	d511      	bpl.n	70f8 <__aeabi_d2iz+0x30>
    70d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    70d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    70dc:	d912      	bls.n	7104 <__aeabi_d2iz+0x3c>
    70de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    70e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    70e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    70ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    70ee:	fa23 f002 	lsr.w	r0, r3, r2
    70f2:	bf18      	it	ne
    70f4:	4240      	negne	r0, r0
    70f6:	4770      	bx	lr
    70f8:	f04f 0000 	mov.w	r0, #0
    70fc:	4770      	bx	lr
    70fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    7102:	d105      	bne.n	7110 <__aeabi_d2iz+0x48>
    7104:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    7108:	bf08      	it	eq
    710a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    710e:	4770      	bx	lr
    7110:	f04f 0000 	mov.w	r0, #0
    7114:	4770      	bx	lr
    7116:	bf00      	nop

00007118 <__aeabi_uldivmod>:
    7118:	b94b      	cbnz	r3, 712e <__aeabi_uldivmod+0x16>
    711a:	b942      	cbnz	r2, 712e <__aeabi_uldivmod+0x16>
    711c:	2900      	cmp	r1, #0
    711e:	bf08      	it	eq
    7120:	2800      	cmpeq	r0, #0
    7122:	d002      	beq.n	712a <__aeabi_uldivmod+0x12>
    7124:	f04f 31ff 	mov.w	r1, #4294967295
    7128:	4608      	mov	r0, r1
    712a:	f7ff bb79 	b.w	6820 <__aeabi_idiv0>
    712e:	b082      	sub	sp, #8
    7130:	46ec      	mov	ip, sp
    7132:	e92d 5000 	stmdb	sp!, {ip, lr}
    7136:	f000 f805 	bl	7144 <__gnu_uldivmod_helper>
    713a:	f8dd e004 	ldr.w	lr, [sp, #4]
    713e:	b002      	add	sp, #8
    7140:	bc0c      	pop	{r2, r3}
    7142:	4770      	bx	lr

00007144 <__gnu_uldivmod_helper>:
    7144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7146:	4614      	mov	r4, r2
    7148:	461d      	mov	r5, r3
    714a:	4606      	mov	r6, r0
    714c:	460f      	mov	r7, r1
    714e:	f000 f9d7 	bl	7500 <__udivdi3>
    7152:	fb00 f505 	mul.w	r5, r0, r5
    7156:	fba0 2304 	umull	r2, r3, r0, r4
    715a:	fb04 5401 	mla	r4, r4, r1, r5
    715e:	18e3      	adds	r3, r4, r3
    7160:	1ab6      	subs	r6, r6, r2
    7162:	eb67 0703 	sbc.w	r7, r7, r3
    7166:	9b06      	ldr	r3, [sp, #24]
    7168:	e9c3 6700 	strd	r6, r7, [r3]
    716c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    716e:	bf00      	nop

00007170 <__gnu_ldivmod_helper>:
    7170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7172:	4614      	mov	r4, r2
    7174:	461d      	mov	r5, r3
    7176:	4606      	mov	r6, r0
    7178:	460f      	mov	r7, r1
    717a:	f000 f80f 	bl	719c <__divdi3>
    717e:	fb00 f505 	mul.w	r5, r0, r5
    7182:	fba0 2304 	umull	r2, r3, r0, r4
    7186:	fb04 5401 	mla	r4, r4, r1, r5
    718a:	18e3      	adds	r3, r4, r3
    718c:	1ab6      	subs	r6, r6, r2
    718e:	eb67 0703 	sbc.w	r7, r7, r3
    7192:	9b06      	ldr	r3, [sp, #24]
    7194:	e9c3 6700 	strd	r6, r7, [r3]
    7198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    719a:	bf00      	nop

0000719c <__divdi3>:
    719c:	2900      	cmp	r1, #0
    719e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71a2:	b085      	sub	sp, #20
    71a4:	f2c0 80c8 	blt.w	7338 <__divdi3+0x19c>
    71a8:	2600      	movs	r6, #0
    71aa:	2b00      	cmp	r3, #0
    71ac:	f2c0 80bf 	blt.w	732e <__divdi3+0x192>
    71b0:	4689      	mov	r9, r1
    71b2:	4614      	mov	r4, r2
    71b4:	4605      	mov	r5, r0
    71b6:	469b      	mov	fp, r3
    71b8:	2b00      	cmp	r3, #0
    71ba:	d14a      	bne.n	7252 <__divdi3+0xb6>
    71bc:	428a      	cmp	r2, r1
    71be:	d957      	bls.n	7270 <__divdi3+0xd4>
    71c0:	fab2 f382 	clz	r3, r2
    71c4:	b153      	cbz	r3, 71dc <__divdi3+0x40>
    71c6:	f1c3 0020 	rsb	r0, r3, #32
    71ca:	fa01 f903 	lsl.w	r9, r1, r3
    71ce:	fa25 f800 	lsr.w	r8, r5, r0
    71d2:	fa12 f403 	lsls.w	r4, r2, r3
    71d6:	409d      	lsls	r5, r3
    71d8:	ea48 0909 	orr.w	r9, r8, r9
    71dc:	0c27      	lsrs	r7, r4, #16
    71de:	4648      	mov	r0, r9
    71e0:	4639      	mov	r1, r7
    71e2:	fa1f fb84 	uxth.w	fp, r4
    71e6:	f7ff f9df 	bl	65a8 <__aeabi_uidiv>
    71ea:	4639      	mov	r1, r7
    71ec:	4682      	mov	sl, r0
    71ee:	4648      	mov	r0, r9
    71f0:	f7ff fb08 	bl	6804 <__aeabi_uidivmod>
    71f4:	0c2a      	lsrs	r2, r5, #16
    71f6:	fb0b f30a 	mul.w	r3, fp, sl
    71fa:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    71fe:	454b      	cmp	r3, r9
    7200:	d909      	bls.n	7216 <__divdi3+0x7a>
    7202:	eb19 0904 	adds.w	r9, r9, r4
    7206:	f10a 3aff 	add.w	sl, sl, #4294967295
    720a:	d204      	bcs.n	7216 <__divdi3+0x7a>
    720c:	454b      	cmp	r3, r9
    720e:	bf84      	itt	hi
    7210:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    7214:	44a1      	addhi	r9, r4
    7216:	ebc3 0909 	rsb	r9, r3, r9
    721a:	4639      	mov	r1, r7
    721c:	4648      	mov	r0, r9
    721e:	b2ad      	uxth	r5, r5
    7220:	f7ff f9c2 	bl	65a8 <__aeabi_uidiv>
    7224:	4639      	mov	r1, r7
    7226:	4680      	mov	r8, r0
    7228:	4648      	mov	r0, r9
    722a:	f7ff faeb 	bl	6804 <__aeabi_uidivmod>
    722e:	fb0b fb08 	mul.w	fp, fp, r8
    7232:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    7236:	45ab      	cmp	fp, r5
    7238:	d907      	bls.n	724a <__divdi3+0xae>
    723a:	192d      	adds	r5, r5, r4
    723c:	f108 38ff 	add.w	r8, r8, #4294967295
    7240:	d203      	bcs.n	724a <__divdi3+0xae>
    7242:	45ab      	cmp	fp, r5
    7244:	bf88      	it	hi
    7246:	f108 38ff 	addhi.w	r8, r8, #4294967295
    724a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    724e:	2700      	movs	r7, #0
    7250:	e003      	b.n	725a <__divdi3+0xbe>
    7252:	428b      	cmp	r3, r1
    7254:	d957      	bls.n	7306 <__divdi3+0x16a>
    7256:	2700      	movs	r7, #0
    7258:	46b8      	mov	r8, r7
    725a:	4642      	mov	r2, r8
    725c:	463b      	mov	r3, r7
    725e:	b116      	cbz	r6, 7266 <__divdi3+0xca>
    7260:	4252      	negs	r2, r2
    7262:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7266:	4619      	mov	r1, r3
    7268:	4610      	mov	r0, r2
    726a:	b005      	add	sp, #20
    726c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7270:	b922      	cbnz	r2, 727c <__divdi3+0xe0>
    7272:	4611      	mov	r1, r2
    7274:	2001      	movs	r0, #1
    7276:	f7ff f997 	bl	65a8 <__aeabi_uidiv>
    727a:	4604      	mov	r4, r0
    727c:	fab4 f884 	clz	r8, r4
    7280:	f1b8 0f00 	cmp.w	r8, #0
    7284:	d15e      	bne.n	7344 <__divdi3+0x1a8>
    7286:	ebc4 0809 	rsb	r8, r4, r9
    728a:	0c27      	lsrs	r7, r4, #16
    728c:	fa1f f984 	uxth.w	r9, r4
    7290:	2101      	movs	r1, #1
    7292:	9102      	str	r1, [sp, #8]
    7294:	4639      	mov	r1, r7
    7296:	4640      	mov	r0, r8
    7298:	f7ff f986 	bl	65a8 <__aeabi_uidiv>
    729c:	4639      	mov	r1, r7
    729e:	4682      	mov	sl, r0
    72a0:	4640      	mov	r0, r8
    72a2:	f7ff faaf 	bl	6804 <__aeabi_uidivmod>
    72a6:	ea4f 4815 	mov.w	r8, r5, lsr #16
    72aa:	fb09 f30a 	mul.w	r3, r9, sl
    72ae:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    72b2:	455b      	cmp	r3, fp
    72b4:	d909      	bls.n	72ca <__divdi3+0x12e>
    72b6:	eb1b 0b04 	adds.w	fp, fp, r4
    72ba:	f10a 3aff 	add.w	sl, sl, #4294967295
    72be:	d204      	bcs.n	72ca <__divdi3+0x12e>
    72c0:	455b      	cmp	r3, fp
    72c2:	bf84      	itt	hi
    72c4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    72c8:	44a3      	addhi	fp, r4
    72ca:	ebc3 0b0b 	rsb	fp, r3, fp
    72ce:	4639      	mov	r1, r7
    72d0:	4658      	mov	r0, fp
    72d2:	b2ad      	uxth	r5, r5
    72d4:	f7ff f968 	bl	65a8 <__aeabi_uidiv>
    72d8:	4639      	mov	r1, r7
    72da:	4680      	mov	r8, r0
    72dc:	4658      	mov	r0, fp
    72de:	f7ff fa91 	bl	6804 <__aeabi_uidivmod>
    72e2:	fb09 f908 	mul.w	r9, r9, r8
    72e6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    72ea:	45a9      	cmp	r9, r5
    72ec:	d907      	bls.n	72fe <__divdi3+0x162>
    72ee:	192d      	adds	r5, r5, r4
    72f0:	f108 38ff 	add.w	r8, r8, #4294967295
    72f4:	d203      	bcs.n	72fe <__divdi3+0x162>
    72f6:	45a9      	cmp	r9, r5
    72f8:	bf88      	it	hi
    72fa:	f108 38ff 	addhi.w	r8, r8, #4294967295
    72fe:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    7302:	9f02      	ldr	r7, [sp, #8]
    7304:	e7a9      	b.n	725a <__divdi3+0xbe>
    7306:	fab3 f783 	clz	r7, r3
    730a:	2f00      	cmp	r7, #0
    730c:	d168      	bne.n	73e0 <__divdi3+0x244>
    730e:	428b      	cmp	r3, r1
    7310:	bf2c      	ite	cs
    7312:	f04f 0900 	movcs.w	r9, #0
    7316:	f04f 0901 	movcc.w	r9, #1
    731a:	4282      	cmp	r2, r0
    731c:	bf8c      	ite	hi
    731e:	464c      	movhi	r4, r9
    7320:	f049 0401 	orrls.w	r4, r9, #1
    7324:	2c00      	cmp	r4, #0
    7326:	d096      	beq.n	7256 <__divdi3+0xba>
    7328:	f04f 0801 	mov.w	r8, #1
    732c:	e795      	b.n	725a <__divdi3+0xbe>
    732e:	4252      	negs	r2, r2
    7330:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7334:	43f6      	mvns	r6, r6
    7336:	e73b      	b.n	71b0 <__divdi3+0x14>
    7338:	4240      	negs	r0, r0
    733a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    733e:	f04f 36ff 	mov.w	r6, #4294967295
    7342:	e732      	b.n	71aa <__divdi3+0xe>
    7344:	fa04 f408 	lsl.w	r4, r4, r8
    7348:	f1c8 0720 	rsb	r7, r8, #32
    734c:	fa35 f307 	lsrs.w	r3, r5, r7
    7350:	fa29 fa07 	lsr.w	sl, r9, r7
    7354:	0c27      	lsrs	r7, r4, #16
    7356:	fa09 fb08 	lsl.w	fp, r9, r8
    735a:	4639      	mov	r1, r7
    735c:	4650      	mov	r0, sl
    735e:	ea43 020b 	orr.w	r2, r3, fp
    7362:	9202      	str	r2, [sp, #8]
    7364:	f7ff f920 	bl	65a8 <__aeabi_uidiv>
    7368:	4639      	mov	r1, r7
    736a:	fa1f f984 	uxth.w	r9, r4
    736e:	4683      	mov	fp, r0
    7370:	4650      	mov	r0, sl
    7372:	f7ff fa47 	bl	6804 <__aeabi_uidivmod>
    7376:	9802      	ldr	r0, [sp, #8]
    7378:	fb09 f20b 	mul.w	r2, r9, fp
    737c:	0c03      	lsrs	r3, r0, #16
    737e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    7382:	429a      	cmp	r2, r3
    7384:	d904      	bls.n	7390 <__divdi3+0x1f4>
    7386:	191b      	adds	r3, r3, r4
    7388:	f10b 3bff 	add.w	fp, fp, #4294967295
    738c:	f0c0 80b1 	bcc.w	74f2 <__divdi3+0x356>
    7390:	1a9b      	subs	r3, r3, r2
    7392:	4639      	mov	r1, r7
    7394:	4618      	mov	r0, r3
    7396:	9301      	str	r3, [sp, #4]
    7398:	f7ff f906 	bl	65a8 <__aeabi_uidiv>
    739c:	9901      	ldr	r1, [sp, #4]
    739e:	4682      	mov	sl, r0
    73a0:	4608      	mov	r0, r1
    73a2:	4639      	mov	r1, r7
    73a4:	f7ff fa2e 	bl	6804 <__aeabi_uidivmod>
    73a8:	f8dd c008 	ldr.w	ip, [sp, #8]
    73ac:	fb09 f30a 	mul.w	r3, r9, sl
    73b0:	fa1f f08c 	uxth.w	r0, ip
    73b4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    73b8:	4293      	cmp	r3, r2
    73ba:	d908      	bls.n	73ce <__divdi3+0x232>
    73bc:	1912      	adds	r2, r2, r4
    73be:	f10a 3aff 	add.w	sl, sl, #4294967295
    73c2:	d204      	bcs.n	73ce <__divdi3+0x232>
    73c4:	4293      	cmp	r3, r2
    73c6:	bf84      	itt	hi
    73c8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    73cc:	1912      	addhi	r2, r2, r4
    73ce:	fa05 f508 	lsl.w	r5, r5, r8
    73d2:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    73d6:	ebc3 0802 	rsb	r8, r3, r2
    73da:	f8cd e008 	str.w	lr, [sp, #8]
    73de:	e759      	b.n	7294 <__divdi3+0xf8>
    73e0:	f1c7 0020 	rsb	r0, r7, #32
    73e4:	fa03 fa07 	lsl.w	sl, r3, r7
    73e8:	40c2      	lsrs	r2, r0
    73ea:	fa35 f300 	lsrs.w	r3, r5, r0
    73ee:	ea42 0b0a 	orr.w	fp, r2, sl
    73f2:	fa21 f800 	lsr.w	r8, r1, r0
    73f6:	fa01 f907 	lsl.w	r9, r1, r7
    73fa:	4640      	mov	r0, r8
    73fc:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    7400:	ea43 0109 	orr.w	r1, r3, r9
    7404:	9102      	str	r1, [sp, #8]
    7406:	4651      	mov	r1, sl
    7408:	fa1f f28b 	uxth.w	r2, fp
    740c:	9203      	str	r2, [sp, #12]
    740e:	f7ff f8cb 	bl	65a8 <__aeabi_uidiv>
    7412:	4651      	mov	r1, sl
    7414:	4681      	mov	r9, r0
    7416:	4640      	mov	r0, r8
    7418:	f7ff f9f4 	bl	6804 <__aeabi_uidivmod>
    741c:	9b03      	ldr	r3, [sp, #12]
    741e:	f8dd c008 	ldr.w	ip, [sp, #8]
    7422:	fb03 f209 	mul.w	r2, r3, r9
    7426:	ea4f 401c 	mov.w	r0, ip, lsr #16
    742a:	fa14 f307 	lsls.w	r3, r4, r7
    742e:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    7432:	42a2      	cmp	r2, r4
    7434:	d904      	bls.n	7440 <__divdi3+0x2a4>
    7436:	eb14 040b 	adds.w	r4, r4, fp
    743a:	f109 39ff 	add.w	r9, r9, #4294967295
    743e:	d352      	bcc.n	74e6 <__divdi3+0x34a>
    7440:	1aa4      	subs	r4, r4, r2
    7442:	4651      	mov	r1, sl
    7444:	4620      	mov	r0, r4
    7446:	9301      	str	r3, [sp, #4]
    7448:	f7ff f8ae 	bl	65a8 <__aeabi_uidiv>
    744c:	4651      	mov	r1, sl
    744e:	4680      	mov	r8, r0
    7450:	4620      	mov	r0, r4
    7452:	f7ff f9d7 	bl	6804 <__aeabi_uidivmod>
    7456:	9803      	ldr	r0, [sp, #12]
    7458:	f8dd c008 	ldr.w	ip, [sp, #8]
    745c:	fb00 f208 	mul.w	r2, r0, r8
    7460:	fa1f f38c 	uxth.w	r3, ip
    7464:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    7468:	9b01      	ldr	r3, [sp, #4]
    746a:	4282      	cmp	r2, r0
    746c:	d904      	bls.n	7478 <__divdi3+0x2dc>
    746e:	eb10 000b 	adds.w	r0, r0, fp
    7472:	f108 38ff 	add.w	r8, r8, #4294967295
    7476:	d330      	bcc.n	74da <__divdi3+0x33e>
    7478:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    747c:	fa1f fc83 	uxth.w	ip, r3
    7480:	0c1b      	lsrs	r3, r3, #16
    7482:	1a80      	subs	r0, r0, r2
    7484:	fa1f fe88 	uxth.w	lr, r8
    7488:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    748c:	fb0c f90e 	mul.w	r9, ip, lr
    7490:	fb0c fc0a 	mul.w	ip, ip, sl
    7494:	fb03 c10e 	mla	r1, r3, lr, ip
    7498:	fb03 f20a 	mul.w	r2, r3, sl
    749c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    74a0:	458c      	cmp	ip, r1
    74a2:	bf88      	it	hi
    74a4:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    74a8:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    74ac:	4570      	cmp	r0, lr
    74ae:	d310      	bcc.n	74d2 <__divdi3+0x336>
    74b0:	fa1f f989 	uxth.w	r9, r9
    74b4:	fa05 f707 	lsl.w	r7, r5, r7
    74b8:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    74bc:	bf14      	ite	ne
    74be:	2200      	movne	r2, #0
    74c0:	2201      	moveq	r2, #1
    74c2:	4287      	cmp	r7, r0
    74c4:	bf2c      	ite	cs
    74c6:	2700      	movcs	r7, #0
    74c8:	f002 0701 	andcc.w	r7, r2, #1
    74cc:	2f00      	cmp	r7, #0
    74ce:	f43f aec4 	beq.w	725a <__divdi3+0xbe>
    74d2:	f108 38ff 	add.w	r8, r8, #4294967295
    74d6:	2700      	movs	r7, #0
    74d8:	e6bf      	b.n	725a <__divdi3+0xbe>
    74da:	4282      	cmp	r2, r0
    74dc:	bf84      	itt	hi
    74de:	4458      	addhi	r0, fp
    74e0:	f108 38ff 	addhi.w	r8, r8, #4294967295
    74e4:	e7c8      	b.n	7478 <__divdi3+0x2dc>
    74e6:	42a2      	cmp	r2, r4
    74e8:	bf84      	itt	hi
    74ea:	f109 39ff 	addhi.w	r9, r9, #4294967295
    74ee:	445c      	addhi	r4, fp
    74f0:	e7a6      	b.n	7440 <__divdi3+0x2a4>
    74f2:	429a      	cmp	r2, r3
    74f4:	bf84      	itt	hi
    74f6:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    74fa:	191b      	addhi	r3, r3, r4
    74fc:	e748      	b.n	7390 <__divdi3+0x1f4>
    74fe:	bf00      	nop

00007500 <__udivdi3>:
    7500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7504:	460c      	mov	r4, r1
    7506:	b083      	sub	sp, #12
    7508:	4680      	mov	r8, r0
    750a:	4616      	mov	r6, r2
    750c:	4689      	mov	r9, r1
    750e:	461f      	mov	r7, r3
    7510:	4615      	mov	r5, r2
    7512:	468a      	mov	sl, r1
    7514:	2b00      	cmp	r3, #0
    7516:	d14b      	bne.n	75b0 <__udivdi3+0xb0>
    7518:	428a      	cmp	r2, r1
    751a:	d95c      	bls.n	75d6 <__udivdi3+0xd6>
    751c:	fab2 f382 	clz	r3, r2
    7520:	b15b      	cbz	r3, 753a <__udivdi3+0x3a>
    7522:	f1c3 0020 	rsb	r0, r3, #32
    7526:	fa01 fa03 	lsl.w	sl, r1, r3
    752a:	fa28 f200 	lsr.w	r2, r8, r0
    752e:	fa16 f503 	lsls.w	r5, r6, r3
    7532:	fa08 f803 	lsl.w	r8, r8, r3
    7536:	ea42 0a0a 	orr.w	sl, r2, sl
    753a:	0c2e      	lsrs	r6, r5, #16
    753c:	4650      	mov	r0, sl
    753e:	4631      	mov	r1, r6
    7540:	b2af      	uxth	r7, r5
    7542:	f7ff f831 	bl	65a8 <__aeabi_uidiv>
    7546:	4631      	mov	r1, r6
    7548:	ea4f 4418 	mov.w	r4, r8, lsr #16
    754c:	4681      	mov	r9, r0
    754e:	4650      	mov	r0, sl
    7550:	f7ff f958 	bl	6804 <__aeabi_uidivmod>
    7554:	fb07 f309 	mul.w	r3, r7, r9
    7558:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    755c:	4553      	cmp	r3, sl
    755e:	d909      	bls.n	7574 <__udivdi3+0x74>
    7560:	eb1a 0a05 	adds.w	sl, sl, r5
    7564:	f109 39ff 	add.w	r9, r9, #4294967295
    7568:	d204      	bcs.n	7574 <__udivdi3+0x74>
    756a:	4553      	cmp	r3, sl
    756c:	bf84      	itt	hi
    756e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    7572:	44aa      	addhi	sl, r5
    7574:	ebc3 0a0a 	rsb	sl, r3, sl
    7578:	4631      	mov	r1, r6
    757a:	4650      	mov	r0, sl
    757c:	fa1f f888 	uxth.w	r8, r8
    7580:	f7ff f812 	bl	65a8 <__aeabi_uidiv>
    7584:	4631      	mov	r1, r6
    7586:	4604      	mov	r4, r0
    7588:	4650      	mov	r0, sl
    758a:	f7ff f93b 	bl	6804 <__aeabi_uidivmod>
    758e:	fb07 f704 	mul.w	r7, r7, r4
    7592:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    7596:	4547      	cmp	r7, r8
    7598:	d906      	bls.n	75a8 <__udivdi3+0xa8>
    759a:	3c01      	subs	r4, #1
    759c:	eb18 0805 	adds.w	r8, r8, r5
    75a0:	d202      	bcs.n	75a8 <__udivdi3+0xa8>
    75a2:	4547      	cmp	r7, r8
    75a4:	bf88      	it	hi
    75a6:	3c01      	subhi	r4, #1
    75a8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    75ac:	2600      	movs	r6, #0
    75ae:	e05c      	b.n	766a <__udivdi3+0x16a>
    75b0:	428b      	cmp	r3, r1
    75b2:	d858      	bhi.n	7666 <__udivdi3+0x166>
    75b4:	fab3 f683 	clz	r6, r3
    75b8:	2e00      	cmp	r6, #0
    75ba:	d15b      	bne.n	7674 <__udivdi3+0x174>
    75bc:	428b      	cmp	r3, r1
    75be:	bf2c      	ite	cs
    75c0:	2200      	movcs	r2, #0
    75c2:	2201      	movcc	r2, #1
    75c4:	4285      	cmp	r5, r0
    75c6:	bf8c      	ite	hi
    75c8:	4615      	movhi	r5, r2
    75ca:	f042 0501 	orrls.w	r5, r2, #1
    75ce:	2d00      	cmp	r5, #0
    75d0:	d049      	beq.n	7666 <__udivdi3+0x166>
    75d2:	2401      	movs	r4, #1
    75d4:	e049      	b.n	766a <__udivdi3+0x16a>
    75d6:	b922      	cbnz	r2, 75e2 <__udivdi3+0xe2>
    75d8:	4611      	mov	r1, r2
    75da:	2001      	movs	r0, #1
    75dc:	f7fe ffe4 	bl	65a8 <__aeabi_uidiv>
    75e0:	4605      	mov	r5, r0
    75e2:	fab5 f685 	clz	r6, r5
    75e6:	2e00      	cmp	r6, #0
    75e8:	f040 80ba 	bne.w	7760 <__udivdi3+0x260>
    75ec:	1b64      	subs	r4, r4, r5
    75ee:	0c2f      	lsrs	r7, r5, #16
    75f0:	fa1f fa85 	uxth.w	sl, r5
    75f4:	2601      	movs	r6, #1
    75f6:	4639      	mov	r1, r7
    75f8:	4620      	mov	r0, r4
    75fa:	f7fe ffd5 	bl	65a8 <__aeabi_uidiv>
    75fe:	4639      	mov	r1, r7
    7600:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    7604:	4681      	mov	r9, r0
    7606:	4620      	mov	r0, r4
    7608:	f7ff f8fc 	bl	6804 <__aeabi_uidivmod>
    760c:	fb0a f309 	mul.w	r3, sl, r9
    7610:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    7614:	455b      	cmp	r3, fp
    7616:	d909      	bls.n	762c <__udivdi3+0x12c>
    7618:	eb1b 0b05 	adds.w	fp, fp, r5
    761c:	f109 39ff 	add.w	r9, r9, #4294967295
    7620:	d204      	bcs.n	762c <__udivdi3+0x12c>
    7622:	455b      	cmp	r3, fp
    7624:	bf84      	itt	hi
    7626:	f109 39ff 	addhi.w	r9, r9, #4294967295
    762a:	44ab      	addhi	fp, r5
    762c:	ebc3 0b0b 	rsb	fp, r3, fp
    7630:	4639      	mov	r1, r7
    7632:	4658      	mov	r0, fp
    7634:	fa1f f888 	uxth.w	r8, r8
    7638:	f7fe ffb6 	bl	65a8 <__aeabi_uidiv>
    763c:	4639      	mov	r1, r7
    763e:	4604      	mov	r4, r0
    7640:	4658      	mov	r0, fp
    7642:	f7ff f8df 	bl	6804 <__aeabi_uidivmod>
    7646:	fb0a fa04 	mul.w	sl, sl, r4
    764a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    764e:	45c2      	cmp	sl, r8
    7650:	d906      	bls.n	7660 <__udivdi3+0x160>
    7652:	3c01      	subs	r4, #1
    7654:	eb18 0805 	adds.w	r8, r8, r5
    7658:	d202      	bcs.n	7660 <__udivdi3+0x160>
    765a:	45c2      	cmp	sl, r8
    765c:	bf88      	it	hi
    765e:	3c01      	subhi	r4, #1
    7660:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    7664:	e001      	b.n	766a <__udivdi3+0x16a>
    7666:	2600      	movs	r6, #0
    7668:	4634      	mov	r4, r6
    766a:	4631      	mov	r1, r6
    766c:	4620      	mov	r0, r4
    766e:	b003      	add	sp, #12
    7670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7674:	f1c6 0020 	rsb	r0, r6, #32
    7678:	40b3      	lsls	r3, r6
    767a:	fa32 f700 	lsrs.w	r7, r2, r0
    767e:	fa21 fb00 	lsr.w	fp, r1, r0
    7682:	431f      	orrs	r7, r3
    7684:	fa14 f206 	lsls.w	r2, r4, r6
    7688:	fa28 f100 	lsr.w	r1, r8, r0
    768c:	4658      	mov	r0, fp
    768e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    7692:	4311      	orrs	r1, r2
    7694:	9100      	str	r1, [sp, #0]
    7696:	4651      	mov	r1, sl
    7698:	b2bb      	uxth	r3, r7
    769a:	9301      	str	r3, [sp, #4]
    769c:	f7fe ff84 	bl	65a8 <__aeabi_uidiv>
    76a0:	4651      	mov	r1, sl
    76a2:	40b5      	lsls	r5, r6
    76a4:	4681      	mov	r9, r0
    76a6:	4658      	mov	r0, fp
    76a8:	f7ff f8ac 	bl	6804 <__aeabi_uidivmod>
    76ac:	9c01      	ldr	r4, [sp, #4]
    76ae:	9800      	ldr	r0, [sp, #0]
    76b0:	fb04 f309 	mul.w	r3, r4, r9
    76b4:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    76b8:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    76bc:	455b      	cmp	r3, fp
    76be:	d905      	bls.n	76cc <__udivdi3+0x1cc>
    76c0:	eb1b 0b07 	adds.w	fp, fp, r7
    76c4:	f109 39ff 	add.w	r9, r9, #4294967295
    76c8:	f0c0 808e 	bcc.w	77e8 <__udivdi3+0x2e8>
    76cc:	ebc3 0b0b 	rsb	fp, r3, fp
    76d0:	4651      	mov	r1, sl
    76d2:	4658      	mov	r0, fp
    76d4:	f7fe ff68 	bl	65a8 <__aeabi_uidiv>
    76d8:	4651      	mov	r1, sl
    76da:	4604      	mov	r4, r0
    76dc:	4658      	mov	r0, fp
    76de:	f7ff f891 	bl	6804 <__aeabi_uidivmod>
    76e2:	9801      	ldr	r0, [sp, #4]
    76e4:	9a00      	ldr	r2, [sp, #0]
    76e6:	fb00 f304 	mul.w	r3, r0, r4
    76ea:	fa1f fc82 	uxth.w	ip, r2
    76ee:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    76f2:	4293      	cmp	r3, r2
    76f4:	d906      	bls.n	7704 <__udivdi3+0x204>
    76f6:	3c01      	subs	r4, #1
    76f8:	19d2      	adds	r2, r2, r7
    76fa:	d203      	bcs.n	7704 <__udivdi3+0x204>
    76fc:	4293      	cmp	r3, r2
    76fe:	d901      	bls.n	7704 <__udivdi3+0x204>
    7700:	19d2      	adds	r2, r2, r7
    7702:	3c01      	subs	r4, #1
    7704:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    7708:	b2a8      	uxth	r0, r5
    770a:	1ad2      	subs	r2, r2, r3
    770c:	0c2d      	lsrs	r5, r5, #16
    770e:	fa1f fc84 	uxth.w	ip, r4
    7712:	0c23      	lsrs	r3, r4, #16
    7714:	fb00 f70c 	mul.w	r7, r0, ip
    7718:	fb00 fe03 	mul.w	lr, r0, r3
    771c:	fb05 e10c 	mla	r1, r5, ip, lr
    7720:	fb05 f503 	mul.w	r5, r5, r3
    7724:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    7728:	458e      	cmp	lr, r1
    772a:	bf88      	it	hi
    772c:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    7730:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    7734:	42aa      	cmp	r2, r5
    7736:	d310      	bcc.n	775a <__udivdi3+0x25a>
    7738:	b2bf      	uxth	r7, r7
    773a:	fa08 f606 	lsl.w	r6, r8, r6
    773e:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    7742:	bf14      	ite	ne
    7744:	f04f 0e00 	movne.w	lr, #0
    7748:	f04f 0e01 	moveq.w	lr, #1
    774c:	4296      	cmp	r6, r2
    774e:	bf2c      	ite	cs
    7750:	2600      	movcs	r6, #0
    7752:	f00e 0601 	andcc.w	r6, lr, #1
    7756:	2e00      	cmp	r6, #0
    7758:	d087      	beq.n	766a <__udivdi3+0x16a>
    775a:	3c01      	subs	r4, #1
    775c:	2600      	movs	r6, #0
    775e:	e784      	b.n	766a <__udivdi3+0x16a>
    7760:	40b5      	lsls	r5, r6
    7762:	f1c6 0120 	rsb	r1, r6, #32
    7766:	fa24 f901 	lsr.w	r9, r4, r1
    776a:	fa28 f201 	lsr.w	r2, r8, r1
    776e:	0c2f      	lsrs	r7, r5, #16
    7770:	40b4      	lsls	r4, r6
    7772:	4639      	mov	r1, r7
    7774:	4648      	mov	r0, r9
    7776:	4322      	orrs	r2, r4
    7778:	9200      	str	r2, [sp, #0]
    777a:	f7fe ff15 	bl	65a8 <__aeabi_uidiv>
    777e:	4639      	mov	r1, r7
    7780:	fa1f fa85 	uxth.w	sl, r5
    7784:	4683      	mov	fp, r0
    7786:	4648      	mov	r0, r9
    7788:	f7ff f83c 	bl	6804 <__aeabi_uidivmod>
    778c:	9b00      	ldr	r3, [sp, #0]
    778e:	0c1a      	lsrs	r2, r3, #16
    7790:	fb0a f30b 	mul.w	r3, sl, fp
    7794:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    7798:	42a3      	cmp	r3, r4
    779a:	d903      	bls.n	77a4 <__udivdi3+0x2a4>
    779c:	1964      	adds	r4, r4, r5
    779e:	f10b 3bff 	add.w	fp, fp, #4294967295
    77a2:	d327      	bcc.n	77f4 <__udivdi3+0x2f4>
    77a4:	1ae4      	subs	r4, r4, r3
    77a6:	4639      	mov	r1, r7
    77a8:	4620      	mov	r0, r4
    77aa:	f7fe fefd 	bl	65a8 <__aeabi_uidiv>
    77ae:	4639      	mov	r1, r7
    77b0:	4681      	mov	r9, r0
    77b2:	4620      	mov	r0, r4
    77b4:	f7ff f826 	bl	6804 <__aeabi_uidivmod>
    77b8:	9800      	ldr	r0, [sp, #0]
    77ba:	fb0a f309 	mul.w	r3, sl, r9
    77be:	fa1f fc80 	uxth.w	ip, r0
    77c2:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    77c6:	42a3      	cmp	r3, r4
    77c8:	d908      	bls.n	77dc <__udivdi3+0x2dc>
    77ca:	1964      	adds	r4, r4, r5
    77cc:	f109 39ff 	add.w	r9, r9, #4294967295
    77d0:	d204      	bcs.n	77dc <__udivdi3+0x2dc>
    77d2:	42a3      	cmp	r3, r4
    77d4:	bf84      	itt	hi
    77d6:	f109 39ff 	addhi.w	r9, r9, #4294967295
    77da:	1964      	addhi	r4, r4, r5
    77dc:	fa08 f806 	lsl.w	r8, r8, r6
    77e0:	1ae4      	subs	r4, r4, r3
    77e2:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    77e6:	e706      	b.n	75f6 <__udivdi3+0xf6>
    77e8:	455b      	cmp	r3, fp
    77ea:	bf84      	itt	hi
    77ec:	f109 39ff 	addhi.w	r9, r9, #4294967295
    77f0:	44bb      	addhi	fp, r7
    77f2:	e76b      	b.n	76cc <__udivdi3+0x1cc>
    77f4:	42a3      	cmp	r3, r4
    77f6:	bf84      	itt	hi
    77f8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    77fc:	1964      	addhi	r4, r4, r5
    77fe:	e7d1      	b.n	77a4 <__udivdi3+0x2a4>
    7800:	6e756f63 	.word	0x6e756f63
    7804:	203a3074 	.word	0x203a3074
    7808:	0a0d7525 	.word	0x0a0d7525
    780c:	00000000 	.word	0x00000000
    7810:	6e756f63 	.word	0x6e756f63
    7814:	203a3174 	.word	0x203a3174
    7818:	0a0d7525 	.word	0x0a0d7525
    781c:	00000000 	.word	0x00000000
    7820:	6e756f63 	.word	0x6e756f63
    7824:	203a3274 	.word	0x203a3274
    7828:	0a0d7525 	.word	0x0a0d7525
    782c:	00000000 	.word	0x00000000
    7830:	6e756f63 	.word	0x6e756f63
    7834:	203a3374 	.word	0x203a3374
    7838:	0a0d7525 	.word	0x0a0d7525
    783c:	00000000 	.word	0x00000000
    7840:	6e756f63 	.word	0x6e756f63
    7844:	203a3474 	.word	0x203a3474
    7848:	0a0d7525 	.word	0x0a0d7525
    784c:	00000000 	.word	0x00000000
    7850:	6e756f63 	.word	0x6e756f63
    7854:	203a3574 	.word	0x203a3574
    7858:	0a0d7525 	.word	0x0a0d7525
    785c:	00000000 	.word	0x00000000
    7860:	6e756f63 	.word	0x6e756f63
    7864:	203a3674 	.word	0x203a3674
    7868:	0a0d7525 	.word	0x0a0d7525
    786c:	00000000 	.word	0x00000000
    7870:	6e756f63 	.word	0x6e756f63
    7874:	203a3774 	.word	0x203a3774
    7878:	0a0d7525 	.word	0x0a0d7525
    787c:	0000000a 	.word	0x0000000a
    7880:	70616548 	.word	0x70616548
    7884:	646e6120 	.word	0x646e6120
    7888:	61747320 	.word	0x61747320
    788c:	63206b63 	.word	0x63206b63
    7890:	696c6c6f 	.word	0x696c6c6f
    7894:	6e6f6973 	.word	0x6e6f6973
    7898:	0000000a 	.word	0x0000000a

0000789c <g_gpio_irqn_lut>:
    789c:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    78ac:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    78bc:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    78cc:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

000078dc <g_config_reg_lut>:
    78dc:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    78ec:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    78fc:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    790c:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    791c:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    792c:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    793c:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    794c:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000795c <C.16.2565>:
    795c:	00000001 00000002 00000004 00000001     ................

0000796c <_global_impure_ptr>:
    796c:	20000044 00000043                       D.. C...

00007974 <blanks.3577>:
    7974:	20202020 20202020 20202020 20202020                     

00007984 <zeroes.3578>:
    7984:	30303030 30303030 30303030 30303030     0000000000000000
    7994:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    79a4:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    79b4:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    79c4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    79d4:	00000030 69666e49 7974696e 00000000     0...Infinity....
    79e4:	004e614e                                NaN.

000079e8 <__sf_fake_stdin>:
	...

00007a08 <__sf_fake_stdout>:
	...

00007a28 <__sf_fake_stderr>:
	...

00007a48 <charset>:
    7a48:	00007a80                                .z..

00007a4c <lconv>:
    7a4c:	00007a7c 0000780c 0000780c 0000780c     |z...x...x...x..
    7a5c:	0000780c 0000780c 0000780c 0000780c     .x...x...x...x..
    7a6c:	0000780c 0000780c ffffffff ffffffff     .x...x..........
    7a7c:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
    7a8c:	00000000                                ....

00007a90 <__mprec_tens>:
    7a90:	00000000 3ff00000 00000000 40240000     .......?......$@
    7aa0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    7ab0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    7ac0:	00000000 412e8480 00000000 416312d0     .......A......cA
    7ad0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    7ae0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    7af0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    7b00:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    7b10:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    7b20:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    7b30:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    7b40:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    7b50:	79d99db4 44ea7843                       ...yCx.D

00007b58 <p05.2463>:
    7b58:	00000005 00000019 0000007d 00000000     ........}.......

00007b68 <__mprec_bigtens>:
    7b68:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    7b78:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    7b88:	7f73bf3c 75154fdd                       <.s..O.u

00007b90 <__mprec_tinytens>:
    7b90:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    7ba0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    7bb0:	64ac6f43 0ac80628                       Co.d(...

00007bb8 <_init>:
    7bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7bba:	bf00      	nop
    7bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7bbe:	bc08      	pop	{r3}
    7bc0:	469e      	mov	lr, r3
    7bc2:	4770      	bx	lr

00007bc4 <_fini>:
    7bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7bc6:	bf00      	nop
    7bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7bca:	bc08      	pop	{r3}
    7bcc:	469e      	mov	lr, r3
    7bce:	4770      	bx	lr

00007bd0 <__frame_dummy_init_array_entry>:
    7bd0:	0485 0000                                   ....

00007bd4 <__do_global_dtors_aux_fini_array_entry>:
    7bd4:	0471 0000                                   q...
