// Seed: 3697648974
module module_0 (
    input wor  id_0,
    input wire id_1,
    input tri0 id_2,
    input wire id_3
);
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  wire  id_7
);
  id_9 :
  assert property (@(negedge 1) 1)
  else id_5 = 1 == 1'b0;
  module_0(
      id_3, id_1, id_1, id_3
  );
  assign id_5 = 1'b0;
  for (id_10 = 1'b0; id_6; id_5 = 'b0) assign id_0 = 1;
  reg id_11, id_12 = id_11;
  wire id_13;
  initial
    if ("" != 1'b0) id_11 <= 1;
    else begin
      @(posedge 1) $display(id_6, id_6);
    end
endmodule
