INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
