Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct  9 21:40:35 2019
| Host         : banana running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/PWM_Decoder_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.371        0.000                      0                   35        0.204        0.000                      0                   35        3.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.371        0.000                      0                   35        0.204        0.000                      0                   35        3.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.828ns (23.016%)  route 2.770ns (76.984%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/Q
                         net (fo=3, routed)           0.833     7.418    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[1]
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6/O
                         net (fo=1, routed)           0.263     7.805    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6_n_0
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.929 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2/O
                         net (fo=26, routed)          1.673     9.602    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2_n_0
    SLICE_X111Y114       LUT6 (Prop_lut6_I0_O)        0.124     9.726 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.726    design_1_i/PWM_Decoder_0/inst/cnt[25]
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[25]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDCE (Setup_fdce_C_D)        0.032    14.097    design_1_i/PWM_Decoder_0/inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.048%)  route 2.765ns (76.952%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/Q
                         net (fo=3, routed)           0.833     7.418    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[1]
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6/O
                         net (fo=1, routed)           0.263     7.805    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6_n_0
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.929 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2/O
                         net (fo=26, routed)          1.668     9.597    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2_n_0
    SLICE_X111Y114       LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  design_1_i/PWM_Decoder_0/inst/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.721    design_1_i/PWM_Decoder_0/inst/cnt[24]
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[24]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDCE (Setup_fdce_C_D)        0.031    14.096    design_1_i/PWM_Decoder_0/inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.445%)  route 2.704ns (76.555%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/Q
                         net (fo=3, routed)           0.833     7.418    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[1]
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6/O
                         net (fo=1, routed)           0.263     7.805    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6_n_0
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.929 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2/O
                         net (fo=26, routed)          1.607     9.536    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I0_O)        0.124     9.660 r  design_1_i/PWM_Decoder_0/inst/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.660    design_1_i/PWM_Decoder_0/inst/cnt[19]
    SLICE_X109Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.852    13.617    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[19]/C
                         clock pessimism              0.441    14.058    
                         clock uncertainty           -0.035    14.022    
    SLICE_X109Y113       FDCE (Setup_fdce_C_D)        0.029    14.051    design_1_i/PWM_Decoder_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 2.107ns (59.533%)  route 1.432ns (40.467%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/Q
                         net (fo=3, routed)           0.616     7.201    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.875 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/PWM_Decoder_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.989    design_1_i/PWM_Decoder_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    design_1_i/PWM_Decoder_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.217 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.217    design_1_i/PWM_Decoder_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.331    design_1_i/PWM_Decoder_0/inst/cnt_reg[20]_i_2_n_0
    SLICE_X110Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.553 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.816     9.369    design_1_i/PWM_Decoder_0/inst/data0[21]
    SLICE_X112Y114       LUT6 (Prop_lut6_I5_O)        0.299     9.668 r  design_1_i/PWM_Decoder_0/inst/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.668    design_1_i/PWM_Decoder_0/inst/cnt[21]
    SLICE_X112Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[21]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X112Y114       FDCE (Setup_fdce_C_D)        0.077    14.142    design_1_i/PWM_Decoder_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.995ns (57.597%)  route 1.469ns (42.403%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/Q
                         net (fo=3, routed)           0.616     7.201    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.875 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/PWM_Decoder_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.989    design_1_i/PWM_Decoder_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    design_1_i/PWM_Decoder_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.437 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.852     9.289    design_1_i/PWM_Decoder_0/inst/data0[14]
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.303     9.592 r  design_1_i/PWM_Decoder_0/inst/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.592    design_1_i/PWM_Decoder_0/inst/cnt[14]
    SLICE_X111Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.856    13.621    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[14]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X111Y112       FDCE (Setup_fdce_C_D)        0.031    14.097    design_1_i/PWM_Decoder_0/inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.828ns (24.616%)  route 2.536ns (75.384%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/Q
                         net (fo=3, routed)           0.833     7.418    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[1]
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6/O
                         net (fo=1, routed)           0.263     7.805    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6_n_0
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.929 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2/O
                         net (fo=26, routed)          1.439     9.368    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  design_1_i/PWM_Decoder_0/inst/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.492    design_1_i/PWM_Decoder_0/inst/cnt[20]
    SLICE_X109Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.852    13.617    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[20]/C
                         clock pessimism              0.441    14.058    
                         clock uncertainty           -0.035    14.022    
    SLICE_X109Y113       FDCE (Setup_fdce_C_D)        0.031    14.053    design_1_i/PWM_Decoder_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.899ns (56.453%)  route 1.465ns (43.547%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/Q
                         net (fo=3, routed)           0.616     7.201    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.875 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/PWM_Decoder_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.989    design_1_i/PWM_Decoder_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    design_1_i/PWM_Decoder_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.342 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.848     9.191    design_1_i/PWM_Decoder_0/inst/data0[15]
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.302     9.493 r  design_1_i/PWM_Decoder_0/inst/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.493    design_1_i/PWM_Decoder_0/inst/cnt[15]
    SLICE_X111Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.856    13.621    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[15]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X111Y112       FDCE (Setup_fdce_C_D)        0.031    14.097    design_1_i/PWM_Decoder_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.828ns (24.646%)  route 2.532ns (75.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/Q
                         net (fo=3, routed)           0.833     7.418    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[1]
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6/O
                         net (fo=1, routed)           0.263     7.805    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6_n_0
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.929 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2/O
                         net (fo=26, routed)          1.435     9.364    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2_n_0
    SLICE_X111Y114       LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  design_1_i/PWM_Decoder_0/inst/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.488    design_1_i/PWM_Decoder_0/inst/cnt[22]
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[22]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDCE (Setup_fdce_C_D)        0.029    14.094    design_1_i/PWM_Decoder_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.828ns (24.661%)  route 2.530ns (75.339%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[1]/Q
                         net (fo=3, routed)           0.833     7.418    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[1]
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6/O
                         net (fo=1, routed)           0.263     7.805    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_6_n_0
    SLICE_X111Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.929 r  design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2/O
                         net (fo=26, routed)          1.433     9.362    design_1_i/PWM_Decoder_0/inst/cnt[25]_i_2_n_0
    SLICE_X111Y114       LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  design_1_i/PWM_Decoder_0/inst/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.486    design_1_i/PWM_Decoder_0/inst/cnt[23]
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[23]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDCE (Setup_fdce_C_D)        0.031    14.096    design_1_i/PWM_Decoder_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.879ns (56.038%)  route 1.474ns (43.962%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[2]/Q
                         net (fo=3, routed)           0.616     7.201    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.875 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/PWM_Decoder_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.989    design_1_i/PWM_Decoder_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.103 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    design_1_i/PWM_Decoder_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.325 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.858     9.183    design_1_i/PWM_Decoder_0/inst/data0[13]
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.299     9.482 r  design_1_i/PWM_Decoder_0/inst/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.482    design_1_i/PWM_Decoder_0/inst/cnt[13]
    SLICE_X111Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.856    13.621    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[13]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X111Y112       FDCE (Setup_fdce_C_D)        0.029    14.095    design_1_i/PWM_Decoder_0/inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  4.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.632%)  route 0.154ns (45.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.154     2.095    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.045     2.140 r  design_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     2.140    design_1_i/RGB_LED_0/inst/next_counter_256[5]
    SLICE_X108Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X108Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism             -0.514     1.815    
    SLICE_X108Y113       FDCE (Hold_fdce_C_D)         0.121     1.936    design_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.883%)  route 0.146ns (41.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.714     1.801    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[18]/Q
                         net (fo=3, routed)           0.146     2.111    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[18]
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.045     2.156 r  design_1_i/PWM_Decoder_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.156    design_1_i/PWM_Decoder_0/inst/p_0_in
    SLICE_X111Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.989     2.331    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/clk_div_reg/C
                         clock pessimism             -0.516     1.816    
    SLICE_X111Y113       FDCE (Hold_fdce_C_D)         0.091     1.907    design_1_i/PWM_Decoder_0/inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.193     2.133    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X107Y113       LUT3 (Prop_lut3_I1_O)        0.042     2.175 r  design_1_i/RGB_LED_0/inst/counter_256[2]_i_1/O
                         net (fo=1, routed)           0.000     2.175    design_1_i/RGB_LED_0/inst/next_counter_256[2]
    SLICE_X107Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X107Y113       FDCE (Hold_fdce_C_D)         0.107     1.907    design_1_i/RGB_LED_0/inst/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X108Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDCE (Prop_fdce_C_Q)         0.164     1.964 r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/Q
                         net (fo=10, routed)          0.199     2.162    design_1_i/RGB_LED_0/inst/counter_256[3]
    SLICE_X108Y113       LUT5 (Prop_lut5_I1_O)        0.043     2.205 r  design_1_i/RGB_LED_0/inst/counter_256[4]_i_1/O
                         net (fo=1, routed)           0.000     2.205    design_1_i/RGB_LED_0/inst/next_counter_256[4]
    SLICE_X108Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X108Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X108Y113       FDCE (Hold_fdce_C_D)         0.131     1.931    design_1_i/RGB_LED_0/inst/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.914%)  route 0.210ns (50.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.804    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/Q
                         net (fo=28, routed)          0.210     2.177    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[4]
    SLICE_X112Y110       LUT6 (Prop_lut6_I3_O)        0.045     2.222 r  design_1_i/PWM_Decoder_0/inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.222    design_1_i/PWM_Decoder_0/inst/cnt[5]
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.992     2.334    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[5]/C
                         clock pessimism             -0.516     1.819    
    SLICE_X112Y110       FDCE (Hold_fdce_C_D)         0.120     1.939    design_1_i/PWM_Decoder_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.442%)  route 0.214ns (50.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.804    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/Q
                         net (fo=28, routed)          0.214     2.181    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[4]
    SLICE_X112Y110       LUT6 (Prop_lut6_I3_O)        0.045     2.226 r  design_1_i/PWM_Decoder_0/inst/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.226    design_1_i/PWM_Decoder_0/inst/cnt[7]
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.992     2.334    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[7]/C
                         clock pessimism             -0.516     1.819    
    SLICE_X112Y110       FDCE (Hold_fdce_C_D)         0.121     1.940    design_1_i/PWM_Decoder_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.193     2.133    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X107Y113       LUT2 (Prop_lut2_I1_O)        0.045     2.178 r  design_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     2.178    design_1_i/RGB_LED_0/inst/next_counter_256[1]
    SLICE_X107Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X107Y113       FDCE (Hold_fdce_C_D)         0.091     1.891    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X108Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDCE (Prop_fdce_C_Q)         0.164     1.964 r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/Q
                         net (fo=10, routed)          0.199     2.162    design_1_i/RGB_LED_0/inst/counter_256[3]
    SLICE_X108Y113       LUT4 (Prop_lut4_I0_O)        0.045     2.207 r  design_1_i/RGB_LED_0/inst/counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/RGB_LED_0/inst/next_counter_256[3]
    SLICE_X108Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X108Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X108Y113       FDCE (Hold_fdce_C_D)         0.120     1.920    design_1_i/RGB_LED_0/inst/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.913%)  route 0.219ns (54.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.804    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  design_1_i/PWM_Decoder_0/inst/cnt_reg[6]/Q
                         net (fo=28, routed)          0.219     2.164    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[6]
    SLICE_X111Y111       LUT6 (Prop_lut6_I2_O)        0.045     2.209 r  design_1_i/PWM_Decoder_0/inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.209    design_1_i/PWM_Decoder_0/inst/cnt[9]
    SLICE_X111Y111       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.992     2.334    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y111       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[9]/C
                         clock pessimism             -0.516     1.819    
    SLICE_X111Y111       FDCE (Hold_fdce_C_D)         0.092     1.911    design_1_i/PWM_Decoder_0/inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.671%)  route 0.212ns (50.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.804    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 f  design_1_i/PWM_Decoder_0/inst/cnt_reg[4]/Q
                         net (fo=28, routed)          0.212     2.179    design_1_i/PWM_Decoder_0/inst/cnt_reg_n_0_[4]
    SLICE_X112Y109       LUT6 (Prop_lut6_I3_O)        0.045     2.224 r  design_1_i/PWM_Decoder_0/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.224    design_1_i/PWM_Decoder_0/inst/cnt[0]
    SLICE_X112Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.993     2.335    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_reg[0]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.121     1.925    design_1_i/PWM_Decoder_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y113  design_1_i/PWM_Decoder_0/inst/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  design_1_i/PWM_Decoder_0/inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y111  design_1_i/PWM_Decoder_0/inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y111  design_1_i/PWM_Decoder_0/inst/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y111  design_1_i/PWM_Decoder_0/inst/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y112  design_1_i/PWM_Decoder_0/inst/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  design_1_i/PWM_Decoder_0/inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  design_1_i/PWM_Decoder_0/inst/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  design_1_i/PWM_Decoder_0/inst/cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y113  design_1_i/PWM_Decoder_0/inst/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  design_1_i/PWM_Decoder_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  design_1_i/PWM_Decoder_0/inst/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y112  design_1_i/PWM_Decoder_0/inst/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  design_1_i/PWM_Decoder_0/inst/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  design_1_i/PWM_Decoder_0/inst/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  design_1_i/PWM_Decoder_0/inst/cnt_reg[19]/C



