// Seed: 1527611668
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    input wand id_7,
    input tri1 id_8,
    input wire id_9,
    input uwire id_10,
    id_17,
    output supply0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wire id_15
);
  wire id_18;
  id_19(
      -1, -1 - id_9
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  wire id_3
);
  if (id_1) begin : LABEL_0
    begin : LABEL_0
      wire id_5, id_6, id_7;
    end
    uwire id_8 = -1'd0;
  end else wire id_9, id_10;
  tri id_11 = id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_1,
      id_11,
      id_3,
      id_11,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1,
      id_11,
      id_11,
      id_0,
      id_3,
      id_3
  );
  wire id_12;
  tri0 id_13 = 1, id_14, id_15, id_16;
  wire id_17;
endmodule
