{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/tmp/d1cefd6c6c4c48ada994e5c98cef6397.lib ",
   "modules": {
      "\\Systolic4x4_serial_io": {
         "num_wires":         680,
         "num_wire_bits":     1558,
         "num_pub_wires":     29,
         "num_pub_wire_bits": 871,
         "num_ports":         13,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1014,
         "area":              9117.494400,
         "num_cells_by_type": {
            "$_ANDNOT_": 86,
            "$_AND_": 11,
            "$_MUX_": 349,
            "$_NAND_": 39,
            "$_NOR_": 8,
            "$_NOT_": 8,
            "$_ORNOT_": 27,
            "$_OR_": 62,
            "$_XNOR_": 1,
            "$_XOR_": 76,
            "sky130_fd_sc_hd__dfrtp_2": 347
         }
      }
   },
      "design": {
         "num_wires":         680,
         "num_wire_bits":     1558,
         "num_pub_wires":     29,
         "num_pub_wire_bits": 871,
         "num_ports":         13,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1014,
         "area":              9117.494400,
         "num_cells_by_type": {
            "$_ANDNOT_": 86,
            "$_AND_": 11,
            "$_MUX_": 349,
            "$_NAND_": 39,
            "$_NOR_": 8,
            "$_NOT_": 8,
            "$_ORNOT_": 27,
            "$_OR_": 62,
            "$_XNOR_": 1,
            "$_XOR_": 76,
            "sky130_fd_sc_hd__dfrtp_2": 347
         }
      }
}

