// Seed: 2444698255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  assign module_1.id_8 = 0;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output tri id_1;
  wire id_26 = id_19;
  if (-1) begin : LABEL_0
    wire id_27;
    ;
  end else assign id_1 = 1'b0;
  assign id_4 = id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd23,
    parameter id_8 = 32'd61
) (
    output uwire id_0,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    output wor _id_4,
    output wor id_5,
    input supply0 id_6,
    output wor id_7,
    output tri1 _id_8
    , id_11,
    output tri1 id_9
);
  logic [(  id_4  ) : id_8] id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_11,
      id_12,
      id_11,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_12,
      id_11,
      id_11,
      id_12,
      id_11,
      id_12,
      id_12,
      id_12
  );
endmodule
