pll_g2_ctrl
^^^^^^^^^^^

.. _table_pll_g2_ctrl:
.. table:: pll_g2_ctrl, Offset Address: 0x000
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | mipimpll_pwd         | R/W   | pll power down         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | apll0_pwd            | R/W   | pll power down         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | disppll_pwd          | R/W   | pll power down         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 11:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | cam0pll_pwd          | R/W   | pll power down         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | cam1pll_pwd          | R/W   | pll power down         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:17| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

pll_g2_status
^^^^^^^^^^^^^

.. _table_pll_g2_status:
.. table:: pll_g2_status, Offset Address: 0x004
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | u\                   | RO    | pll setting update     |      |
	|      | pdating_mipimpll_val |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | updating_apll0_val   | RO    | pll setting update     |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | updating_disppll_val | RO    | pll setting update     |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | updating_cam0pll_val | RO    | pll setting update     |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | updating_cam1pll_val | RO    | pll setting update     |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 15:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | mipimpll_lock        | RO    | pll lock status        |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | apll0_lock           | RO    | pll lock status        |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | disppll_lock         | RO    | pll lock status        |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | cam0pll_lock         | RO    | pll lock status        |      |
	+------+----------------------+-------+------------------------+------+
	| 20   | cam1pll_lock         | RO    | pll lock status        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:21| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

mipimpll_csr
^^^^^^^^^^^^

.. _table_mipimpll_csr:
.. table:: mipimpll_csr, Offset Address: 0x008
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 6:0  | mipimpll_pre_div_sel | R/W   | pll pre_div_sel        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | m\                   | R/W   | pll post_div_sel       | 0x0  |
	|      | ipimpll_post_div_sel |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 16:15| mipimpll_sel_mode    | R/W   | pll mode setting       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:17| mipimpll_div_sel     | R/W   | pll div_sel setting    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 26:24| mipimpll_ictrl       | R/W   | pll ictrl setting      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

apll0_csr
^^^^^^^^^

.. _table_apll0_csr:
.. table:: apll0_csr, Offset Address: 0x00c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 6:0  | apll0_pre_div_sel    | R/W   | pll pre_div_sel        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | apll0_post_div_sel   | R/W   | pll post_div_sel       | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 16:15| apll0_sel_mode       | R/W   | pll mode setting       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:17| apll0_div_sel        | R/W   | pll div_sel setting    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 26:24| apll0_ictrl          | R/W   | pll ictrl setting      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

disppll_csr
^^^^^^^^^^^

.. _table_disppll_csr:
.. table:: disppll_csr, Offset Address: 0x010
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 6:0  | disppll_pre_div_sel  | R/W   | pll pre_div_sel        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | disppll_post_div_sel | R/W   | pll post_div_sel       | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 16:15| disppll_sel_mode     | R/W   | pll mode setting       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:17| disppll_div_sel      | R/W   | pll div_sel setting    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 26:24| disppll_ictrl        | R/W   | pll ictrl setting      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

cam0pll_csr
^^^^^^^^^^^

.. _table_cam0pll_csr:
.. table:: cam0pll_csr, Offset Address: 0x014
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 6:0  | cam0pll_pre_div_sel  | R/W   | pll pre_div_sel        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | cam0pll_post_div_sel | R/W   | pll post_div_sel       | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 16:15| cam0pll_sel_mode     | R/W   | pll mode setting       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:17| cam0pll_div_sel      | R/W   | pll div_sel setting    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 26:24| cam0pll_ictrl        | R/W   | pll ictrl setting      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

cam1pll_csr
^^^^^^^^^^^

.. _table_cam1pll_csr:
.. table:: cam1pll_csr, Offset Address: 0x018
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 6:0  | cam1pll_pre_div_sel  | R/W   | pll pre_div_sel        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | cam1pll_post_div_sel | R/W   | pll post_div_sel       | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 16:15| cam1pll_sel_mode     | R/W   | pll mode setting       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:17| cam1pll_div_sel      | R/W   | pll div_sel setting    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 26:24| cam1pll_ictrl        | R/W   | pll ictrl setting      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

pll_g2_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^^^

.. _table_pll_g2_ssc_syn_ctrl:
.. table:: pll_g2_ssc_syn_ctrl, Offset Address: 0x040
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg\                 | R/W   | mipimpll gen           | 0x1  |
	|      | _mipimpll_sel_syn_clk|       | synthesizer clock      |      |
	|      |                      |       | source                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0:450M                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1:900M                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | re\                  | R/W   | pll synthesizer clock  | 0x0  |
	|      | g_dsi_ssc_syn_src_en |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg\                 | R/W   | pll synthesizer clock  | 0x0  |
	|      | _apll_ssc_syn_src_en |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_di\              | R/W   | pll synthesizer clock  | 0x0  |
	|      | sppll_ssc_syn_src_en |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_ca\              | R/W   | pll synthesizer clock  | 0x0  |
	|      | m0pll_ssc_syn_src_en |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_ca\              | R/W   | pll synthesizer clock  | 0x0  |
	|      | m1pll_ssc_syn_src_en |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

apll_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^

.. _table_apll_ssc_syn_ctrl:
.. table:: apll_ssc_syn_ctrl, Offset Address: 0x050
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | re\                  | W1T   | pll synthesizer        |      |
	|      | g_apll_ssc_syn_sw_up |       | software update        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg\                 | R/W   |                        | 0x0  |
	|      | _apll_ssc_syn_fix_div|       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:7 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

apll_ssc_syn_set
^^^^^^^^^^^^^^^^

.. _table_apll_ssc_syn_set:
.. table:: apll_ssc_syn_set, Offset Address: 0x054
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_apll_ssc_syn_set | R/W   | pll synthesizer        | 0x0  |
	|      |                      |       | fraction setting:      |      |
	|      |                      |       | [31:26] integer 6 bits |      |
	|      |                      |       | [26:0] decimal 26 bits |      |
	+------+----------------------+-------+------------------------+------+

disppll_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^^^^

.. _table_disppll_ssc_syn_ctrl:
.. table:: disppll_ssc_syn_ctrl, Offset Address: 0x060
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_d\               | W1T   | pll synthesizer        |      |
	|      | isppll_ssc_syn_sw_up |       | software update        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_dis\             | R/W   |                        | 0x0  |
	|      | ppll_ssc_syn_fix_div |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:7 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

disppll_ssc_syn_set
^^^^^^^^^^^^^^^^^^^

.. _table_disppll_ssc_syn_set:
.. table:: disppll_ssc_syn_set, Offset Address: 0x064
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg\                 | R/W   | pll synthesizer        | 0x0  |
	|      | _disppll_ssc_syn_set |       | fraction setting:      |      |
	|      |                      |       |                        |      |
	|      |                      |       | [31:26] integer 6 bits |      |
	|      |                      |       |                        |      |
	|      |                      |       | [26:0] decimal 26 bits |      |
	+------+----------------------+-------+------------------------+------+

cam0pll_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^^^^

.. _table_cam0pll_ssc_syn_ctrl:
.. table:: cam0pll_ssc_syn_ctrl, Offset Address: 0x070
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_c\               | W1T   | pll synthesizer        |      |
	|      | am0pll_ssc_syn_sw_up |       | software update        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_cam\             | R/W   |                        | 0x0  |
	|      | 0pll_ssc_syn_fix_div |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:7 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

cam0pll_ssc_syn_set
^^^^^^^^^^^^^^^^^^^

.. _table_cam0pll_ssc_syn_set:
.. table:: cam0pll_ssc_syn_set, Offset Address: 0x074
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg\                 | R/W   | pll synthesizer        | 0x0  |
	|      | _cam0pll_ssc_syn_set |       | fraction setting:      |      |
	|      |                      |       |                        |      |
	|      |                      |       | [31:26] integer 6 bits |      |
	|      |                      |       |                        |      |
	|      |                      |       | [26:0] decimal 26 bits |      |
	+------+----------------------+-------+------------------------+------+

cam1pll_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^^^^

.. _table_cam1pll_ssc_syn_ctrl:
.. table:: cam1pll_ssc_syn_ctrl, Offset Address: 0x080
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_c\               | W1T   | pll synthesizer        |      |
	|      | am1pll_ssc_syn_sw_up |       | software update        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_cam\             | R/W   |                        | 0x0  |
	|      | 1pll_ssc_syn_fix_div |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:7 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

cam1pll_ssc_syn_set
^^^^^^^^^^^^^^^^^^^

.. _table_cam1pll_ssc_syn_set:
.. table:: cam1pll_ssc_syn_set, Offset Address: 0x084
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg\                 | R/W   | pll synthesizer        | 0x0  |
	|      | _cam1pll_ssc_syn_set |       | fraction setting:      |      |
	|      |                      |       |                        |      |
	|      |                      |       | [31:26] integer 6 bits |      |
	|      |                      |       |                        |      |
	|      |                      |       | [26:0] decimal 26 bits |      |
	+------+----------------------+-------+------------------------+------+

apll_frac_div_ctrl
^^^^^^^^^^^^^^^^^^

.. _table_apll_frac_div_ctrl:
.. table:: apll_frac_div_ctrl, Offset Address: 0x090
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg\                 | R/W   | a24m clock src enable  | 0x0  |
	|      | _apll_frac_div_clk_en|       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_apll_frac_div_en | R/W   | a24m clock div enable  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_apll_frac_div_up | W1T   |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg\                 | R/W   | a24m clock output      | 0x0  |
	|      | _apll_frac_reg_out_en|       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

apll_frac_div_m
^^^^^^^^^^^^^^^

.. _table_apll_frac_div_m:
.. table:: apll_frac_div_m, Offset Address: 0x094
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 21:0 | reg_apll_frac_div_m  | R/W   | a24m clock freq is     | 0x0  |
	|      |                      |       | 900*N/M/2 (MHz)        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

apll_frac_div_n
^^^^^^^^^^^^^^^

.. _table_apll_frac_div_n:
.. table:: apll_frac_div_n, Offset Address: 0x098
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 21:0 | reg_apll_frac_div_n  | R/W   | a24m clock freq is     | 0x0  |
	|      |                      |       | 900*N/M/2 (MHz)        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

mipimpll_clk_csr
^^^^^^^^^^^^^^^^

.. _table_mipimpll_clk_csr:
.. table:: mipimpll_clk_csr, Offset Address: 0x0a0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_mipimpll_pdiv_pd | R/W   | pd post div            | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_mipimpll_d2_pd   | R/W   | pd div2 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_mipimpll_d3_pd   | R/W   | pd div3 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_mipimpll_d5_pd   | R/W   | pd div5 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_mipimpll_d7_pd   | R/W   | pd div7 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_m\               | R/W   | auto pd pdiv clk       | 0x0  |
	|      | ipimpll_pdiv_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg\                 | R/W   | auto pd div2 clk       | 0x1  |
	|      | _mipimpll_d2_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg\                 | R/W   | auto pd div3 clk       | 0x1  |
	|      | _mipimpll_d3_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg\                 | R/W   | auto pd div5 clk       | 0x1  |
	|      | _mipimpll_d5_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | reg\                 | R/W   | auto pd div7 clk       | 0x1  |
	|      | _mipimpll_d7_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

a0pll_clk_csr
^^^^^^^^^^^^^

.. _table_a0pll_clk_csr:
.. table:: a0pll_clk_csr, Offset Address: 0x0a4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_a0pll_pdiv_pd    | R/W   | pd post div            | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_a0pll_d2_pd      | R/W   | pd div2 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_a0pll_d3_pd      | R/W   | pd div3 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_a0pll_d5_pd      | R/W   | pd div5 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_a0pll_d7_pd      | R/W   | pd div7 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | re\                  | R/W   | auto pd pdiv clk       | 0x0  |
	|      | g_a0pll_pdiv_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_a0pll_d2_auto_pd | R/W   | auto pd div2 clk       | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_a0pll_d3_auto_pd | R/W   | auto pd div3 clk       | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg_a0pll_d5_auto_pd | R/W   | auto pd div5 clk       | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 12   | reg_a0pll_d7_auto_pd | R/W   | auto pd div7 clk       | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

disppll_clk_csr
^^^^^^^^^^^^^^^

.. _table_disppll_clk_csr:
.. table:: disppll_clk_csr, Offset Address: 0x0a8
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_disppll_pdiv_pd  | R/W   | pd post div            | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_disppll_d2_pd    | R/W   | pd div2 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_disppll_d3_pd    | R/W   | pd div3 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_disppll_d5_pd    | R/W   | pd div5 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_disppll_d7_pd    | R/W   | pd div7 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg\                 | R/W   | auto pd pdiv clk       | 0x0  |
	|      | _disppll_pdiv_auto_pd|       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | re\                  | R/W   | auto pd div2 clk       | 0x1  |
	|      | g_disppll_d2_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | re\                  | R/W   | auto pd div3 clk       | 0x1  |
	|      | g_disppll_d3_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | re\                  | R/W   | auto pd div5 clk       | 0x1  |
	|      | g_disppll_d5_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | re\                  | R/W   | auto pd div7 clk       | 0x1  |
	|      | g_disppll_d7_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

cam0pll_clk_csr
^^^^^^^^^^^^^^^

.. _table_cam0pll_clk_csr:
.. table:: cam0pll_clk_csr, Offset Address: 0x0ac
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_cam0pll_pdiv_pd  | R/W   | pd post div            | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_cam0pll_d2_pd    | R/W   | pd div2 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_cam0pll_d3_pd    | R/W   | pd div3 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_cam0pll_d5_pd    | R/W   | pd div5 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_cam0pll_d7_pd    | R/W   | pd div7 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg\                 | R/W   | auto pd pdiv clk       | 0x0  |
	|      | _cam0pll_pdiv_auto_pd|       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | re\                  | R/W   | auto pd div2 clk       | 0x1  |
	|      | g_cam0pll_d2_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | re\                  | R/W   | auto pd div3 clk       | 0x1  |
	|      | g_cam0pll_d3_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | re\                  | R/W   | auto pd div5 clk       | 0x1  |
	|      | g_cam0pll_d5_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | re\                  | R/W   | auto pd div7 clk       | 0x1  |
	|      | g_cam0pll_d7_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

cam1pll_clk_csr
^^^^^^^^^^^^^^^

.. _table_cam1pll_clk_csr:
.. table:: cam1pll_clk_csr, Offset Address: 0x0b0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_cam1pll_pdiv_pd  | R/W   | pd post div            | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_cam1pll_d2_pd    | R/W   | pd div2 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_cam1pll_d3_pd    | R/W   | pd div3 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_cam1pll_d5_pd    | R/W   | pd div5 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_cam1pll_d7_pd    | R/W   | pd div7 div            | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg\                 | R/W   | auto pd pdiv clk       | 0x0  |
	|      | _cam1pll_pdiv_auto_pd|       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | re\                  | R/W   | auto pd div2 clk       | 0x1  |
	|      | g_cam1pll_d2_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | re\                  | R/W   | auto pd div3 clk       | 0x1  |
	|      | g_cam1pll_d3_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | re\                  | R/W   | auto pd div5 clk       | 0x1  |
	|      | g_cam1pll_d5_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | re\                  | R/W   | auto pd div7 clk       | 0x1  |
	|      | g_cam1pll_d7_auto_pd |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

clk_cam0_src_div
^^^^^^^^^^^^^^^^

.. _table_clk_cam0_src_div:
.. table:: clk_cam0_src_div, Offset Address: 0x0c0
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_cam0_div_rstn    | R/W   | [0] Divider Reset      | 0x1  |
	|      |                      |       | Control 0: Assert      |      |
	|      |                      |       | Reset                  |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_cam0_div_dis     | R/W   | [4] Divider Reset      | 0x0  |
	|      |                      |       | Control 0: Assert      |      |
	|      |                      |       | Reset                  |      |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9:8  | reg_cam0_src         | R/W   | [9:8] Clock source     | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0: cam0pll             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: cam0pll_d2          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: cam0pll_d3          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: mipimpll_d3         |      |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_cam0_div         | R/W   | [21:16] Clock Divider  | 0x20 |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

clk_cam1_src_div
^^^^^^^^^^^^^^^^

.. _table_clk_cam1_src_div:
.. table:: clk_cam1_src_div, Offset Address: 0x0c4
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_cam1_div_rstn    | R/W   | [0] Divider Reset      | 0x1  |
	|      |                      |       | Control 0: Assert      |      |
	|      |                      |       | Reset                  |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_cam1_div_dis     | R/W   | [4] divider disable    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9:8  | reg_cam1_src         | R/W   | [9:8] Clock source     | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0: cam0pll             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: cam0pll_d2          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: cam0pll_d3          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: mipimpll_d3         |      |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_cam1_div         | R/W   | [21:16] Clock Divider  | 0x20 |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
