module top
#(parameter param70 = ({((~|{(8'hac), (8'h9d)}) ? (((8'ha9) ? (8'ha2) : (8'h9c)) ? ((8'hb0) ? (8'hb8) : (7'h44)) : ((8'ha4) != (7'h40))) : (((8'hb3) ? (8'hbc) : (8'hb5)) ? ((8'had) + (8'hb8)) : ((8'hb5) <= (8'ha4))))} <= {{(~&(~|(8'ha6)))}}), 
parameter param71 = {{{(+(|param70)), (param70 ? param70 : (~^(8'hab)))}, (param70 ? (param70 ? (^~param70) : (param70 + param70)) : param70)}})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2ef):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire3;
  input wire [(5'h12):(1'h0)] wire2;
  input wire [(3'h7):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire signed [(5'h13):(1'h0)] wire69;
  wire signed [(4'he):(1'h0)] wire60;
  wire signed [(5'h12):(1'h0)] wire59;
  wire signed [(4'hd):(1'h0)] wire58;
  wire signed [(4'hc):(1'h0)] wire14;
  wire signed [(4'hb):(1'h0)] wire13;
  wire signed [(4'he):(1'h0)] wire11;
  wire signed [(5'h13):(1'h0)] wire10;
  wire signed [(5'h13):(1'h0)] wire9;
  wire signed [(3'h7):(1'h0)] wire8;
  wire [(5'h14):(1'h0)] wire7;
  reg signed [(4'h9):(1'h0)] reg68 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg67 = (1'h0);
  reg [(3'h7):(1'h0)] reg66 = (1'h0);
  reg [(4'h8):(1'h0)] reg65 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg63 = (1'h0);
  reg [(3'h4):(1'h0)] reg62 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg61 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg57 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg56 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg55 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg54 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg53 = (1'h0);
  reg [(3'h4):(1'h0)] reg52 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg51 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg50 = (1'h0);
  reg signed [(4'he):(1'h0)] reg49 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg48 = (1'h0);
  reg [(2'h2):(1'h0)] reg47 = (1'h0);
  reg [(3'h6):(1'h0)] reg46 = (1'h0);
  reg signed [(4'he):(1'h0)] reg45 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg43 = (1'h0);
  reg [(2'h2):(1'h0)] reg42 = (1'h0);
  reg [(5'h13):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg40 = (1'h0);
  reg [(4'hb):(1'h0)] reg39 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg38 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg37 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg34 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg33 = (1'h0);
  reg [(3'h5):(1'h0)] reg32 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg30 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg29 = (1'h0);
  reg [(4'hb):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg24 = (1'h0);
  reg [(4'hf):(1'h0)] reg23 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg22 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg21 = (1'h0);
  reg [(3'h5):(1'h0)] reg20 = (1'h0);
  reg [(5'h13):(1'h0)] reg19 = (1'h0);
  reg [(4'he):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg17 = (1'h0);
  reg [(4'h8):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg6 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg5 = (1'h0);
  reg [(5'h11):(1'h0)] reg4 = (1'h0);
  assign y = {wire69,
                 wire60,
                 wire59,
                 wire58,
                 wire14,
                 wire13,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg12,
                 reg6,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= wire2[(4'hb):(2'h3)];
      reg5 <= reg4;
      reg6 <= (^$signed($signed($signed((-(8'hb4))))));
    end
  assign wire7 = reg5;
  assign wire8 = $unsigned((^(~^{$signed((7'h41)), reg4})));
  assign wire9 = ($signed({((wire0 ? wire3 : wire3) ?
                             ((8'hbb) >> wire7) : $unsigned((8'ha4)))}) ?
                     ($unsigned(reg5) >= ((reg6 ^ (reg6 ?
                         wire7 : reg6)) & $signed(reg5[(3'h7):(3'h6)]))) : $unsigned($signed(reg6[(4'ha):(2'h3)])));
  assign wire10 = $unsigned(((8'haf) ^ $unsigned(((reg4 > wire1) <= wire1[(3'h6):(3'h4)]))));
  assign wire11 = $signed({(wire0[(1'h0):(1'h0)] + ($signed(reg5) ?
                          wire8[(3'h6):(2'h2)] : wire7))});
  always
    @(posedge clk) begin
      reg12 <= (wire2[(4'ha):(3'h4)] >> (((((8'hb4) ?
          (8'ha6) : (8'h9c)) + (wire8 < wire11)) >> ({reg5, wire11} ?
          (~&(8'hbb)) : $signed(reg6))) * {($unsigned(wire9) ?
              $unsigned(wire9) : $signed(wire1))}));
    end
  assign wire13 = reg12[(3'h4):(1'h1)];
  assign wire14 = (~|wire1[(2'h3):(2'h3)]);
  always
    @(posedge clk) begin
      if ({{(|$signed(wire10[(2'h2):(1'h1)])), (&wire9[(5'h10):(3'h7)])}})
        begin
          reg15 <= wire8;
          if ((((($unsigned(wire14) ? wire1 : ((7'h42) ? (8'ha3) : (8'hbc))) ?
                  {$signed(reg4)} : ((~|reg6) - $unsigned(wire14))) <<< {((wire2 || (8'had)) + wire3[(3'h5):(3'h5)])}) ?
              wire2[(4'hd):(1'h1)] : $signed($signed($unsigned(reg12)))))
            begin
              reg16 <= (&($unsigned($unsigned((^reg4))) ?
                  $signed((~|(reg4 * wire1))) : wire2[(4'hb):(3'h5)]));
              reg17 <= wire14;
              reg18 <= $signed(($unsigned($signed((~&(8'ha5)))) << wire1));
            end
          else
            begin
              reg16 <= wire3;
              reg17 <= $unsigned((-$unsigned(reg6[(3'h4):(3'h4)])));
            end
          reg19 <= ($signed($signed(($signed((8'hb7)) ?
                  $signed(wire1) : (reg16 ? (8'h9c) : reg15)))) ?
              {reg5[(2'h3):(2'h3)]} : (&$unsigned($signed((wire1 ?
                  reg4 : wire8)))));
          reg20 <= {reg16, (wire13 <<< (-$unsigned((~^wire3))))};
          if ($signed((&wire1)))
            begin
              reg21 <= (wire11[(4'hd):(1'h1)] ^ reg16[(1'h0):(1'h0)]);
              reg22 <= ($unsigned(reg17[(1'h1):(1'h0)]) ?
                  (~|$signed(($unsigned((8'hb5)) ?
                      $unsigned(wire10) : (~reg15)))) : wire10);
              reg23 <= (((reg20[(3'h4):(1'h1)] >= (reg19[(4'hb):(2'h2)] << (wire2 ?
                      reg16 : (8'had)))) ?
                  ((!$signed(reg17)) | $unsigned((wire3 <= reg21))) : $signed($unsigned($signed(reg20)))) >> $unsigned($unsigned($signed((reg21 ?
                  wire8 : wire14)))));
              reg24 <= {reg16};
            end
          else
            begin
              reg21 <= wire11;
              reg22 <= (wire9 >>> $signed((|(~|(reg17 == reg12)))));
              reg23 <= $signed($unsigned(reg17));
              reg24 <= $signed($signed(reg23));
            end
        end
      else
        begin
          reg15 <= $signed(({((!reg24) ?
                  (reg23 ? reg21 : wire2) : (reg15 ? reg23 : reg16)),
              wire11} & {wire14}));
          reg16 <= wire14;
        end
      if ((({$unsigned((reg5 ? (7'h41) : reg18)),
                  (wire7[(4'hd):(4'h9)] & wire14)} ?
              (^(~|reg20)) : wire3[(4'h9):(2'h2)]) ?
          (($unsigned(wire11[(4'ha):(3'h5)]) ?
                  ((reg24 ^ reg5) ?
                      ((8'hbe) ? (8'hb7) : wire13) : (wire2 ?
                          reg17 : wire9)) : ({reg22} ?
                      {wire14} : wire0[(1'h0):(1'h0)])) ?
              reg21[(3'h4):(2'h2)] : reg18) : reg5[(3'h4):(1'h0)]))
        begin
          reg25 <= wire14[(4'h9):(1'h1)];
          reg26 <= $unsigned(reg23[(4'hc):(3'h6)]);
          reg27 <= ({$unsigned($signed(reg20))} ?
              {(^~$unsigned(reg4[(3'h4):(1'h0)]))} : ((8'hbb) * ((~^(reg19 ?
                  (8'haa) : reg26)) & (|$unsigned(reg19)))));
          reg28 <= $unsigned(reg25[(3'h6):(2'h2)]);
        end
      else
        begin
          reg25 <= $unsigned(($unsigned($unsigned($unsigned(reg4))) ?
              (reg6 ?
                  ((wire0 - reg6) ?
                      (wire10 ?
                          reg20 : reg15) : reg5) : {$signed(reg22)}) : ((8'ha5) ?
                  $signed($unsigned(wire14)) : {$signed(wire14)})));
          if (wire3)
            begin
              reg26 <= (&reg4);
            end
          else
            begin
              reg26 <= {{($signed(reg28[(4'hb):(3'h7)]) ?
                          $unsigned(reg20) : $signed((&wire0))),
                      $unsigned((wire2 ?
                          (reg21 ? reg27 : (8'ha1)) : {wire14}))}};
              reg27 <= {(!$unsigned({$unsigned(wire7)}))};
              reg28 <= $unsigned((reg27 ?
                  ($signed(reg25[(5'h10):(4'h9)]) ?
                      $unsigned(wire8) : ((wire1 ? wire1 : reg28) ?
                          reg22[(2'h2):(1'h0)] : (!reg18))) : $unsigned(((wire14 >> reg12) ?
                      $signed(wire1) : ((8'hb1) <<< wire3)))));
              reg29 <= {$signed((~reg17)), reg17[(2'h3):(1'h0)]};
            end
          if (wire7[(4'hc):(2'h2)])
            begin
              reg30 <= ($unsigned(reg22[(3'h4):(1'h1)]) ?
                  reg19[(4'h9):(1'h0)] : ($unsigned(((wire2 - reg21) || (~|wire3))) ?
                      $unsigned($signed($unsigned(reg21))) : ((reg6 ?
                          (reg27 ?
                              wire0 : reg17) : (~(8'ha0))) - ($unsigned(reg29) * reg16))));
              reg31 <= $unsigned((^reg12));
              reg32 <= reg30;
              reg33 <= ($signed((&($signed(reg16) ?
                  {wire14, (8'ha9)} : wire1[(3'h7):(3'h5)]))) - reg12);
              reg34 <= {($signed(wire1) ? reg24[(3'h6):(3'h4)] : reg26)};
            end
          else
            begin
              reg30 <= $signed(((({reg24,
                      reg29} ^ {wire2}) >>> (wire0 ^~ reg17[(2'h2):(1'h1)])) ?
                  (reg19[(3'h7):(1'h1)] - (((8'h9c) ^ reg26) ?
                      (wire1 ?
                          reg25 : reg24) : $unsigned(wire2))) : $unsigned(($signed((7'h44)) ?
                      (wire10 ? reg18 : reg18) : $unsigned(reg5)))));
              reg31 <= reg24[(1'h1):(1'h0)];
              reg32 <= $signed(($signed((reg6 <= reg16)) - $unsigned((wire9[(4'he):(4'he)] && wire3))));
              reg33 <= wire11;
            end
          reg35 <= reg19;
          reg36 <= wire0;
        end
      if (($signed((8'haa)) > $unsigned((reg26 ?
          $signed((reg27 < wire10)) : reg12))))
        begin
          reg37 <= reg23;
          reg38 <= reg36;
          if (((|$signed({(7'h43), (reg4 <<< wire1)})) ?
              $unsigned(($unsigned(reg36[(4'hc):(3'h7)]) > (!wire9[(3'h4):(3'h4)]))) : reg18[(4'hc):(2'h3)]))
            begin
              reg39 <= $signed(((!$unsigned((wire1 == reg28))) || $signed((7'h44))));
              reg40 <= {(reg37[(4'hd):(3'h7)] ?
                      (((reg12 ^ reg21) ? $unsigned(reg5) : $signed((8'hb1))) ?
                          (8'ha0) : ((!reg35) ?
                              wire11[(3'h6):(2'h3)] : $unsigned(reg17))) : (8'hbe)),
                  (reg34 ? $signed(wire14) : $unsigned(wire3))};
            end
          else
            begin
              reg39 <= $unsigned($signed(((-(|(8'ha0))) >= ($unsigned(wire9) == $signed(reg32)))));
            end
        end
      else
        begin
          reg37 <= $unsigned($unsigned(reg15));
          if ((($signed(reg16[(4'h8):(1'h0)]) != {(reg21 ?
                      reg12[(3'h6):(2'h3)] : $signed(reg21))}) ?
              ($unsigned(($signed(reg35) >> $signed(wire13))) ?
                  (reg6[(3'h5):(3'h4)] ?
                      {{reg17,
                              reg25}} : (&(^reg33))) : $signed(($unsigned(reg27) ?
                      $unsigned(wire14) : (reg28 ? wire8 : reg32)))) : reg15))
            begin
              reg38 <= (~|reg24);
              reg39 <= {$signed((7'h40))};
              reg40 <= reg4[(4'ha):(3'h4)];
              reg41 <= {$unsigned($signed(((reg21 ?
                      (7'h43) : (8'hac)) ^~ $unsigned(reg34))))};
            end
          else
            begin
              reg38 <= (+$unsigned($unsigned(wire9)));
              reg39 <= wire0;
              reg40 <= $unsigned(((wire1 ^ reg19[(3'h6):(3'h4)]) ?
                  (8'hbc) : reg28));
            end
          reg42 <= $unsigned(reg26);
          if (((wire14[(4'h9):(1'h1)] ?
              $unsigned($unsigned((~^wire7))) : (reg35[(1'h0):(1'h0)] + $unsigned((wire10 ?
                  reg17 : reg4)))) ^~ (~^$unsigned($unsigned(reg40[(4'h8):(3'h7)])))))
            begin
              reg43 <= {((($signed(reg39) ^~ (8'ha5)) && ((^~reg25) ?
                      (&(7'h41)) : {reg28})) >>> $unsigned((wire13[(3'h6):(3'h5)] ?
                      reg36 : (reg6 == reg15))))};
            end
          else
            begin
              reg43 <= (!reg30);
              reg44 <= (reg6 <<< reg17);
              reg45 <= $signed($signed((&{$signed(wire14), $signed(wire10)})));
              reg46 <= (($signed(wire0) << (reg16[(3'h6):(1'h0)] ~^ wire10)) ?
                  reg24 : (reg12[(4'h9):(3'h4)] ?
                      reg15[(4'hf):(4'hd)] : $signed($signed(reg37))));
              reg47 <= reg32;
            end
        end
      if ($unsigned((~&{reg24, ($signed(reg39) ~^ (reg29 ? reg18 : wire14))})))
        begin
          reg48 <= ((reg30 ?
              (+(+(reg26 ~^ reg39))) : {(~&{reg25})}) != $signed((((reg12 ?
                  reg19 : reg26) ~^ $unsigned(wire11)) ?
              reg36[(5'h13):(4'h9)] : $signed((8'hb5)))));
          reg49 <= ((((+((8'hb3) ? wire10 : reg19)) <<< ({reg26, wire10} ?
                  reg47[(1'h1):(1'h0)] : reg39)) || wire14) ?
              (~^$unsigned($signed({wire8}))) : $unsigned($unsigned((reg41[(4'hf):(3'h7)] || $signed((8'hb3))))));
          reg50 <= $signed(reg22);
          if ({(&(+(~^(~|reg24))))})
            begin
              reg51 <= $unsigned((((^~$unsigned(wire3)) ?
                      ((8'hb7) ?
                          $unsigned(reg41) : ((8'hb7) ?
                              reg23 : reg25)) : $signed({reg43})) ?
                  (^~reg34[(4'h8):(3'h5)]) : (reg41 - {$signed(reg25)})));
              reg52 <= $unsigned($signed({(8'hbe)}));
              reg53 <= {wire14};
            end
          else
            begin
              reg51 <= {(&$signed($unsigned(reg25)))};
              reg52 <= $unsigned((~^reg48));
              reg53 <= $signed($unsigned((&reg24[(3'h4):(1'h0)])));
            end
        end
      else
        begin
          reg48 <= $signed((reg23 && wire1[(3'h5):(2'h3)]));
          reg49 <= (((^~wire3[(3'h7):(3'h7)]) ?
              wire3 : {reg15[(4'hb):(2'h3)]}) == $unsigned(reg25));
          reg50 <= $unsigned((8'hae));
          reg51 <= wire14[(4'h8):(3'h6)];
          if ($unsigned(reg29))
            begin
              reg52 <= $signed(($unsigned($unsigned(reg39[(4'ha):(2'h3)])) ?
                  (^~wire10) : ($signed((reg53 ? (8'hbd) : wire8)) ?
                      (8'ha3) : (^~((8'hb1) <<< reg4)))));
              reg53 <= reg21;
              reg54 <= (reg6 == $signed({$unsigned($unsigned((8'hb8))),
                  ({reg39} == $unsigned(reg19))}));
              reg55 <= $signed($signed((~wire3[(3'h4):(2'h2)])));
              reg56 <= {$signed(reg52[(2'h2):(1'h1)])};
            end
          else
            begin
              reg52 <= ((~|($unsigned((~&(8'hbd))) ?
                  reg29[(3'h4):(2'h2)] : (7'h44))) != reg32);
              reg53 <= (reg26 << $signed((~|wire7)));
            end
        end
      reg57 <= reg40[(4'hb):(2'h3)];
    end
  assign wire58 = (reg19 ?
                      $unsigned($unsigned($unsigned(reg27))) : reg55[(4'he):(3'h7)]);
  assign wire59 = ($signed(wire2[(5'h11):(4'h8)]) < (reg6[(3'h7):(3'h5)] ?
                      reg18[(4'h8):(3'h7)] : wire13));
  assign wire60 = (($signed(((^~reg39) & reg40)) ?
                          (reg16 ?
                              ($signed(reg49) ?
                                  (^~reg23) : (^~reg33)) : reg30[(3'h5):(1'h0)]) : {({reg51,
                                  wire59} * $signed(reg12)),
                              reg53[(4'hc):(3'h6)]}) ?
                      $unsigned((((8'ha8) + (!reg21)) ?
                          (~|((8'ha7) ?
                              reg34 : reg37)) : $unsigned(wire10[(5'h10):(3'h4)]))) : ($unsigned(reg25[(4'hc):(4'ha)]) < $signed(({reg47} - $signed((8'ha4))))));
  always
    @(posedge clk) begin
      reg61 <= ($signed($signed(wire0)) ?
          {reg56,
              ((^~(wire10 ? wire0 : reg23)) ?
                  reg21 : ({reg45, reg46} ?
                      (8'hbc) : reg42[(1'h0):(1'h0)]))} : {(reg31 ?
                  (reg39[(3'h5):(2'h3)] ?
                      $unsigned(reg41) : $unsigned((8'h9d))) : ($unsigned(reg28) <= ((8'ha3) ?
                      (8'hb9) : reg30))),
              $signed($signed((|reg41)))});
      if (reg47[(1'h0):(1'h0)])
        begin
          reg62 <= (reg57 ? (8'hb6) : reg4[(1'h0):(1'h0)]);
        end
      else
        begin
          if (({(8'had), reg45[(4'h8):(1'h0)]} > reg45))
            begin
              reg62 <= $unsigned(reg46);
              reg63 <= reg55;
              reg64 <= ({$signed(((7'h43) >= $signed(reg39))),
                  $signed((reg34[(3'h4):(1'h1)] <= (reg23 && reg50)))} - (~&reg49));
            end
          else
            begin
              reg62 <= $signed((($signed((reg37 * wire14)) < $unsigned((^reg24))) ?
                  reg26 : (8'hae)));
              reg63 <= ($signed($unsigned((~$unsigned(reg36)))) >= (|$signed($unsigned($signed(reg57)))));
            end
          reg65 <= (^((((-wire7) == wire1) <<< {(wire2 != reg5),
                  (reg18 >> reg23)}) ?
              $unsigned(wire2) : reg33[(2'h3):(1'h0)]));
          reg66 <= $signed($signed({reg63[(2'h2):(1'h0)]}));
          if (((8'hbd) && reg6[(3'h5):(1'h0)]))
            begin
              reg67 <= (reg12 << $signed((|{reg32[(3'h4):(3'h4)]})));
              reg68 <= {$unsigned(({$signed(wire0)} & wire58[(2'h3):(2'h3)])),
                  reg12[(4'hb):(1'h1)]};
            end
          else
            begin
              reg67 <= {($signed($signed(reg46)) ?
                      reg67[(4'h9):(3'h6)] : $unsigned((~&$signed(reg18)))),
                  {(($unsigned(reg43) >> reg45) & $signed((reg40 ?
                          (8'haa) : (8'hbf)))),
                      reg52[(1'h1):(1'h1)]}};
            end
        end
    end
  assign wire69 = $signed($unsigned(reg15));
endmodule
