{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556424213614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556424213634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 23:03:33 2019 " "Processing started: Sat Apr 27 23:03:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556424213634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424213634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quadcopter_interface -c quadcopter_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off quadcopter_interface -c quadcopter_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424213634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556424213769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556424213769 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "avalonBus.qsys " "Elaborating Platform Designer system entity \"avalonBus.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424221122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:44 Progress: Loading quadcopter_interface/avalonBus.qsys " "2019.04.27.23:03:44 Progress: Loading quadcopter_interface/avalonBus.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424224199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:44 Progress: Reading input file " "2019.04.27.23:03:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424224458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:44 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.04.27.23:03:44 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424224499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Parameterizing module clk_0 " "2019.04.27.23:03:45 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Adding packets_to_master_0 \[altera_avalon_packets_to_master 18.1\] " "2019.04.27.23:03:45 Progress: Adding packets_to_master_0 \[altera_avalon_packets_to_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Parameterizing module packets_to_master_0 " "2019.04.27.23:03:45 Progress: Parameterizing module packets_to_master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Adding st_bytes_to_packets_0 \[altera_avalon_st_bytes_to_packets 18.1\] " "2019.04.27.23:03:45 Progress: Adding st_bytes_to_packets_0 \[altera_avalon_st_bytes_to_packets 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Parameterizing module st_bytes_to_packets_0 " "2019.04.27.23:03:45 Progress: Parameterizing module st_bytes_to_packets_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Adding st_packets_to_bytes_0 \[altera_avalon_st_packets_to_bytes 18.1\] " "2019.04.27.23:03:45 Progress: Adding st_packets_to_bytes_0 \[altera_avalon_st_packets_to_bytes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Parameterizing module st_packets_to_bytes_0 " "2019.04.27.23:03:45 Progress: Parameterizing module st_packets_to_bytes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Building connections " "2019.04.27.23:03:45 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Parameterizing connections " "2019.04.27.23:03:45 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Validating " "2019.04.27.23:03:45 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.27.23:03:45 Progress: Done reading input file " "2019.04.27.23:03:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "AvalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "AvalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted.. " "AvalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted. " "AvalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225798 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "AvalonBus.packets_to_master_0: packets_to_master_0.avalon_master must be connected to an Avalon-MM slave " "AvalonBus.packets_to_master_0: packets_to_master_0.avalon_master must be connected to an Avalon-MM slave" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424225799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus: Generating avalonBus \"avalonBus\" for QUARTUS_SYNTH " "AvalonBus: Generating avalonBus \"avalonBus\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Packets_to_master_0: \"avalonBus\" instantiated altera_avalon_packets_to_master \"packets_to_master_0\" " "Packets_to_master_0: \"avalonBus\" instantiated altera_avalon_packets_to_master \"packets_to_master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St_bytes_to_packets_0: \"avalonBus\" instantiated altera_avalon_st_bytes_to_packets \"st_bytes_to_packets_0\" " "St_bytes_to_packets_0: \"avalonBus\" instantiated altera_avalon_st_bytes_to_packets \"st_bytes_to_packets_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St_packets_to_bytes_0: \"avalonBus\" instantiated altera_avalon_st_packets_to_bytes \"st_packets_to_bytes_0\" " "St_packets_to_bytes_0: \"avalonBus\" instantiated altera_avalon_st_packets_to_bytes \"st_packets_to_bytes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"avalonBus\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"avalonBus\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"avalonBus\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"avalonBus\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"avalonBus\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"avalonBus\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter_001\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter_001\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus: Done \"avalonBus\" with 9 modules, 11 files " "AvalonBus: Done \"avalonBus\" with 9 modules, 11 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424226861 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "avalonBus.qsys " "Finished elaborating Platform Designer system entity \"avalonBus.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/DECODER_7_SEG/decoder_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/DECODER_7_SEG/decoder_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7_seg " "Found entity 1: decoder_7_seg" {  } { { "ip/DECODER_7_SEG/decoder_7_seg.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/DECODER_7_SEG/decoder_7_seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/rx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fastserial " "Found entity 1: rx_fastserial" {  } { { "ip/FASTSERIAL/rx_fastserial.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/rx_fastserial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/tx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/tx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fastserial " "Found entity 1: tx_fastserial" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/tx_fastserial.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/rxtx_fastserail.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rxtx_fastserail.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxtx_fastserial " "Found entity 1: rxtx_fastserial" {  } { { "ip/FASTSERIAL/rxtx_fastserail.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/rxtx_fastserail.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/fastserial.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/FASTSERIAL/fastserial.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/clock_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/clock_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_fastserial " "Found entity 1: clock_fastserial" {  } { { "ip/FASTSERIAL/clock_fastserial.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/clock_fastserial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/CLOCK_DIVIDER/simple_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/CLOCK_DIVIDER/simple_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_divider " "Found entity 1: simple_divider" {  } { { "ip/CLOCK_DIVIDER/simple_divider.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/CLOCK_DIVIDER/simple_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/CLOCK_DIVIDER/n2_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/CLOCK_DIVIDER/n2_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2_divider " "Found entity 1: n2_divider" {  } { { "ip/CLOCK_DIVIDER/n2_divider.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/CLOCK_DIVIDER/n2_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12M.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12M.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M " "Found entity 1: PLL12M" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadcopter_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file quadcopter_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadcopter_interface " "Found entity 1: quadcopter_interface" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/avalonBus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/avalonBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus " "Found entity 1: avalonBus" {  } { { "db/ip/avalonBus/avalonBus.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231127 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231127 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231127 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231127 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231127 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231127 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/avalonBus/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/avalonBus/submodules/altera_reset_controller.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/avalonBus/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_avalon_st_adapter " "Found entity 1: avalonBus_avalon_st_adapter" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_avalon_st_adapter_001 " "Found entity 1: avalonBus_avalon_st_adapter_001" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: avalonBus_avalon_st_adapter_001_channel_adapter_0" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_avalon_st_adapter_channel_adapter_0 " "Found entity 1: avalonBus_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quadcopter_interface " "Elaborating entity \"quadcopter_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556424231186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toggle_ready quadcopter_interface.v(72) " "Verilog HDL or VHDL warning at quadcopter_interface.v(72): object \"toggle_ready\" assigned a value but never read" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556424231187 "|quadcopter_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED quadcopter_interface.v(54) " "Output port \"LED\" at quadcopter_interface.v(54) has no driver" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556424231187 "|quadcopter_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BDBUS4 quadcopter_interface.v(44) " "Output port \"BDBUS4\" at quadcopter_interface.v(44) has no driver" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556424231187 "|quadcopter_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M PLL12M:PLL12M_inst " "Elaborating entity \"PLL12M\" for hierarchy \"PLL12M:PLL12M_inst\"" {  } { { "quadcopter_interface.v" "PLL12M_inst" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12M:PLL12M_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12M:PLL12M_inst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "altpll_component" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12M:PLL12M_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12M:PLL12M_inst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12M:PLL12M_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL12M:PLL12M_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556424231226 ""}  } { { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556424231226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12M_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12M_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M_altpll " "Found entity 1: PLL12M_altpll" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/PLL12M_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556424231260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424231260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M_altpll PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated " "Elaborating entity \"PLL12M_altpll\" for hierarchy \"PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_fastserial clock_fastserial:clock_for_fastserial " "Elaborating entity \"clock_fastserial\" for hierarchy \"clock_fastserial:clock_for_fastserial\"" {  } { { "quadcopter_interface.v" "clock_for_fastserial" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fastserial rx_fastserial:rx_lite " "Elaborating entity \"rx_fastserial\" for hierarchy \"rx_fastserial:rx_lite\"" {  } { { "quadcopter_interface.v" "rx_lite" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rx_fastserial.v(86) " "Verilog HDL assignment warning at rx_fastserial.v(86): truncated value with size 32 to match size of target (4)" {  } { { "ip/FASTSERIAL/rx_fastserial.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/rx_fastserial.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556424231263 "|quadcopter_interface|rx_fastserial:rx_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fastserial tx_fastserial:tx_lite " "Elaborating entity \"tx_fastserial\" for hierarchy \"tx_fastserial:tx_lite\"" {  } { { "quadcopter_interface.v" "tx_lite" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_fastserial.v(117) " "Verilog HDL assignment warning at tx_fastserial.v(117): truncated value with size 32 to match size of target (4)" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/tx_fastserial.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556424231263 "|quadcopter_interface|tx_fastserial:tx_lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_fastserial.v(125) " "Verilog HDL assignment warning at tx_fastserial.v(125): truncated value with size 32 to match size of target (4)" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/tx_fastserial.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556424231263 "|quadcopter_interface|tx_fastserial:tx_lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_fastserial.v(142) " "Verilog HDL assignment warning at tx_fastserial.v(142): truncated value with size 32 to match size of target (4)" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/tx_fastserial.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556424231263 "|quadcopter_interface|tx_fastserial:tx_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7_seg decoder_7_seg:segment " "Elaborating entity \"decoder_7_seg\" for hierarchy \"decoder_7_seg:segment\"" {  } { { "quadcopter_interface.v" "segment" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231264 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder_7_seg.v(26) " "Verilog HDL Case Statement warning at decoder_7_seg.v(26): case item expression covers a value already covered by a previous case item" {  } { { "ip/DECODER_7_SEG/decoder_7_seg.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/DECODER_7_SEG/decoder_7_seg.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1556424231264 "|quadcopter_interface|decoder_7_seg:segment"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus avalonBus:u0 " "Elaborating entity \"avalonBus\" for hierarchy \"avalonBus:u0\"" {  } { { "quadcopter_interface.v" "u0" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0 " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "packets_to_master_0" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|packets_to_master:p2m\"" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets avalonBus:u0\|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0 " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"avalonBus:u0\|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "st_bytes_to_packets_0" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes avalonBus:u0\|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0 " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"avalonBus:u0\|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "st_packets_to_bytes_0" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_avalon_st_adapter avalonBus:u0\|avalonBus_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalonBus_avalon_st_adapter\" for hierarchy \"avalonBus:u0\|avalonBus_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/avalonBus/avalonBus.v" "avalon_st_adapter" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_avalon_st_adapter_channel_adapter_0 avalonBus:u0\|avalonBus_avalon_st_adapter:avalon_st_adapter\|avalonBus_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalonBus_avalon_st_adapter_channel_adapter_0\" for hierarchy \"avalonBus:u0\|avalonBus_avalon_st_adapter:avalon_st_adapter\|avalonBus_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" "channel_adapter_0" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel avalonBus_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at avalonBus_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556424231273 "|quadcopter_interface|avalonBus:u0|avalonBus_avalon_st_adapter:avalon_st_adapter|avalonBus_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 avalonBus_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at avalonBus_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556424231273 "|quadcopter_interface|avalonBus:u0|avalonBus_avalon_st_adapter:avalon_st_adapter|avalonBus_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_avalon_st_adapter_001 avalonBus:u0\|avalonBus_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"avalonBus_avalon_st_adapter_001\" for hierarchy \"avalonBus:u0\|avalonBus_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/avalonBus/avalonBus.v" "avalon_st_adapter_001" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_avalon_st_adapter_001_channel_adapter_0 avalonBus:u0\|avalonBus_avalon_st_adapter_001:avalon_st_adapter_001\|avalonBus_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalonBus_avalon_st_adapter_001_channel_adapter_0\" for hierarchy \"avalonBus:u0\|avalonBus_avalon_st_adapter_001:avalon_st_adapter_001\|avalonBus_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" "channel_adapter_0" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalonBus:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalonBus:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/avalonBus/avalonBus.v" "rst_controller" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalonBus:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalonBus:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/avalonBus/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalonBus:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalonBus:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/avalonBus/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424231277 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556424231795 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556424231795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BDBUS4 GND " "Pin \"BDBUS4\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|BDBUS4"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN0 GND " "Pin \"AIN0\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|AIN0"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN1 GND " "Pin \"AIN1\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|AIN1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN2 GND " "Pin \"AIN2\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|AIN2"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN3 GND " "Pin \"AIN3\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|AIN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN4 GND " "Pin \"AIN4\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|AIN4"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN5 GND " "Pin \"AIN5\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|AIN5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556424231913 "|quadcopter_interface|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556424231913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556424231986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556424232481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556424232586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556424232586 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/PLL12M_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 104 0 0 } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 81 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556424232609 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556424232628 "|quadcopter_interface|USER_BTN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT1 " "No output dependent on input pin \"SEN_INT1\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556424232628 "|quadcopter_interface|SEN_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT2 " "No output dependent on input pin \"SEN_INT2\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556424232628 "|quadcopter_interface|SEN_INT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SDI " "No output dependent on input pin \"SEN_SDI\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556424232628 "|quadcopter_interface|SEN_SDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SDO " "No output dependent on input pin \"SEN_SDO\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556424232628 "|quadcopter_interface|SEN_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SPC " "No output dependent on input pin \"SEN_SPC\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556424232628 "|quadcopter_interface|SEN_SPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_CS " "No output dependent on input pin \"SEN_CS\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556424232628 "|quadcopter_interface|SEN_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BDBUS5 " "No output dependent on input pin \"BDBUS5\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556424232628 "|quadcopter_interface|BDBUS5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556424232628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "331 " "Implemented 331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556424232628 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556424232628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556424232628 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556424232628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556424232628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556424232638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 23:03:52 2019 " "Processing ended: Sat Apr 27 23:03:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556424232638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556424232638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556424232638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556424232638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556424233274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556424233293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 23:03:53 2019 " "Processing started: Sat Apr 27 23:03:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556424233293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556424233293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off quadcopter_interface -c quadcopter_interface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off quadcopter_interface -c quadcopter_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556424233293 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556424233322 ""}
{ "Info" "0" "" "Project  = quadcopter_interface" {  } {  } 0 0 "Project  = quadcopter_interface" 0 0 "Fitter" 0 0 1556424233323 ""}
{ "Info" "0" "" "Revision = quadcopter_interface" {  } {  } 0 0 "Revision = quadcopter_interface" 0 0 "Fitter" 0 0 1556424233323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556424233369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556424233369 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "quadcopter_interface 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"quadcopter_interface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556424233373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556424233421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556424233421 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/PLL12M_altpll.v" 47 -1 0 } } { "" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556424233461 ""}  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/PLL12M_altpll.v" 47 -1 0 } } { "" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556424233461 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556424233544 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556424233548 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556424233593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556424233593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556424233593 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556424233593 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556424233596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556424233596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556424233596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556424233596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556424233596 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556424233596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556424233597 ""}
{ "Info" "ISTA_SDC_FOUND" "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.sdc " "Reading SDC File: '/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556424234064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556424234066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556424234067 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1556424234067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556424234070 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1556424234070 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556424234071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556424234113 ""}  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/PLL12M_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556424234113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556424234282 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556424234283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556424234283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556424234284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556424234285 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556424234285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556424234286 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556424234286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556424234299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556424234300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556424234300 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS4 " "Node \"ADBUS4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS7 " "Node \"ADBUS7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN7 " "Node \"AIN7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN8 " "Node \"AIN8\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[10\] " "Node \"A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[11\] " "Node \"A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[12\] " "Node \"A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[13\] " "Node \"A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[8\] " "Node \"A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[9\] " "Node \"A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[0\] " "Node \"BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[1\] " "Node \"BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAS " "Node \"CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CKE " "Node \"CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_X " "Node \"CLK_X\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D10 " "Node \"D10\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11 " "Node \"D11\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11_R " "Node \"D11_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12 " "Node \"D12\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12_R " "Node \"D12_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D13 " "Node \"D13\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D14 " "Node \"D14\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D6 " "Node \"D6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D7 " "Node \"D7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8 " "Node \"D8\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D9 " "Node \"D9\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[0\] " "Node \"DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[1\] " "Node \"DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[0\] " "Node \"DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[10\] " "Node \"DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[11\] " "Node \"DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[12\] " "Node \"DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[13\] " "Node \"DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[14\] " "Node \"DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[15\] " "Node \"DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[1\] " "Node \"DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[2\] " "Node \"DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[3\] " "Node \"DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[4\] " "Node \"DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[5\] " "Node \"DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[6\] " "Node \"DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[7\] " "Node \"DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[8\] " "Node \"DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[9\] " "Node \"DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MEM_CLK " "Node \"MEM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MEM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO0 " "Node \"PIO0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO1 " "Node \"PIO1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO2 " "Node \"PIO2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO3 " "Node \"PIO3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO4 " "Node \"PIO4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO5 " "Node \"PIO5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO6 " "Node \"PIO6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO7 " "Node \"PIO7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAS " "Node \"RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE " "Node \"WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556424234331 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556424234331 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556424234333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556424234336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556424234845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556424234911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556424234925 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556424235102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556424235102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556424235291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556424236109 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556424236109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556424236206 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1556424236206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556424236206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556424236207 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556424236298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556424236304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556424236458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556424236458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556424236639 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556424236963 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556424237178 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone 10 LP " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3-V LVTTL N6 " "Pin USER_BTN uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_INT1 3.3-V LVTTL B1 " "Pin SEN_INT1 uses I/O standard 3.3-V LVTTL at B1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_INT1 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT1" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_INT2 3.3-V LVTTL C2 " "Pin SEN_INT2 uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_INT2 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT2" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_SDI 3.3-V LVTTL G2 " "Pin SEN_SDI uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_SDI } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDI" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_SDO 3.3-V LVTTL G1 " "Pin SEN_SDO uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_SDO } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDO" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_SPC 3.3-V LVTTL F3 " "Pin SEN_SPC uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_SPC } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SPC" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_CS 3.3-V LVTTL D1 " "Pin SEN_CS uses I/O standard 3.3-V LVTTL at D1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_CS } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_CS" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS5 3.3-V LVTTL T5 " "Pin BDBUS5 uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS5 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS2 3.3-V LVTTL R6 " "Pin BDBUS2 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS2 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS2" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3-V LVTTL T6 " "Pin BDBUS3 uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVCMOS M2 " "Pin CLK12M uses I/O standard 3.3-V LVCMOS at M2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLK12M } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556424237181 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1556424237181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/output_files/quadcopter_interface.fit.smsg " "Generated suppressed messages file /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/output_files/quadcopter_interface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556424237218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 70 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1462 " "Peak virtual memory: 1462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556424237460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 23:03:57 2019 " "Processing ended: Sat Apr 27 23:03:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556424237460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556424237460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556424237460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556424237460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556424238184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556424238187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 23:03:58 2019 " "Processing started: Sat Apr 27 23:03:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556424238187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556424238187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off quadcopter_interface -c quadcopter_interface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off quadcopter_interface -c quadcopter_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556424238187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556424238347 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556424238833 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556424238856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556424238947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 23:03:58 2019 " "Processing ended: Sat Apr 27 23:03:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556424238947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556424238947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556424238947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556424238947 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556424239045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556424239584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556424239585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 23:03:59 2019 " "Processing started: Sat Apr 27 23:03:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556424239585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556424239585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta quadcopter_interface -c quadcopter_interface " "Command: quartus_sta quadcopter_interface -c quadcopter_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556424239585 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1556424239616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556424239703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556424239704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424239776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424239776 ""}
{ "Info" "ISTA_SDC_FOUND" "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.sdc " "Reading SDC File: '/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556424239982 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424239984 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK12M CLK12M " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK12M CLK12M" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556424239985 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL12M_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL12M_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556424239985 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556424239985 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424239985 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1556424239985 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1556424239987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556424239988 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556424239989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556424239993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 992.477 " "Worst-case setup slack is 992.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  992.477               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  992.477               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424239998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424239999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 996.709 " "Worst-case recovery slack is 996.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.709               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  996.709               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424239999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424239999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.656 " "Worst-case removal slack is 1.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.656               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.518 " "Worst-case minimum pulse width slack is 41.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.518               0.000 CLK12M  " "   41.518               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.643               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.643               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240001 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1996.602 ns " "Worst Case Available Settling Time: 1996.602 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240017 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556424240017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556424240020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556424240040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556424240240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556424240292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 992.903 " "Worst-case setup slack is 992.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  992.903               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  992.903               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 996.908 " "Worst-case recovery slack is 996.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.908               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  996.908               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.487 " "Worst-case removal slack is 1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.487               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.487               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.516 " "Worst-case minimum pulse width slack is 41.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.516               0.000 CLK12M  " "   41.516               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.649               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.649               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240305 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1996.813 ns " "Worst Case Available Settling Time: 1996.813 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240326 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556424240326 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556424240329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556424240430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 996.693 " "Worst-case setup slack is 996.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.693               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  996.693               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 998.403 " "Worst-case recovery slack is 998.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.403               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  998.403               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.696 " "Worst-case removal slack is 0.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.696               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.081 " "Worst-case minimum pulse width slack is 41.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.081               0.000 CLK12M  " "   41.081               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.759               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.759               0.000 PLL12M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556424240442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556424240442 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1998.484 ns " "Worst Case Available Settling Time: 1998.484 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556424240461 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556424240461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556424240746 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556424240746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556424240781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 23:04:00 2019 " "Processing ended: Sat Apr 27 23:04:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556424240781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556424240781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556424240781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556424240781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1556424241546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556424241551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 23:04:01 2019 " "Processing started: Sat Apr 27 23:04:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556424241551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556424241551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off quadcopter_interface -c quadcopter_interface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off quadcopter_interface -c quadcopter_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556424241551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556424241752 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "quadcopter_interface.vo /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/simulation/modelsim/ simulation " "Generated file quadcopter_interface.vo in folder \"/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556424241817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1059 " "Peak virtual memory: 1059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556424241831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 23:04:01 2019 " "Processing ended: Sat Apr 27 23:04:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556424241831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556424241831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556424241831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556424241831 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556424241942 ""}
