*---------------------------------------------------------------------*
*               Copyright(c) Synopsys, Inc.                           *
*     All Rights reserved - Unpublished -rights reserved under        *
*     the Copyright laws of the United States of America.             *
*                                                                     *
*  U.S. Patents: 7,093,156 B1 and 7,406,620 B2 (and more pending).    *
*                                                                     *
*  This file includes the Confidential information of Synopsys, Inc.  *
*  and GLOBALFOUNDRIES.                                               *
*  The receiver of this Confidential Information shall not disclose   *
*  it to any third party and shall protect its confidentiality by     *
*  using the same degree of care, but not less than a reasonable      *
*  degree of care, as the receiver uses to protect receiver's own     *
*  Confidential Information.                                          *
*  Licensee acknowledges and agrees that all output generated for     *
*  Licensee by Synopsys, Inc. as described in the pertinent Program   *
*  Schedule(s), or generated by Licensee through use of any Compiler  *
*  licensed hereunder contains information that complies with the     *
*  Virtual Component Identification Physical Tagging Standard (VCID)  *
*  as maintained by the Virtual Socket Interface Alliance (VSIA).     *
*  Such information may be expressed in GDSII Layer 63 or other such  *
*  layer designated by the VSIA, hardware definition languages, or    *
*  other formats.  Licensee is not authorized to alter or change any  *
*  such information.                                                  *
*---------------------------------------------------------------------*
*                                                                     *
*  Built for linux64 and running on linux64.                          *
*                                                                     *
*  Software           : Rev: S-2021.09-SP1                            *
*  Library Format     : Rev: 1.05.00                                  *
*  Compiler Name      : gf22nsd41p11s1srl256sa04p1                    *
*  Platform           : Linux3.10.0-957.5.1.el7.x86_64                *
*                     : #1 SMP Wed Dec 19 10:46:58 EST 2018x86_64     *
*  Date of Generation : Mon May 23 15:56:24 CEST 2022                 *
*                                                                     *
*---------------------------------------------------------------------*
Component Name: SNPS_RF_SP_UHS_64x64

INFO  [VMC, VMC-264]: Load of compiler database ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/cadet.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/memory.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa.prm' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa04p1.glb' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa04p1_custom.glb' ...
INFO  [VMC, CFG-018]: Reading file '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/SNPS_RF_SP_UHS_64x64.cfg' ...
INFO  [VMC, CFG-230]: Load of cfg settings complete
INFO  [VMC, VMC-131]: Load of compiler database took 0.25 secs.
INFO  [VMC, VMC-233]: Input parameters validation ...
INFO  [VMC, VMC-131]: Input parameters validation took 0.44 secs.
INFO  [VMC, BDIST-000]: rebuf_seg_number is 0
INFO  [VMC, VMC-234]: Delay calculation ...
INFO  [VMC, CHAR-020]: Loading project ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/cadet.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/memory.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa.prm' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa04p1.glb' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa04p1_custom.glb' ...
INFO  [VMC, CHAR-060]: Project loaded from /usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa.cpj
INFO  [VMC, CHAR-131]: Loading project took 6.68 secs.
INFO  [VMC, CHAR-105]: Running instance evaluation...
INFO  [VMC, CHAR-109]: Validating the project...
INFO  [VMC, CHAR-109]: (23-05-2022 15:56:32)  Corners validation done
INFO  [VMC, CHAR-131]: Validating netlist files took 0.00 secs.
INFO  [VMC, CHAR-113]: The project is valid
INFO  [VMC, CHAR-131]: Validating project took 0.62 secs.
INFO  [VMC, CHAR-140]: Initializing tables...
INFO  [VMC, CHAR-180]: Initialized all tables
INFO  [VMC, CHAR-200]: Determining what results are needed...
INFO  [VMC, CHAR-240]: Determined that 46125 results are needed so far
INFO  [VMC, CHAR-240]: Regular results:    819 needed,   819 final, 0 failed
INFO  [VMC, CHAR-240]: Equation results: 45306 needed, 45306 final, 0 failed
INFO  [VMC, CHAR-131]: Determining results took 27.33 secs.
INFO  [VMC, CHAR-460]: Writing of output files completed
INFO  [VMC, CHAR-434]: Instance evaluation completed
INFO  [VMC, VMC-053]: Reading delay files ...
INFO  [VMC, VMC-054]: Calculating delays for 'tt0p8v25c_0p8v_0v_0v' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ssg_fcmax0p72v125c_0p72v_0v_0v' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ssg_fcmax0p72vn40c_0p72v_0v_0v' conditions
INFO  [VMC, VMC-131]: Reading delay files took 0.51 secs.
INFO  [VMC, VMC-131]: Delay calculation took 46.86 secs.
INFO  [VMC, VMC-235]: CAF flow ...
INFO  [VMC, VMC-236]: CAF initialization ...
INFO  [VMC, VMC-131]: CAF initialization took 0.47 secs.
INFO  [VMC, VMC-237]: CAF loading ...
INFO  [VMC, VMC-131]: CAF loading took 0.22 secs.
INFO  [VMC, VMC-238]: CAF top assembly creation ...
INFO  [VMC, VMC-131]: CAF top assembly creation took 0.65 secs.
INFO  [VMC, VMC-239]: CAF execution ...
INFO  [VMC, CAF-1175]: cadet.tiler: INFO+9: Running the caf.tile flow on <Top(name='SNPS_RF_SP_UHS_64x64')> ...
INFO  [VMC, CAF-1237]: cadet.tiler: INFO+9: The caf.tile flow completed: 0 Cells have errors, 0 Cells have warnings.
INFO  [VMC, CAF-1238]: cadet.tiler: INFO+9: Running the caf.tile flow on <Top(name='SNPS_RF_SP_UHS_64x64')> took 13.46 secs.
INFO  [VMC, VMC-131]: CAF execution took 13.64 secs.
INFO  [VMC, VMC-240]: Pin map generation ...
INFO  [VMC, VMC-131]: Pin map generation took 0.00 secs.
INFO  [VMC, VMC-131]: CAF flow took 14.99 secs.
INFO  [VMC, VMC-193]: Expanding templates ...
INFO  [VMC, EXP-001]: Expanding 'Combined Datasheet for all PVT corners' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_allpvt.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/SNPS_RF_SP_UHS_64x64_allpvt.ds'
INFO  [VMC, EXP-001]: Expanding 'Datasheet for HTML' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_allpvthtml.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/SNPS_RF_SP_UHS_64x64_allpvt.html'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/tt0p8v25c_0p8v_0v_0v/SNPS_RF_SP_UHS_64x64.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_RF_SP_UHS_64x64.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_RF_SP_UHS_64x64.summ'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral/RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/tt0p8v25c_0p8v_0v_0v/SNPS_RF_SP_UHS_64x64.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral/RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_RF_SP_UHS_64x64.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral/RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_RF_SP_UHS_64x64.v'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/tt0p8v25c_0p8v_0v_0v/SNPS_RF_SP_UHS_64x64_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_RF_SP_UHS_64x64_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_RF_SP_UHS_64x64_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/tt0p8v25c_0p8v_0v_0v/SNPS_RF_SP_UHS_64x64_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_RF_SP_UHS_64x64_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_RF_SP_UHS_64x64_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Fast functional Verilog Model ' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_fast_func_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/SNPS_RF_SP_UHS_64x64_fast_func.v'
INFO  [VMC, VMC-131]: Expanding templates took 6.28 secs.
INFO  [VMC, VMC-149]: Extracting straps ...
INFO  [VMC, VMC-173]: File '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_64x64/SNPS_RF_SP_UHS_64x64.masis': not found
INFO  [VMC, VMC-150]: Skipping strap extraction
INFO  [VMC, VMC-131]: Extracting straps took 0.00 secs.
INFO  [VMC, VMC-131]: Complete component generation took 70.63 secs.
INFO  [VMC, VMC-093]: Peak memory used: 1144.41 M
INFO  [VMC, VMC-046]: Errors: 0, Warnings: 0
