// Seed: 3186882253
module module_0 (
    input wor id_0,
    output wor id_1,
    output tri id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    output tri1 id_8,
    output wire id_9,
    output wor id_10,
    input wor id_11,
    input supply1 id_12,
    input wor id_13,
    output uwire id_14,
    output wor id_15,
    input uwire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input supply1 id_19,
    output tri id_20,
    output tri id_21
);
  logic [-1 : 1] id_23;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_10 = 0;
endmodule
