{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527387376908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527387376923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 09:16:15 2018 " "Processing started: Sun May 27 09:16:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527387376923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387376923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Auto_manual -c Auto_manual " "Command: quartus_map --read_settings_files=on --write_settings_files=off Auto_manual -c Auto_manual" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387376923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527387379462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527387379462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_manual.bdf 1 1 " "Found 1 design units, including 1 entities, in source file auto_manual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Auto_manual " "Found entity 1: Auto_manual" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527387400236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387400236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PulseWidth.v(21) " "Verilog HDL warning at PulseWidth.v(21): extended using \"x\" or \"z\"" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527387400361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PulseWidth.v(8) " "Verilog HDL information at PulseWidth.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527387400361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsewidth.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsewidth.v" { { "Info" "ISGN_ENTITY_NAME" "1 PulseWidth " "Found entity 1: PulseWidth" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527387400361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387400361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Switch_Mode.v(9) " "Verilog HDL information at Switch_Mode.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Switch_Mode.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/Switch_Mode.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527387400408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Switch_Mode " "Found entity 1: Switch_Mode" {  } { { "Switch_Mode.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/Switch_Mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527387400424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387400424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PulseWidth_1.v(8) " "Verilog HDL information at PulseWidth_1.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "PulseWidth_1.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth_1.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527387400439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsewidth_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsewidth_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PulseWidth_1 " "Found entity 1: PulseWidth_1" {  } { { "PulseWidth_1.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527387400439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387400439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataout_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file dataout_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataOut_MUX " "Found entity 1: DataOut_MUX" {  } { { "DataOut_MUX.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527387400642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387400642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Auto_manual " "Elaborating entity \"Auto_manual\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527387401705 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -40 120 256 160 "inst4" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387401814 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -40 120 256 160 "inst4" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1527387401814 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "src1 " "Pin \"src1\" not connected" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -160 -80 88 -144 "src1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1527387401814 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "src2 " "Pin \"src2\" not connected" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -144 -80 88 -128 "src2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1527387401814 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "src3 " "Pin \"src3\" not connected" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -128 -80 88 -112 "src3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1527387401814 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "src4 " "Pin \"src4\" not connected" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -112 -80 88 -96 "src4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1527387401814 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "NWE " "Pin \"NWE\" not connected" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -104 528 696 -88 "NWE" "" } { -112 696 744 -95 "NWE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1527387401814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch_Mode Switch_Mode:inst2 " "Elaborating entity \"Switch_Mode\" for hierarchy \"Switch_Mode:inst2\"" {  } { { "Auto_manual.bdf" "inst2" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { 176 400 608 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387401814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Switch_Mode.v(32) " "Verilog HDL assignment warning at Switch_Mode.v(32): truncated value with size 32 to match size of target (20)" {  } { { "Switch_Mode.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/Switch_Mode.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527387401877 "|Auto_manual|Switch_Mode:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst4 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst4\"" {  } { { "Auto_manual.bdf" "inst4" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -40 120 256 160 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387402549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst4 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst4\"" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -40 120 256 160 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387402642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst4 " "Instantiated megafunction \"LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527387402736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 200 " "Parameter \"LPM_MODULUS\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527387402736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527387402736 ""}  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -40 120 256 160 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527387402736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lki " "Found entity 1: cntr_lki" {  } { { "db/cntr_lki.tdf" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/db/cntr_lki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527387403174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387403174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lki LPM_COUNTER:inst4\|cntr_lki:auto_generated " "Elaborating entity \"cntr_lki\" for hierarchy \"LPM_COUNTER:inst4\|cntr_lki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programfiles/intelfpga/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387403174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5vb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5vb " "Found entity 1: cmpr_5vb" {  } { { "db/cmpr_5vb.tdf" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/db/cmpr_5vb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527387403455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387403455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5vb LPM_COUNTER:inst4\|cntr_lki:auto_generated\|cmpr_5vb:cmpr1 " "Elaborating entity \"cmpr_5vb\" for hierarchy \"LPM_COUNTER:inst4\|cntr_lki:auto_generated\|cmpr_5vb:cmpr1\"" {  } { { "db/cntr_lki.tdf" "cmpr1" { Text "D:/University/Aircraft/FPGA/Auto_manual/db/cntr_lki.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387403455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseWidth PulseWidth:inst12 " "Elaborating entity \"PulseWidth\" for hierarchy \"PulseWidth:inst12\"" {  } { { "Auto_manual.bdf" "inst12" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { 200 1296 1440 312 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387403502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PulseWidth.v(19) " "Verilog HDL assignment warning at PulseWidth.v(19): truncated value with size 32 to match size of target (8)" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527387403564 "|Auto_manual|PulseWidth:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataOut_MUX DataOut_MUX:inst6 " "Elaborating entity \"DataOut_MUX\" for hierarchy \"DataOut_MUX:inst6\"" {  } { { "Auto_manual.bdf" "inst6" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { 32 1744 1912 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387403580 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d1 DataOut_MUX.v(11) " "Verilog HDL Always Construct warning at DataOut_MUX.v(11): variable \"d1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataOut_MUX.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1527387403642 "|Auto_manual|DataOut_MUX:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d2 DataOut_MUX.v(12) " "Verilog HDL Always Construct warning at DataOut_MUX.v(12): variable \"d2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataOut_MUX.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1527387403642 "|Auto_manual|DataOut_MUX:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d3 DataOut_MUX.v(13) " "Verilog HDL Always Construct warning at DataOut_MUX.v(13): variable \"d3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataOut_MUX.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1527387403642 "|Auto_manual|DataOut_MUX:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d4 DataOut_MUX.v(14) " "Verilog HDL Always Construct warning at DataOut_MUX.v(14): variable \"d4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataOut_MUX.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1527387403642 "|Auto_manual|DataOut_MUX:inst6"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DataOut_MUX.v(10) " "Verilog HDL Case Statement information at DataOut_MUX.v(10): all case item expressions in this case statement are onehot" {  } { { "DataOut_MUX.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/DataOut_MUX.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1527387403642 "|Auto_manual|DataOut_MUX:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst7 " "Elaborating entity \"74138\" for hierarchy \"74138:inst7\"" {  } { { "Auto_manual.bdf" "inst7" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -16 832 952 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387403720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst7 " "Elaborated megafunction instantiation \"74138:inst7\"" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -16 832 952 144 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387403939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst21 " "Elaborating entity \"74373\" for hierarchy \"74373:inst21\"" {  } { { "Auto_manual.bdf" "inst21" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -240 848 968 -48 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387404017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst21 " "Elaborated megafunction instantiation \"74373:inst21\"" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -240 848 968 -48 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527387404095 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst11\|d\[0\] " "Converted tri-state buffer \"PulseWidth:inst11\|d\[0\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst11\|d\[1\] " "Converted tri-state buffer \"PulseWidth:inst11\|d\[1\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst11\|d\[2\] " "Converted tri-state buffer \"PulseWidth:inst11\|d\[2\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst11\|d\[3\] " "Converted tri-state buffer \"PulseWidth:inst11\|d\[3\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst11\|d\[4\] " "Converted tri-state buffer \"PulseWidth:inst11\|d\[4\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst11\|d\[5\] " "Converted tri-state buffer \"PulseWidth:inst11\|d\[5\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst11\|d\[6\] " "Converted tri-state buffer \"PulseWidth:inst11\|d\[6\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst11\|d\[7\] " "Converted tri-state buffer \"PulseWidth:inst11\|d\[7\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst10\|d\[0\] " "Converted tri-state buffer \"PulseWidth:inst10\|d\[0\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst10\|d\[1\] " "Converted tri-state buffer \"PulseWidth:inst10\|d\[1\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst10\|d\[2\] " "Converted tri-state buffer \"PulseWidth:inst10\|d\[2\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst10\|d\[3\] " "Converted tri-state buffer \"PulseWidth:inst10\|d\[3\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst10\|d\[4\] " "Converted tri-state buffer \"PulseWidth:inst10\|d\[4\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst10\|d\[5\] " "Converted tri-state buffer \"PulseWidth:inst10\|d\[5\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst10\|d\[6\] " "Converted tri-state buffer \"PulseWidth:inst10\|d\[6\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst10\|d\[7\] " "Converted tri-state buffer \"PulseWidth:inst10\|d\[7\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst9\|d\[0\] " "Converted tri-state buffer \"PulseWidth:inst9\|d\[0\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst9\|d\[1\] " "Converted tri-state buffer \"PulseWidth:inst9\|d\[1\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst9\|d\[2\] " "Converted tri-state buffer \"PulseWidth:inst9\|d\[2\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst9\|d\[3\] " "Converted tri-state buffer \"PulseWidth:inst9\|d\[3\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst9\|d\[4\] " "Converted tri-state buffer \"PulseWidth:inst9\|d\[4\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst9\|d\[5\] " "Converted tri-state buffer \"PulseWidth:inst9\|d\[5\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst9\|d\[6\] " "Converted tri-state buffer \"PulseWidth:inst9\|d\[6\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst9\|d\[7\] " "Converted tri-state buffer \"PulseWidth:inst9\|d\[7\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst21\|69 " "Converted tri-state buffer \"74373:inst21\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "d:/programfiles/intelfpga/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst21\|68 " "Converted tri-state buffer \"74373:inst21\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "d:/programfiles/intelfpga/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst21\|67 " "Converted tri-state buffer \"74373:inst21\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "d:/programfiles/intelfpga/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst\|d\[0\] " "Converted tri-state buffer \"PulseWidth:inst\|d\[0\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst\|d\[1\] " "Converted tri-state buffer \"PulseWidth:inst\|d\[1\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst\|d\[2\] " "Converted tri-state buffer \"PulseWidth:inst\|d\[2\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst\|d\[3\] " "Converted tri-state buffer \"PulseWidth:inst\|d\[3\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst\|d\[4\] " "Converted tri-state buffer \"PulseWidth:inst\|d\[4\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst\|d\[5\] " "Converted tri-state buffer \"PulseWidth:inst\|d\[5\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst\|d\[6\] " "Converted tri-state buffer \"PulseWidth:inst\|d\[6\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst\|d\[7\] " "Converted tri-state buffer \"PulseWidth:inst\|d\[7\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst12\|d\[0\] " "Converted tri-state buffer \"PulseWidth:inst12\|d\[0\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst12\|d\[1\] " "Converted tri-state buffer \"PulseWidth:inst12\|d\[1\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst12\|d\[2\] " "Converted tri-state buffer \"PulseWidth:inst12\|d\[2\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst12\|d\[3\] " "Converted tri-state buffer \"PulseWidth:inst12\|d\[3\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst12\|d\[4\] " "Converted tri-state buffer \"PulseWidth:inst12\|d\[4\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst12\|d\[5\] " "Converted tri-state buffer \"PulseWidth:inst12\|d\[5\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst12\|d\[6\] " "Converted tri-state buffer \"PulseWidth:inst12\|d\[6\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PulseWidth:inst12\|d\[7\] " "Converted tri-state buffer \"PulseWidth:inst12\|d\[7\]\" feeding internal logic into a wire" {  } { { "PulseWidth.v" "" { Text "D:/University/Aircraft/FPGA/Auto_manual/PulseWidth.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1527387405632 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1527387405632 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD " "bidirectional pin \"AD\" has no driver" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527387406788 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD " "bidirectional pin \"AD\" has no driver" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527387406788 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD " "bidirectional pin \"AD\" has no driver" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527387406788 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD " "bidirectional pin \"AD\" has no driver" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527387406788 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD " "bidirectional pin \"AD\" has no driver" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527387406788 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD " "bidirectional pin \"AD\" has no driver" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527387406788 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD " "bidirectional pin \"AD\" has no driver" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527387406788 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD " "bidirectional pin \"AD\" has no driver" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -88 520 696 -72 "AD\[15..0\]" "" } { -96 696 749 -79 "AD\[15..0\]" "" } { -232 808 848 -215 "AD\[0\]" "" } { -216 808 848 -199 "AD\[1\]" "" } { -200 808 848 -183 "AD\[2\]" "" } { -184 808 848 -167 "AD\[3\]" "" } { -168 808 848 -151 "AD\[4\]" "" } { -152 808 848 -135 "AD\[5\]" "" } { -136 808 848 -119 "AD\[6\]" "" } { -120 808 848 -103 "AD\[7\]" "" } { 48 1912 1992 65 "AD\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527387406788 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1527387406788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527387407366 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1 " "No output dependent on input pin \"src1\"" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -160 -80 88 -144 "src1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527387408241 "|Auto_manual|src1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src2 " "No output dependent on input pin \"src2\"" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -144 -80 88 -128 "src2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527387408241 "|Auto_manual|src2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src3 " "No output dependent on input pin \"src3\"" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -128 -80 88 -112 "src3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527387408241 "|Auto_manual|src3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src4 " "No output dependent on input pin \"src4\"" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -112 -80 88 -96 "src4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527387408241 "|Auto_manual|src4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NWE " "No output dependent on input pin \"NWE\"" {  } { { "Auto_manual.bdf" "" { Schematic "D:/University/Aircraft/FPGA/Auto_manual/Auto_manual.bdf" { { -104 528 696 -88 "NWE" "" } { -112 696 744 -95 "NWE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527387408241 "|Auto_manual|NWE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527387408241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527387408257 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527387408257 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527387408257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527387408257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527387408257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Aircraft/FPGA/Auto_manual/output_files/Auto_manual.map.smsg " "Generated suppressed messages file D:/University/Aircraft/FPGA/Auto_manual/output_files/Auto_manual.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387410319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527387410601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 09:16:50 2018 " "Processing ended: Sun May 27 09:16:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527387410601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527387410601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527387410601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527387410601 ""}
