

================================================================
== Vivado HLS Report for 'karastuba_mul_templa'
================================================================
* Date:           Tue May 26 00:38:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.268 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      307|      337| 0.921 us | 1.011 us |  307|  337|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mul_I_O_fu_180  |mul_I_O  |      284|      314| 0.852 us | 0.942 us |  284|  314|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          1|          1|     8|    yes   |
        |- Loop 2  |        9|        9|         3|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add0_digits_data = alloca [8 x i32], align 4" [multest.cc:227]   --->   Operation 11 'alloca' 'add0_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add1_digits_data = alloca [8 x i32], align 4" [multest.cc:229]   --->   Operation 12 'alloca' 'add1_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:228]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_0_i = phi i2 [ %trunc_ln, %hls_label_11 ], [ 0, %0 ]" [multest.cc:59->multest.cc:228]   --->   Operation 14 'phi' 'tmp_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %hls_label_11 ], [ 0, %0 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.82ns)   --->   "%icmp_ln51 = icmp eq i4 %i_0_i, -8" [multest.cc:51->multest.cc:228]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%i = add i4 %i_0_i, 1" [multest.cc:51->multest.cc:228]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader.i4.preheader, label %hls_label_11" [multest.cc:51->multest.cc:228]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %i_0_i to i64" [multest.cc:56->multest.cc:228]   --->   Operation 20 'zext' 'zext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_2 = getelementptr [8 x i32]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln56" [multest.cc:56->multest.cc:228]   --->   Operation 21 'getelementptr' 'lhs0_tmp_digits_data_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.70ns)   --->   "%lhs0_tmp_digits_data_3 = load i32* %lhs0_tmp_digits_data_2, align 4" [multest.cc:56->multest.cc:228]   --->   Operation 22 'load' 'lhs0_tmp_digits_data_3' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_2 = getelementptr [8 x i32]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln56" [multest.cc:57->multest.cc:228]   --->   Operation 23 'getelementptr' 'lhs1_tmp_digits_data_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.70ns)   --->   "%lhs1_tmp_digits_data_3 = load i32* %lhs1_tmp_digits_data_2, align 4" [multest.cc:57->multest.cc:228]   --->   Operation 24 'load' 'lhs1_tmp_digits_data_3' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.17>
ST_3 : Operation 25 [1/2] (0.70ns)   --->   "%lhs0_tmp_digits_data_3 = load i32* %lhs0_tmp_digits_data_2, align 4" [multest.cc:56->multest.cc:228]   --->   Operation 25 'load' 'lhs0_tmp_digits_data_3' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i32 %lhs0_tmp_digits_data_3 to i33" [multest.cc:57->multest.cc:228]   --->   Operation 26 'zext' 'zext_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.70ns)   --->   "%lhs1_tmp_digits_data_3 = load i32* %lhs1_tmp_digits_data_2, align 4" [multest.cc:57->multest.cc:228]   --->   Operation 27 'load' 'lhs1_tmp_digits_data_3' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i32 %lhs1_tmp_digits_data_3 to i33" [multest.cc:56->multest.cc:228]   --->   Operation 28 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.46ns)   --->   "%add_ln57 = add i33 %zext_ln57, %zext_ln56_1" [multest.cc:57->multest.cc:228]   --->   Operation 29 'add' 'add_ln57' <Predicate = (!icmp_ln51)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %tmp_0_i to i34" [multest.cc:51->multest.cc:228]   --->   Operation 30 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [multest.cc:52->multest.cc:228]   --->   Operation 31 'specregionbegin' 'tmp_22_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:53->multest.cc:228]   --->   Operation 32 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i2 %tmp_0_i to i32" [multest.cc:56->multest.cc:228]   --->   Operation 33 'zext' 'zext_ln56_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i33 %add_ln57 to i34" [multest.cc:57->multest.cc:228]   --->   Operation 34 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.46ns)   --->   "%tmp = add i34 %zext_ln57_1, %zext_ln51" [multest.cc:57->multest.cc:228]   --->   Operation 35 'add' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_2 = add i32 %lhs1_tmp_digits_data_3, %zext_ln56_3" [multest.cc:58->multest.cc:228]   --->   Operation 36 'add' 'add_ln58_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%add_ln58 = add i32 %add_ln58_2, %lhs0_tmp_digits_data_3" [multest.cc:58->multest.cc:228]   --->   Operation 37 'add' 'add_ln58' <Predicate = (!icmp_ln51)> <Delay = 1.08> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add0_digits_data_add = getelementptr [8 x i32]* %add0_digits_data, i64 0, i64 %zext_ln56" [multest.cc:58->multest.cc:228]   --->   Operation 38 'getelementptr' 'add0_digits_data_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "store i32 %add_ln58, i32* %add0_digits_data_add, align 4" [multest.cc:58->multest.cc:228]   --->   Operation 39 'store' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i34.i32.i32(i34 %tmp, i32 32, i32 33)" [multest.cc:59->multest.cc:228]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_22_i)" [multest.cc:60->multest.cc:228]   --->   Operation 41 'specregionend' 'empty_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:228]   --->   Operation 42 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.95>
ST_5 : Operation 43 [1/1] (0.95ns)   --->   "br label %.preheader.i4" [multest.cc:51->multest.cc:230]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 3> <Delay = 1.34>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_0_i1 = phi i2 [ %trunc_ln59_1, %hls_label_111 ], [ 0, %.preheader.i4.preheader ]" [multest.cc:59->multest.cc:230]   --->   Operation 44 'phi' 'tmp_0_i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i4 [ %i_7, %hls_label_111 ], [ 0, %.preheader.i4.preheader ]"   --->   Operation 45 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.82ns)   --->   "%icmp_ln51_1 = icmp eq i4 %i_0_i2, -8" [multest.cc:51->multest.cc:230]   --->   Operation 46 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 47 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.87ns)   --->   "%i_7 = add i4 %i_0_i2, 1" [multest.cc:51->multest.cc:230]   --->   Operation 48 'add' 'i_7' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51_1, label %"add_I_O<Bignum<8, 32>, Bignum<8, 32> >.exit22", label %hls_label_111" [multest.cc:51->multest.cc:230]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i4 %i_0_i2 to i64" [multest.cc:56->multest.cc:230]   --->   Operation 50 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_2 = getelementptr [8 x i32]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln56_2" [multest.cc:56->multest.cc:230]   --->   Operation 51 'getelementptr' 'rhs0_tmp_digits_data_2' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.70ns)   --->   "%rhs0_tmp_digits_data_3 = load i32* %rhs0_tmp_digits_data_2, align 4" [multest.cc:56->multest.cc:230]   --->   Operation 52 'load' 'rhs0_tmp_digits_data_3' <Predicate = (!icmp_ln51_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_2 = getelementptr [8 x i32]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln56_2" [multest.cc:57->multest.cc:230]   --->   Operation 53 'getelementptr' 'rhs1_tmp_digits_data_2' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (0.70ns)   --->   "%rhs1_tmp_digits_data_3 = load i32* %rhs1_tmp_digits_data_2, align 4" [multest.cc:57->multest.cc:230]   --->   Operation 54 'load' 'rhs1_tmp_digits_data_3' <Predicate = (!icmp_ln51_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 4> <Delay = 2.17>
ST_7 : Operation 55 [1/2] (0.70ns)   --->   "%rhs0_tmp_digits_data_3 = load i32* %rhs0_tmp_digits_data_2, align 4" [multest.cc:56->multest.cc:230]   --->   Operation 55 'load' 'rhs0_tmp_digits_data_3' <Predicate = (!icmp_ln51_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i32 %rhs0_tmp_digits_data_3 to i33" [multest.cc:57->multest.cc:230]   --->   Operation 56 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_7 : Operation 57 [1/2] (0.70ns)   --->   "%rhs1_tmp_digits_data_3 = load i32* %rhs1_tmp_digits_data_2, align 4" [multest.cc:57->multest.cc:230]   --->   Operation 57 'load' 'rhs1_tmp_digits_data_3' <Predicate = (!icmp_ln51_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i32 %rhs1_tmp_digits_data_3 to i33" [multest.cc:56->multest.cc:230]   --->   Operation 58 'zext' 'zext_ln56_4' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.46ns)   --->   "%add_ln57_2 = add i33 %zext_ln57_2, %zext_ln56_4" [multest.cc:57->multest.cc:230]   --->   Operation 59 'add' 'add_ln57_2' <Predicate = (!icmp_ln51_1)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 1.78>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i2 %tmp_0_i1 to i34" [multest.cc:51->multest.cc:230]   --->   Operation 60 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_22_i5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [multest.cc:52->multest.cc:230]   --->   Operation 61 'specregionbegin' 'tmp_22_i5' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:53->multest.cc:230]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i2 %tmp_0_i1 to i32" [multest.cc:56->multest.cc:230]   --->   Operation 63 'zext' 'zext_ln56_5' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i33 %add_ln57_2 to i34" [multest.cc:57->multest.cc:230]   --->   Operation 64 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (1.46ns)   --->   "%tmp_6 = add i34 %zext_ln57_3, %zext_ln51_1" [multest.cc:57->multest.cc:230]   --->   Operation 65 'add' 'tmp_6' <Predicate = (!icmp_ln51_1)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_3 = add i32 %rhs1_tmp_digits_data_3, %zext_ln56_5" [multest.cc:58->multest.cc:230]   --->   Operation 66 'add' 'add_ln58_3' <Predicate = (!icmp_ln51_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 67 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%add_ln58_1 = add i32 %add_ln58_3, %rhs0_tmp_digits_data_3" [multest.cc:58->multest.cc:230]   --->   Operation 67 'add' 'add_ln58_1' <Predicate = (!icmp_ln51_1)> <Delay = 1.08> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%add1_digits_data_add = getelementptr [8 x i32]* %add1_digits_data, i64 0, i64 %zext_ln56_2" [multest.cc:58->multest.cc:230]   --->   Operation 68 'getelementptr' 'add1_digits_data_add' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.70ns)   --->   "store i32 %add_ln58_1, i32* %add1_digits_data_add, align 4" [multest.cc:58->multest.cc:230]   --->   Operation 69 'store' <Predicate = (!icmp_ln51_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = call i2 @_ssdm_op_PartSelect.i2.i34.i32.i32(i34 %tmp_6, i32 32, i32 33)" [multest.cc:59->multest.cc:230]   --->   Operation 70 'partselect' 'trunc_ln59_1' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_22_i5)" [multest.cc:60->multest.cc:230]   --->   Operation 71 'specregionend' 'empty_24' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader.i4" [multest.cc:51->multest.cc:230]   --->   Operation 72 'br' <Predicate = (!icmp_ln51_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (0.00ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 %tmp_0_i, [8 x i32]* %add0_digits_data, i2 %tmp_0_i1, [8 x i32]* %add1_digits_data, [16 x i32]* %cross_mul_digits_data)" [multest.cc:214->multest.cc:231]   --->   Operation 73 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.49>
ST_10 : Operation 74 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 %tmp_0_i, [8 x i32]* %add0_digits_data, i2 %tmp_0_i1, [8 x i32]* %add1_digits_data, [16 x i32]* %cross_mul_digits_data)" [multest.cc:214->multest.cc:231]   --->   Operation 74 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "ret i4 %res_tmp_bits_write_a" [multest.cc:232]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs0_tmp_digits_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lhs1_tmp_digits_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs0_tmp_digits_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs1_tmp_digits_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cross_mul_digits_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add0_digits_data       (alloca           ) [ 00111111111]
add1_digits_data       (alloca           ) [ 00111111111]
br_ln51                (br               ) [ 01111000000]
tmp_0_i                (phi              ) [ 00111111111]
i_0_i                  (phi              ) [ 00100000000]
icmp_ln51              (icmp             ) [ 00111000000]
empty                  (speclooptripcount) [ 00000000000]
i                      (add              ) [ 01111000000]
br_ln51                (br               ) [ 00000000000]
zext_ln56              (zext             ) [ 00111000000]
lhs0_tmp_digits_data_2 (getelementptr    ) [ 00110000000]
lhs1_tmp_digits_data_2 (getelementptr    ) [ 00110000000]
lhs0_tmp_digits_data_3 (load             ) [ 00101000000]
zext_ln57              (zext             ) [ 00000000000]
lhs1_tmp_digits_data_3 (load             ) [ 00101000000]
zext_ln56_1            (zext             ) [ 00000000000]
add_ln57               (add              ) [ 00101000000]
zext_ln51              (zext             ) [ 00000000000]
tmp_22_i               (specregionbegin  ) [ 00000000000]
specpipeline_ln53      (specpipeline     ) [ 00000000000]
zext_ln56_3            (zext             ) [ 00000000000]
zext_ln57_1            (zext             ) [ 00000000000]
tmp                    (add              ) [ 00000000000]
add_ln58_2             (add              ) [ 00000000000]
add_ln58               (add              ) [ 00000000000]
add0_digits_data_add   (getelementptr    ) [ 00000000000]
store_ln58             (store            ) [ 00000000000]
trunc_ln               (partselect       ) [ 01111000000]
empty_22               (specregionend    ) [ 00000000000]
br_ln51                (br               ) [ 01111000000]
br_ln51                (br               ) [ 00000111100]
tmp_0_i1               (phi              ) [ 00000011111]
i_0_i2                 (phi              ) [ 00000010000]
icmp_ln51_1            (icmp             ) [ 00000011100]
empty_23               (speclooptripcount) [ 00000000000]
i_7                    (add              ) [ 00000111100]
br_ln51                (br               ) [ 00000000000]
zext_ln56_2            (zext             ) [ 00000011100]
rhs0_tmp_digits_data_2 (getelementptr    ) [ 00000011000]
rhs1_tmp_digits_data_2 (getelementptr    ) [ 00000011000]
rhs0_tmp_digits_data_3 (load             ) [ 00000010100]
zext_ln57_2            (zext             ) [ 00000000000]
rhs1_tmp_digits_data_3 (load             ) [ 00000010100]
zext_ln56_4            (zext             ) [ 00000000000]
add_ln57_2             (add              ) [ 00000010100]
zext_ln51_1            (zext             ) [ 00000000000]
tmp_22_i5              (specregionbegin  ) [ 00000000000]
specpipeline_ln53      (specpipeline     ) [ 00000000000]
zext_ln56_5            (zext             ) [ 00000000000]
zext_ln57_3            (zext             ) [ 00000000000]
tmp_6                  (add              ) [ 00000000000]
add_ln58_3             (add              ) [ 00000000000]
add_ln58_1             (add              ) [ 00000000000]
add1_digits_data_add   (getelementptr    ) [ 00000000000]
store_ln58             (store            ) [ 00000000000]
trunc_ln59_1           (partselect       ) [ 00000111100]
empty_24               (specregionend    ) [ 00000000000]
br_ln51                (br               ) [ 00000111100]
res_tmp_bits_write_a   (call             ) [ 00000000000]
ret_ln232              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs0_tmp_digits_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs0_tmp_digits_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lhs1_tmp_digits_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs1_tmp_digits_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rhs0_tmp_digits_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs0_tmp_digits_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rhs1_tmp_digits_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs1_tmp_digits_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cross_mul_digits_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_mul_digits_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_I_O"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="add0_digits_data_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add0_digits_data/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add1_digits_data_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add1_digits_data/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="lhs0_tmp_digits_data_2_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data_2/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs0_tmp_digits_data_3/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="lhs1_tmp_digits_data_2_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs1_tmp_digits_data_3/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add0_digits_data_add_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="2"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add0_digits_data_add/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln58_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rhs0_tmp_digits_data_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data_2/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs0_tmp_digits_data_3/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="rhs1_tmp_digits_data_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data_2/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs1_tmp_digits_data_3/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add1_digits_data_add_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="2"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add1_digits_data_add/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln58_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/8 "/>
</bind>
</comp>

<comp id="134" class="1005" name="tmp_0_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_0_i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_0_i1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_0_i1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_i1/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_i2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_i2_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_mul_I_O_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="3"/>
<pin id="183" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="3" bw="2" slack="1"/>
<pin id="185" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="32" slack="0"/>
<pin id="187" dir="1" index="6" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res_tmp_bits_write_a/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln51_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln56_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln57_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln56_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln57_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln51_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="2"/>
<pin id="226" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln56_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_3/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln57_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="33" slack="1"/>
<pin id="234" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="33" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln58_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_2/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln58_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="34" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln51_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_1/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln56_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln57_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln56_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_4/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln57_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln51_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="2"/>
<pin id="296" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln56_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="2"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_5/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln57_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="33" slack="1"/>
<pin id="304" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_6_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="33" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln58_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_3/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln58_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln59_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="34" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln59_1/8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln51_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="341" class="1005" name="zext_ln56_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="2"/>
<pin id="343" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="346" class="1005" name="lhs0_tmp_digits_data_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="1"/>
<pin id="348" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lhs0_tmp_digits_data_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="lhs1_tmp_digits_data_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lhs1_tmp_digits_data_2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="lhs0_tmp_digits_data_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs0_tmp_digits_data_3 "/>
</bind>
</comp>

<comp id="361" class="1005" name="lhs1_tmp_digits_data_3_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs1_tmp_digits_data_3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln57_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="33" slack="1"/>
<pin id="368" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln51_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_7_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="385" class="1005" name="zext_ln56_2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="2"/>
<pin id="387" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln56_2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="rhs0_tmp_digits_data_2_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="1"/>
<pin id="392" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rhs0_tmp_digits_data_2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="rhs1_tmp_digits_data_2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rhs1_tmp_digits_data_2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="rhs0_tmp_digits_data_3_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs0_tmp_digits_data_3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="rhs1_tmp_digits_data_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs1_tmp_digits_data_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln57_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="33" slack="1"/>
<pin id="412" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln59_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln59_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="134" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="157" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="196"><net_src comp="150" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="150" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="150" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="213"><net_src comp="65" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="78" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="134" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="134" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="224" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="228" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="246" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="235" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="266"><net_src comp="173" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="173" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="173" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="283"><net_src comp="103" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="116" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="157" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="157" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="294" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="316" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="305" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="192" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="198" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="344"><net_src comp="204" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="349"><net_src comp="58" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="354"><net_src comp="71" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="359"><net_src comp="65" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="364"><net_src comp="78" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="369"><net_src comp="218" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="374"><net_src comp="252" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="379"><net_src comp="262" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="268" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="388"><net_src comp="274" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="393"><net_src comp="96" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="398"><net_src comp="109" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="403"><net_src comp="103" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="408"><net_src comp="116" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="413"><net_src comp="288" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="418"><net_src comp="322" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cross_mul_digits_data | {9 10 }
 - Input state : 
	Port: karastuba_mul_templa : lhs0_tmp_digits_data | {2 3 }
	Port: karastuba_mul_templa : lhs1_tmp_digits_data | {2 3 }
	Port: karastuba_mul_templa : rhs0_tmp_digits_data | {6 7 }
	Port: karastuba_mul_templa : rhs1_tmp_digits_data | {6 7 }
	Port: karastuba_mul_templa : cross_mul_digits_data | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln51 : 1
		i : 1
		br_ln51 : 2
		zext_ln56 : 1
		lhs0_tmp_digits_data_2 : 2
		lhs0_tmp_digits_data_3 : 3
		lhs1_tmp_digits_data_2 : 2
		lhs1_tmp_digits_data_3 : 3
	State 3
		zext_ln57 : 1
		zext_ln56_1 : 1
		add_ln57 : 2
	State 4
		tmp : 1
		add_ln58_2 : 1
		add_ln58 : 2
		store_ln58 : 3
		trunc_ln : 2
		empty_22 : 1
	State 5
	State 6
		icmp_ln51_1 : 1
		i_7 : 1
		br_ln51 : 2
		zext_ln56_2 : 1
		rhs0_tmp_digits_data_2 : 2
		rhs0_tmp_digits_data_3 : 3
		rhs1_tmp_digits_data_2 : 2
		rhs1_tmp_digits_data_3 : 3
	State 7
		zext_ln57_2 : 1
		zext_ln56_4 : 1
		add_ln57_2 : 2
	State 8
		tmp_6 : 1
		add_ln58_3 : 1
		add_ln58_1 : 2
		store_ln58 : 3
		trunc_ln59_1 : 2
		empty_24 : 1
	State 9
	State 10
		ret_ln232 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|   call   |  grp_mul_I_O_fu_180 |    4    | 12.8479 |   885   |   912   |
|----------|---------------------|---------|---------|---------|---------|
|          |       i_fu_198      |    0    |    0    |    0    |    12   |
|          |   add_ln57_fu_218   |    0    |    0    |    0    |    39   |
|          |      tmp_fu_235     |    0    |    0    |    0    |    40   |
|          |  add_ln58_2_fu_241  |    0    |    0    |    0    |    32   |
|    add   |   add_ln58_fu_246   |    0    |    0    |    0    |    32   |
|          |      i_7_fu_268     |    0    |    0    |    0    |    12   |
|          |  add_ln57_2_fu_288  |    0    |    0    |    0    |    39   |
|          |     tmp_6_fu_305    |    0    |    0    |    0    |    40   |
|          |  add_ln58_3_fu_311  |    0    |    0    |    0    |    32   |
|          |  add_ln58_1_fu_316  |    0    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|---------|
|   icmp   |   icmp_ln51_fu_192  |    0    |    0    |    0    |    9    |
|          |  icmp_ln51_1_fu_262 |    0    |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|---------|
|          |   zext_ln56_fu_204  |    0    |    0    |    0    |    0    |
|          |   zext_ln57_fu_210  |    0    |    0    |    0    |    0    |
|          |  zext_ln56_1_fu_214 |    0    |    0    |    0    |    0    |
|          |   zext_ln51_fu_224  |    0    |    0    |    0    |    0    |
|          |  zext_ln56_3_fu_228 |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln57_1_fu_232 |    0    |    0    |    0    |    0    |
|          |  zext_ln56_2_fu_274 |    0    |    0    |    0    |    0    |
|          |  zext_ln57_2_fu_280 |    0    |    0    |    0    |    0    |
|          |  zext_ln56_4_fu_284 |    0    |    0    |    0    |    0    |
|          |  zext_ln51_1_fu_294 |    0    |    0    |    0    |    0    |
|          |  zext_ln56_5_fu_298 |    0    |    0    |    0    |    0    |
|          |  zext_ln57_3_fu_302 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|partselect|   trunc_ln_fu_252   |    0    |    0    |    0    |    0    |
|          | trunc_ln59_1_fu_322 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |    4    | 12.8479 |   885   |   1240  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|add0_digits_data|    0   |   64   |    4   |    0   |
|add1_digits_data|    0   |   64   |    4   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   128  |    8   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln57_2_reg_410      |   33   |
|       add_ln57_reg_366       |   33   |
|        i_0_i2_reg_169        |    4   |
|         i_0_i_reg_146        |    4   |
|          i_7_reg_380         |    4   |
|           i_reg_336          |    4   |
|      icmp_ln51_1_reg_376     |    1   |
|       icmp_ln51_reg_332      |    1   |
|lhs0_tmp_digits_data_2_reg_346|    3   |
|lhs0_tmp_digits_data_3_reg_356|   32   |
|lhs1_tmp_digits_data_2_reg_351|    3   |
|lhs1_tmp_digits_data_3_reg_361|   32   |
|rhs0_tmp_digits_data_2_reg_390|    3   |
|rhs0_tmp_digits_data_3_reg_400|   32   |
|rhs1_tmp_digits_data_2_reg_395|    3   |
|rhs1_tmp_digits_data_3_reg_405|   32   |
|       tmp_0_i1_reg_157       |    2   |
|        tmp_0_i_reg_134       |    2   |
|     trunc_ln59_1_reg_415     |    2   |
|       trunc_ln_reg_371       |    2   |
|      zext_ln56_2_reg_385     |   64   |
|       zext_ln56_reg_341      |   64   |
+------------------------------+--------+
|             Total            |   360  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_78 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   3  |    6   ||    9    |
|  tmp_0_i_reg_134  |  p0  |   2  |   2  |    4   ||    9    |
|  tmp_0_i1_reg_157 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  5.712  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   12   |   885  |  1240  |    -   |
|   Memory  |    0   |    -   |    -   |   128  |    8   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   360  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   18   |  1373  |  1302  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
