// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/26/2023 23:32:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module flash_reader (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \~GND~combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE_q ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[3]~input_o ;
wire \flash_inst|flash_csr_read~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ;
wire \flash_inst|flash_csr_write~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ;
wire \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ;
wire \state.state_start~q ;
wire \Add0~1_sumout ;
wire \state~16_combout ;
wire \state.state_write2~q ;
wire \counter[7]~0_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~105_sumout ;
wire \Add0~106 ;
wire \Add0~101_sumout ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~125_sumout ;
wire \Add0~126 ;
wire \Add0~121_sumout ;
wire \Add0~122 ;
wire \Add0~117_sumout ;
wire \Add0~118 ;
wire \Add0~109_sumout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \LessThan0~3_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~0_combout ;
wire \Add0~114 ;
wire \Add0~89_sumout ;
wire \LessThan0~4_combout ;
wire \state~18_combout ;
wire \state.state_store~q ;
wire \state~17_combout ;
wire \state.state_count~q ;
wire \state~14_combout ;
wire \state.state_done~q ;
wire \WideOr3~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ;
wire \~VCC~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ;
wire \state~15_combout ;
wire \state.state_write1~q ;
wire \wren~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ;
wire \readdata[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ;
wire \data[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE_q ;
wire \data[1]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ;
wire \data[2]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE_q ;
wire \data[3]~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ;
wire \data[4]~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ;
wire \data[5]~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE_q ;
wire \data[6]~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ;
wire \data[7]~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ;
wire \data[8]~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ;
wire \data[9]~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ;
wire \data[10]~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ;
wire \data[11]~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ;
wire \data[12]~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ;
wire \data[13]~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ;
wire \data[14]~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE_q ;
wire \data[15]~15_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \samples|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [2:0] \flash_inst|flash_csr_address ;
wire [15:0] \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [6:0] \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [31:0] counter;
wire [7:0] \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \samples|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [6:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount ;
wire [2:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a ;
wire [15:0] \samples|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [31:0] \flash_inst|flash_csr_readdata ;
wire [4:0] \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [23:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr ;
wire [3:0] \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [4:0] \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [31:0] readdata;
wire [8:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit ;
wire [6:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a ;
wire [2:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [1:0] \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [23:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg ;
wire [3:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable ;
wire [31:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit ;
wire [21:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d ;
wire [23:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full ;
wire [1:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt ;
wire [8:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt ;
wire [1:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int ;
wire [31:0] \flash_inst|flash_mem_writedata ;
wire [0:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout ;
wire [0:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena ;
wire [7:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain ;
wire [31:0] \flash_inst|flash_csr_writedata ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;

wire [19:0] \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [19:0] \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [19:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15];

assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14];
assign \samples|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15];

assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h77777777FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0000000077777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1313131313131313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hDDCCDDCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hF7F7F7F7FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1313131333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0F0A0F0A0F5F0F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h000E000E11FF11FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h00200020F020F020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h01000100FBF0FBF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000001030103;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0 .lut_mask = 64'h00000000002A002A;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0_combout ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .lut_mask = 64'h00FF00FF05F805F8;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N59
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0_combout ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .lut_mask = 64'h55AA55AA55A855A8;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0_combout ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .lut_mask = 64'h00010001FFFCFFFC;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N41
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0_combout ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h00550055FFA8FFA8;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N11
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .lut_mask = 64'h01010000010F0000;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1 .lut_mask = 64'h0000FFFF0004FFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000000500050;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h11111111BBBBBBBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h1103110011031133;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h0404040400000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0003000300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h0000000030003000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0000000001510151;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h777777777F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000004040404;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N55
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N19
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N22
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N16
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h11111111BBBBBBBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h05050505AFAFAFAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N2
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h03F303F303F303F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF0800DD5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0000FF000008FF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h3C3C3C3C00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h1111111111F111F1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3060306030603060;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0F1E0F1E00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h1555555600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hF0007000F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h00AF00AF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0C030C030C030C03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h80D0005000500050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h007700770F7F0F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h2020202070707070;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h2020202070707070;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0000330004003700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h0808333300883333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h005100F3004000C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hDFDFDFDF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h3C283C2800000000;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .lut_mask = 64'h0055005520752075;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N59
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 64'h0303030303030303;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h0F1E0F1E00000000;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h3331333600000000;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N16
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000000200020;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(gnd),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hCCC0CCC000000000;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N40
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h0C0C48480C0C4048;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h00CC00CC11BB11BB;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hE000E00000000000;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'hF00FF00F00000000;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'hF000F000000F000F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h0000000033223322;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .lut_mask = 64'h025702570A5F0A5F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N19
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h0505050505CD05CD;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N46
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h0505050505CD05CD;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N44
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h2200200077557050;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N49
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \flash_inst|flash_csr_address[1] (
// Equation(s):
// \flash_inst|flash_csr_address [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[1] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \flash_inst|flash_csr_address[0] (
// Equation(s):
// \flash_inst|flash_csr_address [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[0] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \flash_inst|flash_csr_read (
// Equation(s):
// \flash_inst|flash_csr_read~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_read~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_read .extended_lut = "off";
defparam \flash_inst|flash_csr_read .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_read .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \flash_inst|flash_csr_address[2] (
// Equation(s):
// \flash_inst|flash_csr_address [2] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[2] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[2] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout  = ( !\flash_inst|flash_csr_address [2] & ( (!\flash_inst|flash_csr_address [1] & (!\flash_inst|flash_csr_address [0] & 
// (\flash_inst|flash_csr_read~combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) ) )

	.dataa(!\flash_inst|flash_csr_address [1]),
	.datab(!\flash_inst|flash_csr_address [0]),
	.datac(!\flash_inst|flash_csr_read~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .lut_mask = 64'h0008000800000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  = ( !\flash_inst|flash_csr_address [2] & ( \flash_inst|flash_csr_address [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|flash_csr_address [1]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .lut_mask = 64'h00FF00FF00000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \flash_inst|flash_csr_write (
// Equation(s):
// \flash_inst|flash_csr_write~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_write .extended_lut = "off";
defparam \flash_inst|flash_csr_write .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  = ( \flash_inst|flash_csr_address [0] & ( \flash_inst|flash_csr_write~combout  ) )

	.dataa(!\flash_inst|flash_csr_write~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .lut_mask = 64'h0000000055555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N44
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N16
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N17
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .lut_mask = 64'h55FF55FF44EE44EE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .lut_mask = 64'h0000000000010000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[1] (
// Equation(s):
// \flash_inst|flash_csr_writedata [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[1] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[0] (
// Equation(s):
// \flash_inst|flash_csr_writedata [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[0] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q )))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .lut_mask = 64'h00FF00FF00EF00EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \state.state_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state_start .is_wysiwyg = "true";
defparam \state.state_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( counter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \state~16 (
// Equation(s):
// \state~16_combout  = ( \state.state_write1~q  & ( \KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.state_write1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~16 .extended_lut = "off";
defparam \state~16 .lut_mask = 64'h0000000055555555;
defparam \state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N11
dffeas \state.state_write2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state_write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state_write2 .is_wysiwyg = "true";
defparam \state.state_write2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \counter[7]~0 (
// Equation(s):
// \counter[7]~0_combout  = ( \state.state_start~q  & ( (\KEY[3]~input_o  & ((!\state.state_count~q  & ((\state.state_write2~q ))) # (\state.state_count~q  & (!\LessThan0~4_combout )))) ) ) # ( !\state.state_start~q  & ( (\KEY[3]~input_o  & 
// ((!\LessThan0~4_combout ) # (!\state.state_count~q ))) ) )

	.dataa(!\LessThan0~4_combout ),
	.datab(!\state.state_count~q ),
	.datac(!\state.state_write2~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\state.state_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[7]~0 .extended_lut = "off";
defparam \counter[7]~0 .lut_mask = 64'h00EE00EE002E002E;
defparam \counter[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N2
dffeas \counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( counter[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( counter[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(!counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( counter[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( counter[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!counter[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N8
dffeas \counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( counter[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( counter[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( counter[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( counter[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N14
dffeas \counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( counter[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( counter[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( counter[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( counter[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N20
dffeas \counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( counter[7] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( counter[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N23
dffeas \counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( counter[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( counter[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N26
dffeas \counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( counter[9] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( counter[9] ) + ( GND ) + ( \Add0~34  ))

	.dataa(!counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( counter[10] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( counter[10] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!counter[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N32
dffeas \counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( counter[11] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( counter[11] ) + ( GND ) + ( \Add0~42  ))

	.dataa(!counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N35
dffeas \counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( counter[12] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( counter[12] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N38
dffeas \counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( counter[13] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( counter[13] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N41
dffeas \counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( counter[14] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( counter[14] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N44
dffeas \counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( counter[15] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( counter[15] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N47
dffeas \counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( counter[16] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( counter[16] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N50
dffeas \counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( counter[17] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( counter[17] ) + ( GND ) + ( \Add0~66  ))

	.dataa(!counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N53
dffeas \counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( counter[18] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( counter[18] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N56
dffeas \counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( counter[19] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( counter[19] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N59
dffeas \counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( counter[20] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( counter[20] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N2
dffeas \counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N3
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( counter[21] ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( counter[21] ) + ( GND ) + ( \Add0~82  ))

	.dataa(!counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N5
dffeas \counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N6
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( counter[22] ) + ( GND ) + ( \Add0~86  ))
// \Add0~106  = CARRY(( counter[22] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(!counter[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N8
dffeas \counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( counter[23] ) + ( GND ) + ( \Add0~106  ))
// \Add0~102  = CARRY(( counter[23] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N11
dffeas \counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( counter[24] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( counter[24] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(!counter[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N14
dffeas \counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N15
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( counter[25] ) + ( GND ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( counter[25] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N17
dffeas \counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( counter[26] ) + ( GND ) + ( \Add0~94  ))
// \Add0~126  = CARRY(( counter[26] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N20
dffeas \counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N21
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( counter[27] ) + ( GND ) + ( \Add0~126  ))
// \Add0~122  = CARRY(( counter[27] ) + ( GND ) + ( \Add0~126  ))

	.dataa(!counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N23
dffeas \counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N24
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( counter[28] ) + ( GND ) + ( \Add0~122  ))
// \Add0~118  = CARRY(( counter[28] ) + ( GND ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N26
dffeas \counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[28] .is_wysiwyg = "true";
defparam \counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N27
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( counter[29] ) + ( GND ) + ( \Add0~118  ))
// \Add0~110  = CARRY(( counter[29] ) + ( GND ) + ( \Add0~118  ))

	.dataa(!counter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N29
dffeas \counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[29] .is_wysiwyg = "true";
defparam \counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( counter[30] ) + ( GND ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( counter[30] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(!counter[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N32
dffeas \counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[30] .is_wysiwyg = "true";
defparam \counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( !counter[29] & ( !counter[28] & ( (!counter[26] & (!counter[30] & !counter[27])) ) ) )

	.dataa(!counter[26]),
	.datab(!counter[30]),
	.datac(!counter[27]),
	.datad(gnd),
	.datae(!counter[29]),
	.dataf(!counter[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h8080000000000000;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( !counter[7] & ( !counter[11] & ( (!counter[9] & (!counter[18] & (!counter[10] & !counter[8]))) ) ) )

	.dataa(!counter[9]),
	.datab(!counter[18]),
	.datac(!counter[10]),
	.datad(!counter[8]),
	.datae(!counter[7]),
	.dataf(!counter[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( !counter[20] & ( !counter[22] & ( (!counter[24] & (!counter[19] & (!counter[21] & !counter[23]))) ) ) )

	.dataa(!counter[24]),
	.datab(!counter[19]),
	.datac(!counter[21]),
	.datad(!counter[23]),
	.datae(!counter[20]),
	.dataf(!counter[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( !counter[14] & ( !counter[16] & ( (!counter[12] & (!counter[13] & (!counter[15] & !counter[17]))) ) ) )

	.dataa(!counter[12]),
	.datab(!counter[13]),
	.datac(!counter[15]),
	.datad(!counter[17]),
	.datae(!counter[14]),
	.dataf(!counter[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N33
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( counter[31] ) + ( GND ) + ( \Add0~114  ))

	.dataa(!counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N35
dffeas \counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.state_start~q ),
	.sload(gnd),
	.ena(\counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[31] .is_wysiwyg = "true";
defparam \counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~0_combout  & ( !counter[31] & ( (!\LessThan0~3_combout ) # (((!\LessThan0~2_combout ) # (!\LessThan0~1_combout )) # (counter[25])) ) ) ) # ( !\LessThan0~0_combout  & ( !counter[31] ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(!counter[25]),
	.datac(!\LessThan0~2_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!counter[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'hFFFFFFFB00000000;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \state~18 (
// Equation(s):
// \state~18_combout  = (\KEY[3]~input_o  & (!\LessThan0~4_combout  & \state.state_count~q ))

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\LessThan0~4_combout ),
	.datad(!\state.state_count~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~18 .extended_lut = "off";
defparam \state~18 .lut_mask = 64'h0050005000500050;
defparam \state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \state.state_store (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state_store .is_wysiwyg = "true";
defparam \state.state_store .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \state~17 (
// Equation(s):
// \state~17_combout  = ( \state.state_write2~q  & ( \KEY[3]~input_o  ) ) # ( !\state.state_write2~q  & ( (\KEY[3]~input_o  & ((!\state.state_start~q ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q  & \state.state_store~q )))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.datac(!\state.state_start~q ),
	.datad(!\state.state_store~q ),
	.datae(gnd),
	.dataf(!\state.state_write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~17 .extended_lut = "off";
defparam \state~17 .lut_mask = 64'h5054505455555555;
defparam \state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N59
dffeas \state.state_count (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state_count~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state_count .is_wysiwyg = "true";
defparam \state.state_count .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \state~14 (
// Equation(s):
// \state~14_combout  = ( \KEY[3]~input_o  & ( ((\state.state_count~q  & \LessThan0~4_combout )) # (\state.state_done~q ) ) )

	.dataa(gnd),
	.datab(!\state.state_count~q ),
	.datac(!\LessThan0~4_combout ),
	.datad(!\state.state_done~q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~14 .extended_lut = "off";
defparam \state~14 .lut_mask = 64'h0000000003FF03FF;
defparam \state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \state.state_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state_done .is_wysiwyg = "true";
defparam \state.state_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb WideOr3(
// Equation(s):
// \WideOr3~combout  = ( !\state.state_write2~q  & ( (!\state.state_write1~q  & !\state.state_done~q ) ) )

	.dataa(gnd),
	.datab(!\state.state_write1~q ),
	.datac(!\state.state_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.state_write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr3.extended_lut = "off";
defparam WideOr3.lut_mask = 64'hC0C0C0C000000000;
defparam WideOr3.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  = ( \flash_inst|flash_csr_read~combout  & ( (!\~GND~combout  & !\WideOr3~combout ) ) ) # ( !\flash_inst|flash_csr_read~combout  & ( 
// (!\flash_inst|flash_csr_write~combout ) # ((!\~GND~combout  & !\WideOr3~combout )) ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\WideOr3~combout ),
	.datad(!\flash_inst|flash_csr_write~combout ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_read~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .lut_mask = 64'hFFC0FFC0C0C0C0C0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .lut_mask = 64'h0000FFFF0008FFFD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout  = \WideOr3~combout 

	.dataa(gnd),
	.datab(!\WideOr3~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .lut_mask = 64'hFFFFFFFFFFFFF7FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\WideOr3~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q )))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\WideOr3~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  = ( !\flash_inst|flash_csr_address [0] & ( \flash_inst|flash_csr_read~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_csr_read~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .lut_mask = 64'hAAA8AAA8AAA88888;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  = ( !\flash_inst|flash_csr_address [2] & ( (!\flash_inst|flash_csr_address [1] & (\flash_inst|flash_csr_address [0] & 
// (\flash_inst|flash_csr_read~combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) ) )

	.dataa(!\flash_inst|flash_csr_address [1]),
	.datab(!\flash_inst|flash_csr_address [0]),
	.datac(!\flash_inst|flash_csr_read~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .lut_mask = 64'h0002000200000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  & ( ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & 
// ((\flash_inst|flash_csr_writedata [0]) # (\flash_inst|flash_csr_writedata [1])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datac(!\flash_inst|flash_csr_writedata [1]),
	.datad(!\flash_inst|flash_csr_writedata [0]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .lut_mask = 64'hFFFF5777FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .lut_mask = 64'hA000A000A000A000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .lut_mask = 64'h0000000000000100;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .lut_mask = 64'h0000000000000010;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~DUPLICATE_q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .lut_mask = 64'hF00FF00F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( 
// !\flash_inst|flash_csr_writedata [0] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & \flash_inst|flash_csr_writedata [1])) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datac(!\flash_inst|flash_csr_writedata [1]),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.dataf(!\flash_inst|flash_csr_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .lut_mask = 64'h0000010100000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~GND~combout  ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .lut_mask = 64'h0000000000000002;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .lut_mask = 64'h00000002FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .lut_mask = 64'h00000002FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .lut_mask = 64'h00000002FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] & ( ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \~VCC (
// Equation(s):
// \~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~VCC .extended_lut = "off";
defparam \~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \~VCC .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout  = \~VCC~combout 

	.dataa(gnd),
	.datab(!\~VCC~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout  = ( \~VCC~combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]) ) ) # ( !\~VCC~combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\~VCC~combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout  = ( \~VCC~combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]) ) ) # ( !\~VCC~combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] $ (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout  = \~VCC~combout 

	.dataa(gnd),
	.datab(!\~VCC~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout  = ( \~VCC~combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]) ) ) # ( !\~VCC~combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout  = \~VCC~combout 

	.dataa(gnd),
	.datab(!\~VCC~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout  = ( \~VCC~combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]) ) ) # ( !\~VCC~combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout  = (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .lut_mask = 64'h0505050505050505;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .lut_mask = 64'h0000000002000200;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\~GND~combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .lut_mask = 64'h3535353535353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .lut_mask = 64'h01FF1F1F00FF1F1F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\~GND~combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2] & ( (\~GND~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \~GND~combout ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .lut_mask = 64'h55550F0F555D0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .lut_mask = 64'h0000000000005555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\~GND~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .lut_mask = 64'h4444444477777777;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .lut_mask = 64'h00FF0F0F04FF5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~GND~combout  ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .lut_mask = 64'h333333330F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .lut_mask = 64'h55550F0F555D0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .lut_mask = 64'h0000000000005555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~GND~combout  ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .lut_mask = 64'h333333330F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .lut_mask = 64'h55570F3F55550F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE_q  ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .lut_mask = 64'h55550F0F57553F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .lut_mask = 64'h0800080000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout  = \~VCC~combout 

	.dataa(gnd),
	.datab(!\~VCC~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~VCC~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0] & ( (\~VCC~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~VCC~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .lut_mask = 64'h01FF1F1F00FF1F1F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .lut_mask = 64'h0000000000800080;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout  = ( !\flash_inst|flash_csr_writedata [1] & ( !\flash_inst|flash_csr_writedata [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|flash_csr_writedata [1]),
	.dataf(!\flash_inst|flash_csr_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .lut_mask = 64'hFFFF000000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .lut_mask = 64'h0000000000020000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .lut_mask = 64'hA0A0A0A000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .lut_mask = 64'h01FF01FF00FF00FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout  = ( !\flash_inst|flash_csr_writedata [1] & ( \flash_inst|flash_csr_writedata [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|flash_csr_writedata [1]),
	.dataf(!\flash_inst|flash_csr_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .lut_mask = 64'h00000000FFFF0000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .lut_mask = 64'h0000000000000002;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .lut_mask = 64'h00FF00FF02FF02FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .lut_mask = 64'h01FF01FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .lut_mask = 64'h0080000088880000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .lut_mask = 64'h00000000000A000A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .lut_mask = 64'h000020AA0000A0AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .lut_mask = 64'h5555555500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .lut_mask = 64'h00FF00FF00DD00DD;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .lut_mask = 64'h0000000003030303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .lut_mask = 64'h55555555F5D5F5D5;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .lut_mask = 64'h8000000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .lut_mask = 64'h00000000C000C000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .lut_mask = 64'h002F002F00AF00AF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout )) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .lut_mask = 64'h00000F0F00440F4F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'h8844884488448844;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .lut_mask = 64'hFF00FF0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .lut_mask = 64'h0000002F000000AF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .lut_mask = 64'h0000000000300030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .lut_mask = 64'hF0F0F0F0C080F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .lut_mask = 64'h0002A8AA0000AAAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .lut_mask = 64'h00FF00FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .lut_mask = 64'h0000CCCC0040CC4C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .lut_mask = 64'h3F3F3F3F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .lut_mask = 64'h0A0A0A0A0A0A0E0E;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .lut_mask = 64'hFF000000E0000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .lut_mask = 64'h00CC000000880000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] $ 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q )))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .lut_mask = 64'h05FA05FA05FA05FA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2] $ 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .lut_mask = 64'h50AF50AF50AF50AF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .lut_mask = 64'h0000000001000100;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .lut_mask = 64'h0080000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .lut_mask = 64'h0000000037373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .lut_mask = 64'h0000000000800080;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .lut_mask = 64'h0000000030303030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .lut_mask = 64'h0000000000500050;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .lut_mask = 64'h0F0F07070F070707;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .lut_mask = 64'h5555555500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .lut_mask = 64'h0F000F0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .lut_mask = 64'h4400440000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .lut_mask = 64'hA800A800A800A800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2] & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .lut_mask = 64'h0222022200000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .lut_mask = 64'h0800080000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .lut_mask = 64'h8A8A8A0088888800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  $ 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .lut_mask = 64'h00000000DE000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .lut_mask = 64'h00000000AAAE0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] $ 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .lut_mask = 64'h6666666666666666;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .lut_mask = 64'h00000000AAAE0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .lut_mask = 64'h0F0F0F0FA5A5A5A5;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .lut_mask = 64'h000000000000ABAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2])))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .lut_mask = 64'hFF00FF00FB00FB00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .lut_mask = 64'h0000000001AB01AB;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q )) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .lut_mask = 64'h0000000000300030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .lut_mask = 64'h00F000F000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .lut_mask = 64'h00020000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .lut_mask = 64'h0000000000010001;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .lut_mask = 64'h0050005000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .lut_mask = 64'h0000000010101010;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .lut_mask = 64'hAAA0AA0088808800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .lut_mask = 64'h00000000FDFDA888;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] $ 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q )))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .lut_mask = 64'h11EE11EE11EE11EE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .lut_mask = 64'h000000000000AABA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .lut_mask = 64'h0000000022222222;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1])) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .lut_mask = 64'h000C0000080C0808;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0010FFFF0000FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .lut_mask = 64'hC0C00C0C30300303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE_q 
//  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit 
// [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE_q 
//  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3])))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit 
// [0] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE_q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit 
// [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE_q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit 
// [3])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .lut_mask = 64'h8040201008040201;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6])))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .lut_mask = 64'h9000009009000009;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout )) ) ) ) 
// # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .lut_mask = 64'h0000000002020101;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .lut_mask = 64'h0000AAAA0002AA8A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .lut_mask = 64'h0000000010000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .lut_mask = 64'h0000000F0E0E000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .lut_mask = 64'h0002000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .lut_mask = 64'h8800800080008000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .lut_mask = 64'hFFFFFFFF00FF00DF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .lut_mask = 64'h0000000011111111;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .lut_mask = 64'hFF00FF0033003300;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .lut_mask = 64'h33033303FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'hA050A050A050A050;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .lut_mask = 64'h080B0A0A0A0A0A0A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .lut_mask = 64'h0000000020000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .lut_mask = 64'h00E000E000EE00EE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .lut_mask = 64'h0000CF0000008A00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .lut_mask = 64'h3333333300000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .lut_mask = 64'h2020202000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .lut_mask = 64'h0000000022020000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .lut_mask = 64'h5D5D5D5555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  $ 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1])

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .lut_mask = 64'h0000000000FF00FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .lut_mask = 64'h00AA22AA00AA2AAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .lut_mask = 64'h00FF00FF0AFF0AFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .lut_mask = 64'h0002000200000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .lut_mask = 64'h0F0F07070F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .lut_mask = 64'h0000000000FF00FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .lut_mask = 64'h00000000000008CC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h00FF00FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 64'h00000F0F000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h0000303000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h5F5FFFDF5F5FDFDF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout )) 
// # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  $ (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .lut_mask = 64'h57FD57FD5FF55FF5;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  
// & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ) # 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 64'hFFFF0000FFFB0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout  = ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .lut_mask = 64'hC0C00000C0400000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h3030103030303030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .lut_mask = 64'h1F1F1F1F1F5F1F1F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N54
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[16] (
// Equation(s):
// \flash_inst|flash_mem_writedata [16] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[16] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[16] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [16]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [16] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.datab(!\flash_inst|flash_mem_writedata [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .lut_mask = 64'h3333333355555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|flash_csr_writedata [0] & ( (\flash_inst|flash_csr_writedata [1] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.dataf(!\flash_inst|flash_csr_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .lut_mask = 64'h0000000000000101;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N39
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[8] (
// Equation(s):
// \flash_inst|flash_mem_writedata [8] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[8] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[8] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [8]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [8]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8] & ( 
// (\flash_inst|flash_mem_writedata [8] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [8]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[0] (
// Equation(s):
// \flash_inst|flash_mem_writedata [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[0] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0]~feeder_combout  = \flash_inst|flash_mem_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout  = ( \flash_inst|flash_mem_writedata [0] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]) ) ) # ( !\flash_inst|flash_mem_writedata [0] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.datad(gnd),
	.datae(!\flash_inst|flash_mem_writedata [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N21
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[24] (
// Equation(s):
// \flash_inst|flash_mem_writedata [24] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[24] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[24] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [24]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|flash_mem_writedata 
// [24]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.datab(!\flash_inst|flash_mem_writedata [24]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .lut_mask = 64'h3535353535353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .lut_mask = 64'h02A202A257F757F7;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .lut_mask = 64'h000FC0CF0505C5C5;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'h55555555FD55FD55;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[1] (
// Equation(s):
// \flash_inst|flash_mem_writedata [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[1] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [1]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [1]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1] & ( 
// (\flash_inst|flash_mem_writedata [1] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .lut_mask = 64'h0000FFFF0101EFEF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N57
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[9] (
// Equation(s):
// \flash_inst|flash_mem_writedata [9] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[9] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[9] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [9]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [9])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9])))

	.dataa(!\flash_inst|flash_mem_writedata [9]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N27
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[25] (
// Equation(s):
// \flash_inst|flash_mem_writedata [25] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[25] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[25] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [25]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout  = ( \flash_inst|flash_mem_writedata [25] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]) ) ) # ( !\flash_inst|flash_mem_writedata [25] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ))))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[17] (
// Equation(s):
// \flash_inst|flash_mem_writedata [17] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[17] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[17] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [17]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17] & ( (\flash_inst|flash_mem_writedata [17]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [17]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .lut_mask = 64'h0505C5C5000FC0CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N12
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[2] (
// Equation(s):
// \flash_inst|flash_mem_writedata [2] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[2] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[2] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [2]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2] & ( (\flash_inst|flash_mem_writedata [2]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N0
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[10] (
// Equation(s):
// \flash_inst|flash_mem_writedata [10] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[10] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[10] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [10]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout  = ( \flash_inst|flash_mem_writedata [10] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]) ) ) # ( !\flash_inst|flash_mem_writedata [10] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N30
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[18] (
// Equation(s):
// \flash_inst|flash_mem_writedata [18] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[18] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[18] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [18]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [18]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18] & ( 
// (\flash_inst|flash_mem_writedata [18] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\flash_inst|flash_mem_writedata [18]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N42
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[26] (
// Equation(s):
// \flash_inst|flash_mem_writedata [26] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[26] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[26] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [26]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26] & ( (\flash_inst|flash_mem_writedata [26]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [26]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|flash_mem_writedata [26]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .lut_mask = 64'h550F550F330033FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|flash_csr_write~combout  & ( (\flash_inst|flash_csr_address [1] & (\flash_inst|flash_csr_address [0] & (\flash_inst|flash_csr_writedata [1] & !\flash_inst|flash_csr_address [2]))) ) ) )

	.dataa(!\flash_inst|flash_csr_address [1]),
	.datab(!\flash_inst|flash_csr_address [0]),
	.datac(!\flash_inst|flash_csr_writedata [1]),
	.datad(!\flash_inst|flash_csr_address [2]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.dataf(!\flash_inst|flash_csr_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .lut_mask = 64'h0000000000000100;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[8] (
// Equation(s):
// \flash_inst|flash_csr_writedata [8] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[8] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[8] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( (!\flash_inst|flash_csr_writedata [0]) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ) # (\flash_inst|flash_csr_writedata [8])) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( (\flash_inst|flash_csr_writedata 
// [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & \flash_inst|flash_csr_writedata [8])) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datad(!\flash_inst|flash_csr_writedata [8]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .lut_mask = 64'h0003FCFF55555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[3] (
// Equation(s):
// \flash_inst|flash_mem_writedata [3] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[3] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[3] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [3]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.datad(!\flash_inst|flash_mem_writedata [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[19] (
// Equation(s):
// \flash_inst|flash_mem_writedata [19] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[19] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[19] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [19]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [19]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19] & ( 
// (\flash_inst|flash_mem_writedata [19] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\flash_inst|flash_mem_writedata [19]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N54
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[11] (
// Equation(s):
// \flash_inst|flash_mem_writedata [11] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[11] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[11] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [11]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [11]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[27] (
// Equation(s):
// \flash_inst|flash_mem_writedata [27] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[27] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[27] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [27]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27] & ( (\flash_inst|flash_mem_writedata [27]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [27]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .lut_mask = 64'h55550F0F333300FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[9] (
// Equation(s):
// \flash_inst|flash_csr_writedata [9] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[9] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[9] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ) # 
// ((!\flash_inst|flash_csr_writedata [0]) # (\flash_inst|flash_csr_writedata [9])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & (\flash_inst|flash_csr_writedata 
// [0] & \flash_inst|flash_csr_writedata [9])) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ),
	.datad(!\flash_inst|flash_csr_writedata [9]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .lut_mask = 64'h0011EEFF0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[10] (
// Equation(s):
// \flash_inst|flash_csr_writedata [10] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[10] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[10] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[4] (
// Equation(s):
// \flash_inst|flash_mem_writedata [4] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[4] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[4] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [4]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [4]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4] & ( 
// (\flash_inst|flash_mem_writedata [4] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [4]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[12] (
// Equation(s):
// \flash_inst|flash_mem_writedata [12] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[12] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[12] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [12]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [12])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12])))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|flash_mem_writedata [12]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[28] (
// Equation(s):
// \flash_inst|flash_mem_writedata [28] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[28] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[28] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [28]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout  = ( \flash_inst|flash_mem_writedata [28] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]) ) ) # ( !\flash_inst|flash_mem_writedata [28] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N42
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[20] (
// Equation(s):
// \flash_inst|flash_mem_writedata [20] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[20] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[20] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [20]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20] & ( (\flash_inst|flash_mem_writedata [20]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [20]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .lut_mask = 64'h5500330F55FF330F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( ((!\flash_inst|flash_csr_writedata [0]) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout )) # (\flash_inst|flash_csr_writedata [10]) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( (\flash_inst|flash_csr_writedata 
// [10] & (\flash_inst|flash_csr_writedata [0] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [10]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .lut_mask = 64'h0101FDFD00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[12] (
// Equation(s):
// \flash_inst|flash_csr_writedata [12] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[12] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[12] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N51
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[29] (
// Equation(s):
// \flash_inst|flash_mem_writedata [29] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[29] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[29] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [29]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout  = ( \flash_inst|flash_mem_writedata [29] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]) ) ) # ( !\flash_inst|flash_mem_writedata [29] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N57
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[21] (
// Equation(s):
// \flash_inst|flash_mem_writedata [21] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[21] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[21] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [21]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [21])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21])))

	.dataa(!\flash_inst|flash_mem_writedata [21]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .lut_mask = 64'h5353535353535353;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N3
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[5] (
// Equation(s):
// \flash_inst|flash_mem_writedata [5] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[5] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[5] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [5]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  = ( \flash_inst|flash_mem_writedata [5] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]) ) ) # ( !\flash_inst|flash_mem_writedata [5] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[13] (
// Equation(s):
// \flash_inst|flash_mem_writedata [13] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[13] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[13] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [13]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|flash_mem_writedata 
// [13]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.datab(!\flash_inst|flash_mem_writedata [13]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .lut_mask = 64'h3535353535353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( ((!\flash_inst|flash_csr_writedata [0]) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout )) # (\flash_inst|flash_csr_writedata [12]) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( (\flash_inst|flash_csr_writedata 
// [12] & (\flash_inst|flash_csr_writedata [0] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [12]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .lut_mask = 64'h0101FDFD00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[11] (
// Equation(s):
// \flash_inst|flash_csr_writedata [11] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[11] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[11] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[6] (
// Equation(s):
// \flash_inst|flash_mem_writedata [6] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[6] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[6] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [6]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|flash_mem_writedata 
// [6]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.datab(!\flash_inst|flash_mem_writedata [6]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .lut_mask = 64'h3535353535353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[14] (
// Equation(s):
// \flash_inst|flash_mem_writedata [14] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[14] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[14] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [14]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14] & ( (\flash_inst|flash_mem_writedata [14]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [14]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[22] (
// Equation(s):
// \flash_inst|flash_mem_writedata [22] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[22] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[22] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [22]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22] & ( (\flash_inst|flash_mem_writedata [22]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [22]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N12
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[30] (
// Equation(s):
// \flash_inst|flash_mem_writedata [30] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[30] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[30] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [30]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30] & ( (\flash_inst|flash_mem_writedata [30]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [30]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( ((!\flash_inst|flash_csr_writedata [0]) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout )) # (\flash_inst|flash_csr_writedata [11]) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( (\flash_inst|flash_csr_writedata 
// [11] & (\flash_inst|flash_csr_writedata [0] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [11]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .lut_mask = 64'h0101FDFD00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[23] (
// Equation(s):
// \flash_inst|flash_mem_writedata [23] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[23] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[23] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [23]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [23])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23])))

	.dataa(!\flash_inst|flash_mem_writedata [23]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .lut_mask = 64'h0000FFFF0101FDFD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N24
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[7] (
// Equation(s):
// \flash_inst|flash_mem_writedata [7] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[7] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[7] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [7]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout  = ( \flash_inst|flash_mem_writedata [7] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]) ) ) # ( !\flash_inst|flash_mem_writedata [7] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[31] (
// Equation(s):
// \flash_inst|flash_mem_writedata [31] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[31] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[31] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [31]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [31]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31] & ( 
// (\flash_inst|flash_mem_writedata [31] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [31]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[15] (
// Equation(s):
// \flash_inst|flash_mem_writedata [15] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[15] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[15] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [15]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|flash_mem_writedata 
// [15]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.datab(!\flash_inst|flash_mem_writedata [15]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .lut_mask = 64'h3535353535353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .lut_mask = 64'h000FC0CF0505C5C5;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]}),
	.portaaddr({\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ALTSYNCRAM";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 9;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 20;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 511;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 512;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 9;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 20;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 511;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 512;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .lut_mask = 64'h000080802222A2A2;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1])) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .lut_mask = 64'h002280A2082A88AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .lut_mask = 64'h00088088222AA2AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .lut_mask = 64'h0200A20002AAA2AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .lut_mask = 64'h0200A20002AAA2AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .lut_mask = 64'h00088808222AAA2A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6])))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6])) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .lut_mask = 64'h02028A02028A8A8A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7])))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7])) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .lut_mask = 64'h02028A02028A8A8A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .lut_mask = 64'h0000000000050005;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0] = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .lut_mask = 64'h0000000055555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .lut_mask = 64'h000A000A00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0] = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q )) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .lut_mask = 64'h8888CCCC8080C0C0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1] = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0]~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0]~DUPLICATE_q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3] = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5] = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6] = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7] = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .lut_mask = 64'h0002AA8A0000AAAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q )))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .lut_mask = 64'h3300330031003100;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N59
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q )) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .lut_mask = 64'h1000100050005000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .lut_mask = 64'h0800080000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .lut_mask = 64'h00000000FFFF10F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .lut_mask = 64'hF700FF00FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .lut_mask = 64'h00000000F0E0F0E0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout )) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .lut_mask = 64'h00003333FF05FF37;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1]~DUPLICATE_q )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .lut_mask = 64'h0055005500550055;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .lut_mask = 64'h00FF00FFDFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .lut_mask = 64'h0A0B0A0AFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .lut_mask = 64'h0000000055555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .lut_mask = 64'h00FF0FFF02FF0FFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4])

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .lut_mask = 64'h0505050505050505;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout )) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .lut_mask = 64'h00000F0F00220F2F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .lut_mask = 64'h0000000055555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .lut_mask = 64'h00FF00FF07FFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .lut_mask = 64'h1111111100000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .lut_mask = 64'h04050001CCCDCCCD;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0])

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .lut_mask = 64'h1111111111111111;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .lut_mask = 64'h03030303000F000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[13] (
// Equation(s):
// \flash_inst|flash_csr_writedata [13] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[13] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[13] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout  = counter[19]

	.dataa(gnd),
	.datab(!counter[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  = ( counter[19] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]) ) ) # ( !counter[19] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .lut_mask = 64'h00000000FFFDFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( (!\WideOr3~combout  & !\~GND~combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.datab(!\WideOr3~combout ),
	.datac(!\~GND~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .lut_mask = 64'hC0C0C0C0AA00AA00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .lut_mask = 64'h0000000000100000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .lut_mask = 64'h0055005500000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  = ( \flash_inst|flash_csr_writedata [1] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & 
// !\flash_inst|flash_csr_writedata [0])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) ) ) # ( !\flash_inst|flash_csr_writedata [1] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datad(!\flash_inst|flash_csr_writedata [0]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .lut_mask = 64'h444444444C444C44;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .lut_mask = 64'hFE00FE00EE00EE00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )) # 
// (\flash_inst|flash_csr_writedata [13]))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )) # 
// (\flash_inst|flash_csr_writedata [13]))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|flash_csr_writedata [13] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|flash_csr_writedata [13] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [13]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .lut_mask = 64'h300530F53F053FF5;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout  = counter[18]

	.dataa(gnd),
	.datab(!counter[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[18]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18] & ( (counter[18] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!counter[18]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .lut_mask = 64'h0000FFFD0000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( \flash_inst|flash_csr_writedata 
// [12] & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// \flash_inst|flash_csr_writedata [12] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// !\flash_inst|flash_csr_writedata [12] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// !\flash_inst|flash_csr_writedata [12] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.dataf(!\flash_inst|flash_csr_writedata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .lut_mask = 64'h350035F0350F35FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout  = counter[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (counter[17])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17])))

	.dataa(gnd),
	.datab(!counter[17]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .lut_mask = 64'h330F330F330F330F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .lut_mask = 64'h5555555555555155;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|flash_csr_writedata [11]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [11])))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|flash_csr_writedata [11])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [11])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datab(!\flash_inst|flash_csr_writedata [11]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout  = counter[16]

	.dataa(!counter[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[16]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16] & ( (counter[16] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .lut_mask = 64'h5500550055FF55FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .lut_mask = 64'h5555555555555515;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [10]))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [10]))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.datac(!\flash_inst|flash_csr_writedata [10]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .lut_mask = 64'h00AA55FF27272727;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout  = counter[15]

	.dataa(gnd),
	.datab(!counter[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((counter[15]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.datab(!counter[15]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .lut_mask = 64'h3355335533553355;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .lut_mask = 64'h0000FFFF0000FFBF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|flash_csr_writedata [9])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [9]))))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|flash_csr_writedata [9]))))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [9]))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|flash_csr_writedata [9]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout  = counter[14]

	.dataa(!counter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[14]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14] & ( (counter[14] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .lut_mask = 64'h5500550055FF55FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .lut_mask = 64'h0000FFFF0000FBFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( 
// \flash_inst|flash_csr_writedata [8] & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( \flash_inst|flash_csr_writedata [8] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ))))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( 
// !\flash_inst|flash_csr_writedata [8] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ))))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( !\flash_inst|flash_csr_writedata [8] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.dataf(!\flash_inst|flash_csr_writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .lut_mask = 64'h404C707C434F737F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout  = counter[13]

	.dataa(!counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (counter[13])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13])))

	.dataa(!counter[13]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .lut_mask = 64'h550F550F550F550F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .lut_mask = 64'h0F0F0F0F0F0F0B0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout  = ( \flash_inst|flash_csr_writedata [1] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (!\flash_inst|flash_csr_writedata [0] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|flash_csr_writedata [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .lut_mask = 64'h0000000000800080;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout  = counter[12]

	.dataa(!counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[12]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12] & ( (counter[12] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[12]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .lut_mask = 64'h00FF00FF00FF00DF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14] & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .lut_mask = 64'h048C048C37BF37BF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout  = counter[11]

	.dataa(!counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[11]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11] & ( (counter[11] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[11]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .lut_mask = 64'h0000FEFF0000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout  = counter[9]

	.dataa(!counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[9]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9] & ( (counter[9] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[9]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .lut_mask = 64'h00000000FEFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout  = counter[8]

	.dataa(gnd),
	.datab(!counter[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[8]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8] & ( (counter[8] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!counter[8]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .lut_mask = 64'h0F0F0F0F0F0D0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10] & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .lut_mask = 64'h048C048C37BF37BF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout  = counter[7]

	.dataa(!counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[7]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7] & ( (counter[7] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[7]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .lut_mask = 64'h5555545555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout  = counter[4]

	.dataa(!counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (counter[4])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4])))

	.dataa(!counter[4]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .lut_mask = 64'h00FF00FF00FF00DF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6] & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .lut_mask = 64'h048C048C37BF37BF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout  = counter[3]

	.dataa(!counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[3]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3] & ( (counter[3] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[3]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .lut_mask = 64'h0000FFFF0000FFDF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout  = counter[2]

	.dataa(gnd),
	.datab(!counter[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[2]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2] & ( (counter[2] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!counter[2]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .lut_mask = 64'h0000FFFF0000FFDF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4] & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .lut_mask = 64'h048C048C37BF37BF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout  = counter[0]

	.dataa(!counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N58
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[0]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0] & ( (counter[0] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .lut_mask = 64'h00000000FFFFFFDF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q )) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .lut_mask = 64'h00040004FFBFFFBF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  & ( 
// (!\flash_inst|flash_csr_writedata [1]) # (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ) # (\flash_inst|flash_csr_writedata [0])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|flash_csr_writedata [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .lut_mask = 64'h00000000FFBF3333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .lut_mask = 64'h0303030303030303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .lut_mask = 64'hCCCCCCCCCCC0CC40;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .lut_mask = 64'hAAAA0002FFFF0003;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1] & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .lut_mask = 64'h0F0B0F0B0F4F0F4F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  & ( 
// (!\flash_inst|flash_csr_writedata [1]) # (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ) # (\flash_inst|flash_csr_writedata [0])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datad(!\flash_inst|flash_csr_writedata [0]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .lut_mask = 64'h00000000FBFF3333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1]~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .lut_mask = 64'h003300330F3F0F3F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout  = counter[1]

	.dataa(!counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  = ( counter[1] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1] ) ) ) # ( !counter[1] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1] ) ) ) # ( counter[1] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.datad(gnd),
	.datae(!counter[1]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .lut_mask = 64'h5555555555455555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .lut_mask = 64'h0055005533773377;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout  = counter[5]

	.dataa(gnd),
	.datab(!counter[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[5]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5] & ( (counter[5] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!counter[5]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .lut_mask = 64'h00000000FFFFFFDF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout  = counter[6]

	.dataa(gnd),
	.datab(!counter[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[6]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6] & ( (counter[6] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!counter[6]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .lut_mask = 64'h0000FFFF0000FFDF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout  = counter[10]

	.dataa(!counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (counter[10]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10] & ( (counter[10] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!counter[10]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .lut_mask = 64'h0F0F0F0F0F0D0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .lut_mask = 64'h0033003355775577;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .lut_mask = 64'h111111111F1F1F1F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout  = counter[20]

	.dataa(!counter[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((counter[20]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.datad(!counter[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .lut_mask = 64'h0000FFFF0000EFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[14] (
// Equation(s):
// \flash_inst|flash_csr_writedata [14] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[14] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[14] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) # 
// (\flash_inst|flash_csr_writedata [14])))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) # 
// (\flash_inst|flash_csr_writedata [14])))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((\flash_inst|flash_csr_writedata [14] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((\flash_inst|flash_csr_writedata [14] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.datab(!\flash_inst|flash_csr_writedata [14]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .lut_mask = 64'h500350F35F035FF3;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout  = counter[21]

	.dataa(!counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21] & ( (counter[21]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & counter[21]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!counter[21]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .lut_mask = 64'h00000000FFFFFBFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[15] (
// Equation(s):
// \flash_inst|flash_csr_writedata [15] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[15] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[15] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( \flash_inst|flash_csr_writedata 
// [15] & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// \flash_inst|flash_csr_writedata [15] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// !\flash_inst|flash_csr_writedata [15] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// !\flash_inst|flash_csr_writedata [15] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.dataf(!\flash_inst|flash_csr_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .lut_mask = 64'h350035F0350F35FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .lut_mask = 64'h0000A80000A8A8A8;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .lut_mask = 64'hEEE0EEE000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .lut_mask = 64'hFFFF0000FFFF4000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \flash_inst|flash_csr_readdata[31] (
// Equation(s):
// \flash_inst|flash_csr_readdata [31] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_readdata [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_readdata[31] .extended_lut = "off";
defparam \flash_inst|flash_csr_readdata[31] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_readdata[31] .shared_arith = "off";
// synopsys translate_on

// Location: ASMIBLOCK_X0_Y3_N3
cyclonev_asmiblock \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sd3 (
	.dclk(\CLOCK_50~inputCLKENA0_outclk ),
	.sce(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ),
	.oe(gnd),
	.data0out(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ),
	.data1out(\flash_inst|flash_csr_readdata [31]),
	.data2out(vcc),
	.data3out(vcc),
	.data0oe(vcc),
	.data1oe(\flash_inst|flash_csr_readdata [31]),
	.data2oe(vcc),
	.data3oe(vcc),
	.spidatain(4'b0000),
	.data0in(),
	.data1in(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ),
	.data2in(),
	.data3in(),
	.spisce(),
	.spidclk(),
	.spidataout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sd3 .enable_sim = "true";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .lut_mask = 64'hCCC0EEE0CCC0CCC0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .lut_mask = 64'h00A000A050F050F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .lut_mask = 64'h0F2F0F2F0F2F0FAF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .lut_mask = 64'h0000003000000070;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]))))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .lut_mask = 64'h048C048C048C048C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]))))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .lut_mask = 64'h048C048C048C048C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .lut_mask = 64'h0088008844CC44CC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .lut_mask = 64'h0088008844CC44CC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3])) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .lut_mask = 64'hC000C00000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .lut_mask = 64'h0101010105050505;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20])) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .lut_mask = 64'h0000010100000507;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .lut_mask = 64'h1111111155555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .lut_mask = 64'h0505050505151515;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ) # 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .lut_mask = 64'h1055BAFF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .lut_mask = 64'hC0FFC0FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .lut_mask = 64'hCCCCFFCEFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'hCCCC00000000CCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1])) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .lut_mask = 64'h0F0F00008F0F8800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .lut_mask = 64'h000002020000020A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .lut_mask = 64'h020F020F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .lut_mask = 64'h00000000555F555F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  & ( (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .lut_mask = 64'h01FF01FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .lut_mask = 64'h00440044FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  $ (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1])))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .lut_mask = 64'h0CC00CC00CC00CC0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .lut_mask = 64'h0000000000550055;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .lut_mask = 64'h0010F0F00000F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .lut_mask = 64'h5555555500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .lut_mask = 64'h0F000F0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .lut_mask = 64'hFF08FF08FF00FF00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1])) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1])) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .lut_mask = 64'hC000C0000C000C00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1])))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .lut_mask = 64'h8241000000008241;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]))) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .lut_mask = 64'hC300C30000C300C3;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5] $ (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .lut_mask = 64'h0000000004010401;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .lut_mask = 64'h00000002FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .lut_mask = 64'h3313331333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .lut_mask = 64'h01FF01FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .lut_mask = 64'hF000F00000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .lut_mask = 64'h0000000000FD00FD;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout  = ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .lut_mask = 64'h01FF01FF01FF01FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .lut_mask = 64'hF8F00000FAFA0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  = (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q )))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .lut_mask = 64'h0555055505550555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .lut_mask = 64'h22223333222F3333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .lut_mask = 64'h0000000020000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .lut_mask = 64'h2277227722722272;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout )) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .lut_mask = 64'h01FF01FF01010101;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .lut_mask = 64'h00AA00AA00000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N58
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \state~15 (
// Equation(s):
// \state~15_combout  = (\KEY[3]~input_o  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q  & \state.state_store~q ))

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.datad(!\state.state_store~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~15 .extended_lut = "off";
defparam \state~15 .lut_mask = 64'h0005000500050005;
defparam \state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \state.state_write1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state_write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state_write1 .is_wysiwyg = "true";
defparam \state.state_write1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \wren~0 (
// Equation(s):
// \wren~0_combout  = ( \state.state_write2~q  ) # ( !\state.state_write2~q  & ( \state.state_write1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.state_write1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.state_write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wren~0 .extended_lut = "off";
defparam \wren~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0000000004040404;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .lut_mask = 64'hFFFEFFFEFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  $ 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout  = !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] $ 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .lut_mask = 64'h05FA05FA05FA05FA;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .lut_mask = 64'h0A0A00000A0A0000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N0
cyclonev_lcell_comb \readdata[0]~feeder (
// Equation(s):
// \readdata[0]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata[0]~feeder .extended_lut = "off";
defparam \readdata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N1
dffeas \readdata[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\readdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[0] .is_wysiwyg = "true";
defparam \readdata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .lut_mask = 64'h0505000005050000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \readdata[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[16]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[16] .is_wysiwyg = "true";
defparam \readdata[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \data[0]~0 (
// Equation(s):
// \data[0]~0_combout  = (!\state.state_write2~q  & ((readdata[16]))) # (\state.state_write2~q  & (readdata[0]))

	.dataa(gnd),
	.datab(!\state.state_write2~q ),
	.datac(!readdata[0]),
	.datad(!readdata[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[0]~0 .extended_lut = "off";
defparam \data[0]~0 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N47
dffeas \readdata[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[1] .is_wysiwyg = "true";
defparam \readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N53
dffeas \readdata[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[17]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[17] .is_wysiwyg = "true";
defparam \readdata[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \data[1]~1 (
// Equation(s):
// \data[1]~1_combout  = (!\state.state_write2~q  & ((readdata[17]))) # (\state.state_write2~q  & (readdata[1]))

	.dataa(gnd),
	.datab(!\state.state_write2~q ),
	.datac(!readdata[1]),
	.datad(!readdata[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[1]~1 .extended_lut = "off";
defparam \data[1]~1 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N11
dffeas \readdata[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[2] .is_wysiwyg = "true";
defparam \readdata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N8
dffeas \readdata[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[18]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[18] .is_wysiwyg = "true";
defparam \readdata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N6
cyclonev_lcell_comb \data[2]~2 (
// Equation(s):
// \data[2]~2_combout  = ( readdata[18] & ( (!\state.state_write2~q ) # (readdata[2]) ) ) # ( !readdata[18] & ( (readdata[2] & \state.state_write2~q ) ) )

	.dataa(gnd),
	.datab(!readdata[2]),
	.datac(!\state.state_write2~q ),
	.datad(gnd),
	.datae(!readdata[18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[2]~2 .extended_lut = "off";
defparam \data[2]~2 .lut_mask = 64'h0303F3F30303F3F3;
defparam \data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~DUPLICATE_q 

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N41
dffeas \readdata[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[3] .is_wysiwyg = "true";
defparam \readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N38
dffeas \readdata[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[19]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[19] .is_wysiwyg = "true";
defparam \readdata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N36
cyclonev_lcell_comb \data[3]~3 (
// Equation(s):
// \data[3]~3_combout  = ( readdata[19] & ( \state.state_write2~q  & ( readdata[3] ) ) ) # ( !readdata[19] & ( \state.state_write2~q  & ( readdata[3] ) ) ) # ( readdata[19] & ( !\state.state_write2~q  ) )

	.dataa(gnd),
	.datab(!readdata[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!readdata[19]),
	.dataf(!\state.state_write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[3]~3 .extended_lut = "off";
defparam \data[3]~3 .lut_mask = 64'h0000FFFF33333333;
defparam \data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N34
dffeas \readdata[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[4] .is_wysiwyg = "true";
defparam \readdata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N59
dffeas \readdata[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[20]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[20] .is_wysiwyg = "true";
defparam \readdata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N57
cyclonev_lcell_comb \data[4]~4 (
// Equation(s):
// \data[4]~4_combout  = ( readdata[20] & ( \state.state_write2~q  & ( readdata[4] ) ) ) # ( !readdata[20] & ( \state.state_write2~q  & ( readdata[4] ) ) ) # ( readdata[20] & ( !\state.state_write2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!readdata[4]),
	.datad(gnd),
	.datae(!readdata[20]),
	.dataf(!\state.state_write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[4]~4 .extended_lut = "off";
defparam \data[4]~4 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N26
dffeas \readdata[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[5] .is_wysiwyg = "true";
defparam \readdata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N29
dffeas \readdata[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[21]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[21] .is_wysiwyg = "true";
defparam \readdata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N27
cyclonev_lcell_comb \data[5]~5 (
// Equation(s):
// \data[5]~5_combout  = ( readdata[21] & ( (!\state.state_write2~q ) # (readdata[5]) ) ) # ( !readdata[21] & ( (readdata[5] & \state.state_write2~q ) ) )

	.dataa(!readdata[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.state_write2~q ),
	.datae(!readdata[21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[5]~5 .extended_lut = "off";
defparam \data[5]~5 .lut_mask = 64'h0055FF550055FF55;
defparam \data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N2
dffeas \readdata[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[6] .is_wysiwyg = "true";
defparam \readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N5
dffeas \readdata[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[22]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[22] .is_wysiwyg = "true";
defparam \readdata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \data[6]~6 (
// Equation(s):
// \data[6]~6_combout  = ( readdata[22] & ( \state.state_write2~q  & ( readdata[6] ) ) ) # ( !readdata[22] & ( \state.state_write2~q  & ( readdata[6] ) ) ) # ( readdata[22] & ( !\state.state_write2~q  ) )

	.dataa(!readdata[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!readdata[22]),
	.dataf(!\state.state_write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[6]~6 .extended_lut = "off";
defparam \data[6]~6 .lut_mask = 64'h0000FFFF55555555;
defparam \data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N32
dffeas \readdata[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[7] .is_wysiwyg = "true";
defparam \readdata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N35
dffeas \readdata[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[23]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[23] .is_wysiwyg = "true";
defparam \readdata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \data[7]~7 (
// Equation(s):
// \data[7]~7_combout  = ( readdata[23] & ( (!\state.state_write2~q ) # (readdata[7]) ) ) # ( !readdata[23] & ( (\state.state_write2~q  & readdata[7]) ) )

	.dataa(gnd),
	.datab(!\state.state_write2~q ),
	.datac(!readdata[7]),
	.datad(gnd),
	.datae(!readdata[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[7]~7 .extended_lut = "off";
defparam \data[7]~7 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .lut_mask = 64'h0000555500000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N40
dffeas \readdata[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[8]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[8] .is_wysiwyg = "true";
defparam \readdata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .lut_mask = 64'h0101010101010101;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N17
dffeas \readdata[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[24]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[24] .is_wysiwyg = "true";
defparam \readdata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \data[8]~8 (
// Equation(s):
// \data[8]~8_combout  = ( readdata[24] & ( \state.state_write2~q  & ( readdata[8] ) ) ) # ( !readdata[24] & ( \state.state_write2~q  & ( readdata[8] ) ) ) # ( readdata[24] & ( !\state.state_write2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!readdata[8]),
	.datad(gnd),
	.datae(!readdata[24]),
	.dataf(!\state.state_write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[8]~8 .extended_lut = "off";
defparam \data[8]~8 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \data[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N44
dffeas \readdata[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[25]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[25] .is_wysiwyg = "true";
defparam \readdata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N59
dffeas \readdata[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[9]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[9] .is_wysiwyg = "true";
defparam \readdata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \data[9]~9 (
// Equation(s):
// \data[9]~9_combout  = ( readdata[9] & ( (readdata[25]) # (\state.state_write2~q ) ) ) # ( !readdata[9] & ( (!\state.state_write2~q  & readdata[25]) ) )

	.dataa(gnd),
	.datab(!\state.state_write2~q ),
	.datac(gnd),
	.datad(!readdata[25]),
	.datae(gnd),
	.dataf(!readdata[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[9]~9 .extended_lut = "off";
defparam \data[9]~9 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \data[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N40
dffeas \readdata[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[10]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[10] .is_wysiwyg = "true";
defparam \readdata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N38
dffeas \readdata[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[26]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[26] .is_wysiwyg = "true";
defparam \readdata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \data[10]~10 (
// Equation(s):
// \data[10]~10_combout  = (!\state.state_write2~q  & ((readdata[26]))) # (\state.state_write2~q  & (readdata[10]))

	.dataa(gnd),
	.datab(!\state.state_write2~q ),
	.datac(!readdata[10]),
	.datad(!readdata[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[10]~10 .extended_lut = "off";
defparam \data[10]~10 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \data[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N31
dffeas \readdata[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[11]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[11] .is_wysiwyg = "true";
defparam \readdata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N47
dffeas \readdata[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[27]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[27] .is_wysiwyg = "true";
defparam \readdata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \data[11]~11 (
// Equation(s):
// \data[11]~11_combout  = (!\state.state_write2~q  & ((readdata[27]))) # (\state.state_write2~q  & (readdata[11]))

	.dataa(gnd),
	.datab(!\state.state_write2~q ),
	.datac(!readdata[11]),
	.datad(!readdata[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[11]~11 .extended_lut = "off";
defparam \data[11]~11 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N58
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \readdata[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[12]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[12] .is_wysiwyg = "true";
defparam \readdata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N41
dffeas \readdata[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[28]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[28] .is_wysiwyg = "true";
defparam \readdata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \data[12]~12 (
// Equation(s):
// \data[12]~12_combout  = (!\state.state_write2~q  & ((readdata[28]))) # (\state.state_write2~q  & (readdata[12]))

	.dataa(!readdata[12]),
	.datab(!\state.state_write2~q ),
	.datac(gnd),
	.datad(!readdata[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[12]~12 .extended_lut = "off";
defparam \data[12]~12 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \data[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \readdata[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[29]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[29] .is_wysiwyg = "true";
defparam \readdata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N40
dffeas \readdata[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[13]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[13] .is_wysiwyg = "true";
defparam \readdata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \data[13]~13 (
// Equation(s):
// \data[13]~13_combout  = ( readdata[13] & ( (readdata[29]) # (\state.state_write2~q ) ) ) # ( !readdata[13] & ( (!\state.state_write2~q  & readdata[29]) ) )

	.dataa(gnd),
	.datab(!\state.state_write2~q ),
	.datac(gnd),
	.datad(!readdata[29]),
	.datae(gnd),
	.dataf(!readdata[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[13]~13 .extended_lut = "off";
defparam \data[13]~13 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \data[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \readdata[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[30]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[30] .is_wysiwyg = "true";
defparam \readdata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N4
dffeas \readdata[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[14]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[14] .is_wysiwyg = "true";
defparam \readdata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \data[14]~14 (
// Equation(s):
// \data[14]~14_combout  = ( readdata[14] & ( (readdata[30]) # (\state.state_write2~q ) ) ) # ( !readdata[14] & ( (!\state.state_write2~q  & readdata[30]) ) )

	.dataa(gnd),
	.datab(!\state.state_write2~q ),
	.datac(gnd),
	.datad(!readdata[30]),
	.datae(gnd),
	.dataf(!readdata[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[14]~14 .extended_lut = "off";
defparam \data[14]~14 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \data[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \readdata[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[15]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[15] .is_wysiwyg = "true";
defparam \readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N44
dffeas \readdata[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readdata[31]),
	.prn(vcc));
// synopsys translate_off
defparam \readdata[31] .is_wysiwyg = "true";
defparam \readdata[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \data[15]~15 (
// Equation(s):
// \data[15]~15_combout  = ( readdata[31] & ( \state.state_write2~q  & ( readdata[15] ) ) ) # ( !readdata[31] & ( \state.state_write2~q  & ( readdata[15] ) ) ) # ( readdata[31] & ( !\state.state_write2~q  ) )

	.dataa(gnd),
	.datab(!readdata[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!readdata[31]),
	.dataf(!\state.state_write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[15]~15 .extended_lut = "off";
defparam \data[15]~15 .lut_mask = 64'h0000FFFF33333333;
defparam \data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\wren~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\samples|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\data[15]~15_combout ,\data[14]~14_combout ,\data[13]~13_combout ,\data[12]~12_combout ,\data[11]~11_combout ,\data[10]~10_combout ,\data[9]~9_combout ,\data[8]~8_combout ,\data[7]~7_combout ,\data[6]~6_combout ,\data[5]~5_combout ,\data[4]~4_combout ,
\data[3]~3_combout ,\data[2]~2_combout ,\data[1]~1_combout ,\data[0]~0_combout }),
	.portaaddr({counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0],\state.state_write2~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],
\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "s_mem:samples|altsyncram:altsyncram_component|altsyncram_81q1:auto_generated|altsyncram_2ig2:altsyncram1|ALTSYNCRAM";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 20;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 20;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \samples|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder (
	.dataa(gnd),
	.datab(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hF0F0F0F0F0F0F0E0;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 (
	.dataa(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 .lut_mask = 64'hFFFFFFFF55555555;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N20
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N40
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder (
	.dataa(gnd),
	.datab(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N4
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder (
	.dataa(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N58
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\samples|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\samples|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \samples|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\samples|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\samples|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h005F0F0F80DF0F0F;
defparam \samples|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\samples|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h000000003F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h55550000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h000F000F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h000F555F000F555F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hCCFFCCFF33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'h95959595FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h95559555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'h95555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'hA5A5FF0FA0000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000400000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0010000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'hAA0FA555AA000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'hA3C5A3C5C000C000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h5583558322002200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4 .lut_mask = 64'h0055005555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h0303F3F3030FF3FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 64'h10101313DCDCDFDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h2227222722772277;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hDDDDDFDFDDFFDFDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N3
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
