// Seed: 1307764840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  reg id_4;
  assign id_3 = 1;
  assign id_2 = 1'b0;
  always @(posedge id_4) id_4 <= 1;
  logic id_5;
  logic id_7 = 1;
endmodule
