// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/17/2021 16:33:45"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MyComputer (
	Clock,
	LEDR,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	Clock;
output 	[9:0] LEDR;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cpu|Mult1~24 ;
wire \cpu|Mult1~25 ;
wire \cpu|Mult1~26 ;
wire \cpu|Mult1~27 ;
wire \cpu|Mult1~28 ;
wire \cpu|Mult1~29 ;
wire \cpu|Mult1~30 ;
wire \cpu|Mult1~31 ;
wire \cpu|Mult1~32 ;
wire \cpu|Mult1~33 ;
wire \cpu|Mult1~34 ;
wire \cpu|Mult1~35 ;
wire \cpu|Mult1~36 ;
wire \cpu|Mult1~37 ;
wire \cpu|Mult1~38 ;
wire \cpu|Mult1~39 ;
wire \cpu|Mult1~40 ;
wire \cpu|Mult1~41 ;
wire \cpu|Mult1~42 ;
wire \cpu|Mult1~43 ;
wire \cpu|Mult1~44 ;
wire \cpu|Mult1~45 ;
wire \cpu|Mult1~46 ;
wire \cpu|Mult1~47 ;
wire \cpu|Mult1~48 ;
wire \cpu|Mult1~49 ;
wire \cpu|Mult1~50 ;
wire \cpu|Mult1~51 ;
wire \cpu|Mult1~52 ;
wire \cpu|Mult1~53 ;
wire \cpu|Mult1~54 ;
wire \cpu|Mult1~55 ;
wire \cpu|Mult1~56 ;
wire \cpu|Mult1~57 ;
wire \cpu|Mult1~58 ;
wire \cpu|Mult1~59 ;
wire \cpu|Mult1~60 ;
wire \cpu|Mult1~61 ;
wire \cpu|Mult1~62 ;
wire \cpu|Mult1~63 ;
wire \cpu|Mult1~64 ;
wire \cpu|Mult1~65 ;
wire \cpu|Mult1~66 ;
wire \cpu|Mult1~67 ;
wire \cpu|Mult1~68 ;
wire \cpu|Mult1~69 ;
wire \cpu|Mult1~70 ;
wire \cpu|Mult1~71 ;
wire \cpu|Mult0~24 ;
wire \cpu|Mult0~25 ;
wire \cpu|Mult0~26 ;
wire \cpu|Mult0~27 ;
wire \cpu|Mult0~28 ;
wire \cpu|Mult0~29 ;
wire \cpu|Mult0~30 ;
wire \cpu|Mult0~31 ;
wire \cpu|Mult0~32 ;
wire \cpu|Mult0~33 ;
wire \cpu|Mult0~34 ;
wire \cpu|Mult0~35 ;
wire \cpu|Mult0~36 ;
wire \cpu|Mult0~37 ;
wire \cpu|Mult0~38 ;
wire \cpu|Mult0~39 ;
wire \cpu|Mult0~40 ;
wire \cpu|Mult0~41 ;
wire \cpu|Mult0~42 ;
wire \cpu|Mult0~43 ;
wire \cpu|Mult0~44 ;
wire \cpu|Mult0~45 ;
wire \cpu|Mult0~46 ;
wire \cpu|Mult0~47 ;
wire \cpu|Mult0~48 ;
wire \cpu|Mult0~49 ;
wire \cpu|Mult0~50 ;
wire \cpu|Mult0~51 ;
wire \cpu|Mult0~52 ;
wire \cpu|Mult0~53 ;
wire \cpu|Mult0~54 ;
wire \cpu|Mult0~55 ;
wire \cpu|Mult0~56 ;
wire \cpu|Mult0~57 ;
wire \cpu|Mult0~58 ;
wire \cpu|Mult0~59 ;
wire \cpu|Mult0~60 ;
wire \cpu|Mult0~61 ;
wire \cpu|Mult0~62 ;
wire \cpu|Mult0~63 ;
wire \cpu|Mult0~64 ;
wire \cpu|Mult0~65 ;
wire \cpu|Mult0~66 ;
wire \cpu|Mult0~67 ;
wire \cpu|Mult0~68 ;
wire \cpu|Mult0~69 ;
wire \cpu|Mult0~70 ;
wire \cpu|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \SW[8]~input_o ;
wire \cpu|Add0~1_sumout ;
wire \cpu|cnt~0_combout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~9_sumout ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~41_sumout ;
wire \cpu|Add0~42 ;
wire \cpu|Add0~45_sumout ;
wire \cpu|Add0~46 ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~57_sumout ;
wire \cpu|Add0~58 ;
wire \cpu|Add0~37_sumout ;
wire \cpu|Add0~38 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~65_sumout ;
wire \cpu|Add0~66 ;
wire \cpu|Add0~93_sumout ;
wire \cpu|Add0~94 ;
wire \cpu|Add0~89_sumout ;
wire \cpu|Add0~90 ;
wire \cpu|Add0~85_sumout ;
wire \cpu|Add0~86 ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~81_sumout ;
wire \cpu|Add0~82 ;
wire \cpu|Add0~13_sumout ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~49_sumout ;
wire \cpu|Add0~50 ;
wire \cpu|Add0~77_sumout ;
wire \cpu|cnt[18]~DUPLICATE_q ;
wire \cpu|Add0~78 ;
wire \cpu|Add0~73_sumout ;
wire \cpu|Add0~74 ;
wire \cpu|Add0~69_sumout ;
wire \cpu|Add0~70 ;
wire \cpu|Add0~61_sumout ;
wire \cpu|Equal0~2_combout ;
wire \cpu|cnt[23]~DUPLICATE_q ;
wire \cpu|Add0~62 ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~53_sumout ;
wire \cpu|Equal0~3_combout ;
wire \cpu|Equal0~1_combout ;
wire \cpu|cnt[5]~DUPLICATE_q ;
wire \cpu|Equal0~4_combout ;
wire \cpu|Add0~21_sumout ;
wire \cpu|cnt[22]~DUPLICATE_q ;
wire \cpu|cnt[16]~DUPLICATE_q ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Equal1~0_combout ;
wire \cpu|Equal1~1_combout ;
wire \cpu|Equal1~2_combout ;
wire \db|Add0~21_sumout ;
wire \SW[9]~input_o ;
wire \db|sync|buff[0]~feeder_combout ;
wire \db|cnt~0_combout ;
wire \db|Add0~22 ;
wire \db|Add0~1_sumout ;
wire \db|Add0~2 ;
wire \db|Add0~9_sumout ;
wire \db|Add0~10 ;
wire \db|Add0~5_sumout ;
wire \db|Add0~6 ;
wire \db|Add0~65_sumout ;
wire \db|Add0~66 ;
wire \db|Add0~37_sumout ;
wire \db|Add0~38 ;
wire \db|Add0~69_sumout ;
wire \db|Add0~70 ;
wire \db|Add0~73_sumout ;
wire \db|Add0~74 ;
wire \db|Add0~77_sumout ;
wire \db|Add0~78 ;
wire \db|Add0~81_sumout ;
wire \db|Add0~82 ;
wire \db|Add0~41_sumout ;
wire \db|Add0~42 ;
wire \db|Add0~45_sumout ;
wire \db|Add0~46 ;
wire \db|Add0~57_sumout ;
wire \db|Add0~58 ;
wire \db|Add0~25_sumout ;
wire \db|Add0~26 ;
wire \db|Add0~29_sumout ;
wire \db|Add0~30 ;
wire \db|Add0~33_sumout ;
wire \db|Add0~34 ;
wire \db|Add0~13_sumout ;
wire \db|Add0~14 ;
wire \db|Add0~17_sumout ;
wire \db|Add0~18 ;
wire \db|Add0~49_sumout ;
wire \db|Add0~50 ;
wire \db|Add0~53_sumout ;
wire \db|Add0~54 ;
wire \db|Add0~61_sumout ;
wire \db|Equal0~1_combout ;
wire \db|Equal0~2_combout ;
wire \db|cnt[5]~DUPLICATE_q ;
wire \db|Equal0~3_combout ;
wire \db|Equal0~0_combout ;
wire \db|Equal0~4_combout ;
wire \db|Equal0~5_combout ;
wire \db|y~0_combout ;
wire \db|y~q ;
wire \cpu|IP[6]~6_combout ;
wire \cpu|Add1~9_sumout ;
wire \cpu|IP[0]~DUPLICATE_q ;
wire \cpu|IP[3]~DUPLICATE_q ;
wire \cpu|Pmem|WideOr11~0_combout ;
wire \cpu|IP~7_combout ;
wire \cpu|IP~8_combout ;
wire \cpu|Add1~10 ;
wire \cpu|Add1~14 ;
wire \cpu|Add1~18 ;
wire \cpu|Add1~26 ;
wire \cpu|Add1~22 ;
wire \cpu|Add1~29_sumout ;
wire \cpu|Pmem|WideOr21~1_combout ;
wire \cpu|Pmem|WideOr21~0_combout ;
wire \cpu|Pmem|WideOr21~2_combout ;
wire \cpu|IP~14_combout ;
wire \cpu|Add1~17_sumout ;
wire \cpu|IP~15_combout ;
wire \cpu|IP~10_combout ;
wire \cpu|IP[2]~DUPLICATE_q ;
wire \cpu|Pmem|WideOr25~1_combout ;
wire \cpu|Pmem|WideOr25~0_combout ;
wire \cpu|Pmem|WideOr25~2_combout ;
wire \cpu|Add1~13_sumout ;
wire \cpu|IP~9_combout ;
wire \cpu|IP[1]~DUPLICATE_q ;
wire \cpu|Pmem|WideOr6~2_combout ;
wire \cpu|Pmem|WideOr6~1_combout ;
wire \cpu|Pmem|WideOr6~3_combout ;
wire \cpu|Pmem|WideOr6~0_combout ;
wire \cpu|Pmem|WideOr1~0_combout ;
wire \cpu|Pmem|WideOr1~1_combout ;
wire \cpu|Pmem|WideOr4~1_combout ;
wire \cpu|Pmem|WideOr4~2_combout ;
wire \cpu|Pmem|WideOr4~3_combout ;
wire \cpu|Pmem|WideOr4~0_combout ;
wire \cpu|Pmem|WideOr15~0_combout ;
wire \cpu|Pmem|WideOr15~1_combout ;
wire \cpu|Pmem|WideOr15~2_combout ;
wire \cpu|Pmem|WideOr16~1_combout ;
wire \cpu|Pmem|WideOr16~2_combout ;
wire \cpu|Pmem|WideOr16~3_combout ;
wire \cpu|Pmem|WideOr16~0_combout ;
wire \cpu|Pmem|WideOr5~2_combout ;
wire \cpu|Pmem|WideOr5~1_combout ;
wire \cpu|Pmem|WideOr5~3_combout ;
wire \cpu|Pmem|WideOr5~0_combout ;
wire \cpu|Equal5~0_combout ;
wire \cpu|Mux53~0_combout ;
wire \cpu|Equal4~0_combout ;
wire \cpu|Pmem|WideOr7~2_combout ;
wire \cpu|Pmem|WideOr7~1_combout ;
wire \cpu|Pmem|WideOr7~3_combout ;
wire \cpu|Pmem|WideOr7~0_combout ;
wire \cpu|Pmem|WideOr10~0_combout ;
wire \cpu|Pmem|WideOr10~1_combout ;
wire \cpu|Pmem|WideOr10~2_combout ;
wire \cpu|Pmem|WideOr11~3_combout ;
wire \cpu|Pmem|WideOr11~2_combout ;
wire \cpu|Pmem|WideOr11~4_combout ;
wire \cpu|Pmem|WideOr11~1_combout ;
wire \cpu|Pmem|WideOr8~1_combout ;
wire \cpu|Pmem|WideOr8~2_combout ;
wire \cpu|Pmem|WideOr8~3_combout ;
wire \cpu|Selector15~0_combout ;
wire \cpu|Reg[5][1]~feeder_combout ;
wire \cpu|Reg[26][1]~feeder_combout ;
wire \cpu|Pmem|WideOr12~2_combout ;
wire \cpu|Pmem|WideOr2~0_combout ;
wire \cpu|Pmem|WideOr12~0_combout ;
wire \cpu|Pmem|WideOr12~1_combout ;
wire \cpu|Pmem|WideOr2~1_combout ;
wire \cpu|Pmem|WideOr2~2_combout ;
wire \cpu|Pmem|WideOr12~3_combout ;
wire \cpu|Pmem|WideOr12~4_combout ;
wire \cpu|Reg[28][1]~0_combout ;
wire \cpu|Pmem|WideOr17~1_combout ;
wire \cpu|Pmem|WideOr17~2_combout ;
wire \cpu|Pmem|WideOr17~3_combout ;
wire \cpu|Selector19~0_combout ;
wire \cpu|Pmem|WideOr19~2_combout ;
wire \cpu|Pmem|WideOr19~1_combout ;
wire \cpu|Pmem|WideOr19~3_combout ;
wire \cpu|Pmem|WideOr18~3_combout ;
wire \cpu|Pmem|WideOr18~2_combout ;
wire \cpu|Pmem|WideOr18~0_combout ;
wire \cpu|Reg[22][7]~16_combout ;
wire \cpu|Reg[26][0]~24_combout ;
wire \cpu|Reg[24][0]~20_combout ;
wire \cpu|Pmem|WideOr0~2_combout ;
wire \cpu|Pmem|WideOr0~1_combout ;
wire \cpu|Pmem|WideOr0~3_combout ;
wire \cpu|Pmem|WideOr3~1_combout ;
wire \cpu|Pmem|WideOr3~2_combout ;
wire \cpu|Pmem|WideOr3~3_combout ;
wire \cpu|Pmem|WideOr3~0_combout ;
wire \cpu|Reg[0][0]~4_combout ;
wire \cpu|Reg[26][0]~25_combout ;
wire \cpu|Reg[26][1]~q ;
wire \cpu|Reg[2][1]~feeder_combout ;
wire \cpu|Pmem|WideOr12~5_combout ;
wire \cpu|Reg[0][7]~42_combout ;
wire \cpu|Pmem|WideOr9~2_combout ;
wire \cpu|Pmem|WideOr9~1_combout ;
wire \cpu|Pmem|WideOr9~3_combout ;
wire \cpu|Pmem|WideOr9~0_combout ;
wire \cpu|Pmem|WideOr8~0_combout ;
wire \cpu|Reg[1][0]~45_combout ;
wire \cpu|Reg[2][0]~47_combout ;
wire \cpu|Reg[2][1]~q ;
wire \cpu|Reg[6][1]~feeder_combout ;
wire \cpu|Reg[4][0]~33_combout ;
wire \cpu|Reg[29][0]~3_combout ;
wire \cpu|Reg[30][0]~17_combout ;
wire \cpu|Reg[6][0]~40_combout ;
wire \cpu|Reg[6][1]~q ;
wire \cpu|Reg[30][1]~feeder_combout ;
wire \cpu|Reg[30][0]~18_combout ;
wire \cpu|Reg[30][1]~q ;
wire \cpu|Selector32~0_combout ;
wire \cpu|Selector30~0_combout ;
wire \cpu|Mux37~1_combout ;
wire \cpu|Reg[27][1]~feeder_combout ;
wire \cpu|Decoder0~0_combout ;
wire \cpu|Decoder1~0_combout ;
wire \cpu|Reg[27][0]~26_combout ;
wire \cpu|Reg[27][1]~q ;
wire \cpu|Reg[3][1]~feeder_combout ;
wire \cpu|Reg[3][0]~48_combout ;
wire \cpu|Reg[3][1]~q ;
wire \cpu|Decoder0~1_combout ;
wire \cpu|Selector114~0_combout ;
wire \cpu|Mux86~1_combout ;
wire \cpu|Decoder1~1_combout ;
wire \cpu|Mux86~0_combout ;
wire \cpu|Reg[23][7]~6_combout ;
wire \cpu|Pmem|WideOr0~0_combout ;
wire \cpu|s_word[0]~0_combout ;
wire \cpu|Mux88~0_combout ;
wire \cpu|Mux86~2_combout ;
wire \cpu|Mux88~1_combout ;
wire \cpu|Reg[31][1]~q ;
wire \KEY[1]~input_o ;
wire \cpu|sync_btns|buff[1]~feeder_combout ;
wire \cpu|pb[1].dfe|buff~q ;
wire \cpu|Mux88~2_combout ;
wire \cpu|Mux88~3_combout ;
wire \cpu|Reg[31][1]~DUPLICATE_q ;
wire \cpu|Reg[7][1]~feeder_combout ;
wire \cpu|Reg[5][0]~38_combout ;
wire \cpu|Reg[7][0]~41_combout ;
wire \cpu|Reg[7][1]~q ;
wire \cpu|Mux37~0_combout ;
wire \cpu|Reg[29][1]~feeder_combout ;
wire \cpu|Reg[29][0]~1_combout ;
wire \cpu|Reg[29][0]~2_combout ;
wire \cpu|Reg[29][0]~5_combout ;
wire \cpu|Reg[29][1]~DUPLICATE_q ;
wire \cpu|Reg[1][1]~feeder_combout ;
wire \cpu|Reg[21][7]~37_combout ;
wire \cpu|Reg[1][0]~46_combout ;
wire \cpu|Reg[1][1]~q ;
wire \cpu|Reg[25][1]~feeder_combout ;
wire \cpu|Reg[25][0]~22_combout ;
wire \cpu|Reg[25][0]~23_combout ;
wire \cpu|Reg[25][1]~q ;
wire \cpu|Mux37~2_combout ;
wire \cpu|Selector33~0_combout ;
wire \cpu|Selector34~0_combout ;
wire \cpu|Reg[4][1]~feeder_combout ;
wire \cpu|Reg[4][0]~35_combout ;
wire \cpu|Reg[20][7]~34_combout ;
wire \cpu|Reg[4][0]~36_combout ;
wire \cpu|Reg[4][1]~q ;
wire \cpu|Reg[24][1]~feeder_combout ;
wire \cpu|Reg[24][0]~19_combout ;
wire \cpu|Reg[24][0]~21_combout ;
wire \cpu|Reg[24][1]~q ;
wire \KEY[3]~input_o ;
wire \cpu|sync_btns|buff[3]~feeder_combout ;
wire \cpu|pb[3].dfe|buff~q ;
wire \cpu|Reg~27_combout ;
wire \SW[1]~input_o ;
wire \cpu|Reg~28_combout ;
wire \cpu|Reg[28][1]~31_combout ;
wire \cpu|Reg[29][4]~29_combout ;
wire \cpu|Reg[28][1]~30_combout ;
wire \cpu|Reg[28][1]~32_combout ;
wire \cpu|Reg[28][1]~q ;
wire \cpu|Reg[0][1]~feeder_combout ;
wire \cpu|Reg[0][7]~43_combout ;
wire \cpu|Reg[0][0]~44_combout ;
wire \cpu|Reg[0][1]~q ;
wire \cpu|Mux37~3_combout ;
wire \cpu|Mux37~4_combout ;
wire \cpu|Pmem|WideOr17~0_combout ;
wire \cpu|Pmem|WideOr19~0_combout ;
wire \cpu|Pmem|WideOr18~1_combout ;
wire \cpu|Selector28~6_combout ;
wire \cpu|Reg[15][7]~59_combout ;
wire \cpu|Reg[13][7]~65_combout ;
wire \cpu|Reg[13][1]~q ;
wire \cpu|Reg[12][7]~64_combout ;
wire \cpu|Reg[12][1]~q ;
wire \cpu|Reg[15][7]~67_combout ;
wire \cpu|Reg[15][1]~q ;
wire \cpu|Reg[14][7]~66_combout ;
wire \cpu|Reg[14][1]~q ;
wire \cpu|Selector28~8_combout ;
wire \cpu|Reg[9][7]~61_combout ;
wire \cpu|Reg[9][1]~q ;
wire \cpu|Reg[8][7]~60_combout ;
wire \cpu|Reg[8][1]~q ;
wire \cpu|Reg[11][7]~63_combout ;
wire \cpu|Reg[11][1]~q ;
wire \cpu|Reg[10][1]~feeder_combout ;
wire \cpu|Reg[10][7]~62_combout ;
wire \cpu|Reg[10][1]~q ;
wire \cpu|Selector28~7_combout ;
wire \cpu|Selector28~5_combout ;
wire \cpu|Selector28~9_combout ;
wire \cpu|Reg[23][7]~50_combout ;
wire \cpu|Reg[22][7]~56_combout ;
wire \cpu|Reg[22][1]~q ;
wire \cpu|Reg[18][7]~55_combout ;
wire \cpu|Reg[18][1]~q ;
wire \cpu|Selector28~2_combout ;
wire \cpu|Reg[23][7]~58_combout ;
wire \cpu|Reg[23][1]~q ;
wire \cpu|Reg[19][7]~57_combout ;
wire \cpu|Reg[19][1]~q ;
wire \cpu|Selector28~3_combout ;
wire \cpu|Reg[17][7]~53_combout ;
wire \cpu|Reg[17][1]~q ;
wire \cpu|Reg[21][7]~54_combout ;
wire \cpu|Reg[21][1]~q ;
wire \cpu|Selector28~1_combout ;
wire \cpu|Reg[16][7]~51_combout ;
wire \cpu|Reg[16][1]~q ;
wire \cpu|Reg[20][7]~52_combout ;
wire \cpu|Reg[20][1]~q ;
wire \cpu|Selector28~0_combout ;
wire \cpu|Selector28~4_combout ;
wire \cpu|Selector28~10_combout ;
wire \cpu|cnum~1_combout ;
wire \cpu|Selector28~11_combout ;
wire \cpu|Reg[13][0]~q ;
wire \cpu|Reg[14][0]~q ;
wire \cpu|Reg[15][0]~q ;
wire \cpu|Reg[12][0]~q ;
wire \cpu|Selector29~8_combout ;
wire \cpu|Reg[5][0]~feeder_combout ;
wire \cpu|Reg[29][0]~q ;
wire \cpu|Reg[30][0]~feeder_combout ;
wire \cpu|Reg[30][0]~q ;
wire \SW[0]~input_o ;
wire \cpu|sync_din|buff[0]~feeder_combout ;
wire \cpu|Reg~49_combout ;
wire \cpu|Reg[28][0]~q ;
wire \KEY[0]~input_o ;
wire \cpu|sync_btns|buff[0]~feeder_combout ;
wire \cpu|sync_btns|y[0]~feeder_combout ;
wire \cpu|pb[0].dfe|buff~q ;
wire \cpu|Mux89~0_combout ;
wire \cpu|Mux89~1_combout ;
wire \cpu|Mux89~2_combout ;
wire \cpu|Mux89~3_combout ;
wire \cpu|Mux89~4_combout ;
wire \cpu|Reg[31][0]~q ;
wire \cpu|Mux38~0_combout ;
wire \cpu|Reg[27][0]~feeder_combout ;
wire \cpu|Reg[27][0]~q ;
wire \cpu|Reg[25][0]~feeder_combout ;
wire \cpu|Reg[25][0]~DUPLICATE_q ;
wire \cpu|Reg[26][0]~feeder_combout ;
wire \cpu|Reg[26][0]~q ;
wire \cpu|Reg[24][0]~feeder_combout ;
wire \cpu|Reg[24][0]~q ;
wire \cpu|Mux38~1_combout ;
wire \cpu|Reg[6][0]~feeder_combout ;
wire \cpu|Reg[6][0]~q ;
wire \cpu|Reg[7][0]~feeder_combout ;
wire \cpu|Reg[7][0]~q ;
wire \cpu|Reg[4][0]~feeder_combout ;
wire \cpu|Reg[4][0]~q ;
wire \cpu|Mux38~2_combout ;
wire \cpu|Reg[2][0]~feeder_combout ;
wire \cpu|Reg[2][0]~q ;
wire \cpu|Reg[0][0]~feeder_combout ;
wire \cpu|Reg[0][0]~q ;
wire \cpu|Reg[3][0]~feeder_combout ;
wire \cpu|Reg[3][0]~q ;
wire \cpu|Reg[1][0]~feeder_combout ;
wire \cpu|Reg[1][0]~q ;
wire \cpu|Mux38~3_combout ;
wire \cpu|Mux38~4_combout ;
wire \cpu|Reg[18][0]~q ;
wire \cpu|Reg[26][0]~DUPLICATE_q ;
wire \cpu|Reg[22][0]~q ;
wire \cpu|Selector29~2_combout ;
wire \cpu|Reg[17][0]~q ;
wire \cpu|Reg[25][0]~q ;
wire \cpu|Reg[21][0]~q ;
wire \cpu|Selector29~1_combout ;
wire \cpu|Reg[16][0]~q ;
wire \cpu|Reg[20][0]~q ;
wire \cpu|Selector29~0_combout ;
wire \cpu|Reg[19][0]~feeder_combout ;
wire \cpu|Reg[19][0]~q ;
wire \cpu|Reg[23][0]~q ;
wire \cpu|Selector29~3_combout ;
wire \cpu|Selector29~4_combout ;
wire \cpu|Selector29~10_combout ;
wire \cpu|Mux47~0_combout ;
wire \cpu|Add3~1_sumout ;
wire \cpu|Mux47~1_combout ;
wire \cpu|Mux78~0_combout ;
wire \cpu|Add2~1_sumout ;
wire \cpu|s_word[0]~1_combout ;
wire \cpu|Reg[27][2]~feeder_combout ;
wire \cpu|Reg[13][2]~q ;
wire \cpu|Reg[15][2]~q ;
wire \cpu|Reg[14][2]~q ;
wire \cpu|Reg[12][2]~q ;
wire \cpu|Selector27~8_combout ;
wire \cpu|Reg[4][2]~feeder_combout ;
wire \cpu|Reg[4][2]~q ;
wire \cpu|Reg[5][2]~feeder_combout ;
wire \cpu|Reg[5][0]~39_combout ;
wire \cpu|Reg[5][2]~q ;
wire \cpu|Reg[6][2]~feeder_combout ;
wire \cpu|Reg[6][2]~q ;
wire \cpu|Reg[7][2]~feeder_combout ;
wire \cpu|Reg[7][2]~q ;
wire \cpu|Selector27~6_combout ;
wire \cpu|Reg[9][2]~feeder_combout ;
wire \cpu|Reg[9][2]~q ;
wire \cpu|Reg[8][2]~q ;
wire \cpu|Reg[11][2]~q ;
wire \cpu|Reg[10][2]~feeder_combout ;
wire \cpu|Reg[10][2]~q ;
wire \cpu|Selector27~7_combout ;
wire \cpu|Reg[2][2]~feeder_combout ;
wire \cpu|Reg[2][2]~q ;
wire \cpu|Reg[3][2]~feeder_combout ;
wire \cpu|Reg[3][2]~q ;
wire \cpu|Reg[0][2]~feeder_combout ;
wire \cpu|Reg[0][2]~q ;
wire \cpu|Reg[1][2]~feeder_combout ;
wire \cpu|Reg[1][2]~q ;
wire \cpu|Selector27~5_combout ;
wire \cpu|Selector27~9_combout ;
wire \cpu|Reg[19][2]~q ;
wire \cpu|Reg[23][2]~q ;
wire \KEY[2]~input_o ;
wire \cpu|sync_btns|y[2]~feeder_combout ;
wire \cpu|pb[2].dfe|buff~q ;
wire \cpu|Reg[31][2]~q ;
wire \cpu|Mux87~0_combout ;
wire \cpu|Mux87~1_combout ;
wire \cpu|Mux87~2_combout ;
wire \cpu|Reg[31][2]~DUPLICATE_q ;
wire \cpu|Selector27~3_combout ;
wire \SW[2]~input_o ;
wire \cpu|sync_din|buff[2]~feeder_combout ;
wire \cpu|Reg~68_combout ;
wire \cpu|Reg[28][2]~q ;
wire \cpu|Reg[24][2]~feeder_combout ;
wire \cpu|Reg[24][2]~q ;
wire \cpu|Reg[20][2]~q ;
wire \cpu|Reg[16][2]~q ;
wire \cpu|Selector27~0_combout ;
wire \cpu|Reg[17][2]~q ;
wire \cpu|Reg[25][2]~feeder_combout ;
wire \cpu|Reg[25][2]~q ;
wire \cpu|Reg[29][2]~feeder_combout ;
wire \cpu|Reg[29][2]~q ;
wire \cpu|Reg[21][2]~q ;
wire \cpu|Selector27~1_combout ;
wire \cpu|Reg[18][2]~q ;
wire \cpu|Reg[30][2]~feeder_combout ;
wire \cpu|Reg[30][2]~q ;
wire \cpu|Reg[22][2]~q ;
wire \cpu|Selector27~2_combout ;
wire \cpu|Selector27~4_combout ;
wire \cpu|Selector27~10_combout ;
wire \cpu|cnum~3_combout ;
wire \cpu|Selector27~11_combout ;
wire \cpu|Add2~2 ;
wire \cpu|Add2~6 ;
wire \cpu|Add2~9_sumout ;
wire \cpu|Reg[6][3]~feeder_combout ;
wire \cpu|Reg[29][3]~feeder_combout ;
wire \cpu|Reg[29][3]~q ;
wire \cpu|Reg[17][3]~feeder_combout ;
wire \cpu|Reg[17][3]~q ;
wire \cpu|Reg[21][3]~q ;
wire \cpu|Reg[25][3]~feeder_combout ;
wire \cpu|Reg[25][3]~q ;
wire \cpu|Selector26~1_combout ;
wire \cpu|Reg[27][3]~feeder_combout ;
wire \cpu|Reg[27][3]~q ;
wire \cpu|Mux86~3_combout ;
wire \cpu|Reg[31][3]~q ;
wire \cpu|Mux86~4_combout ;
wire \cpu|Mux86~5_combout ;
wire \cpu|Reg[31][3]~DUPLICATE_q ;
wire \cpu|Reg[23][3]~q ;
wire \cpu|Reg[19][3]~q ;
wire \cpu|Selector26~3_combout ;
wire \cpu|Reg[24][3]~feeder_combout ;
wire \cpu|Reg[24][3]~q ;
wire \SW[3]~input_o ;
wire \cpu|sync_din|y[3]~feeder_combout ;
wire \cpu|Reg~69_combout ;
wire \cpu|Reg[28][3]~q ;
wire \cpu|Reg[20][3]~q ;
wire \cpu|Reg[16][3]~q ;
wire \cpu|Selector26~0_combout ;
wire \cpu|Reg[26][3]~feeder_combout ;
wire \cpu|Reg[26][3]~q ;
wire \cpu|Reg[22][3]~q ;
wire \cpu|Reg[18][3]~q ;
wire \cpu|Selector26~2_combout ;
wire \cpu|Selector26~4_combout ;
wire \cpu|Reg[2][3]~feeder_combout ;
wire \cpu|Reg[2][3]~q ;
wire \cpu|Reg[3][3]~feeder_combout ;
wire \cpu|Reg[3][3]~q ;
wire \cpu|Reg[1][3]~feeder_combout ;
wire \cpu|Reg[1][3]~DUPLICATE_q ;
wire \cpu|Reg[0][3]~feeder_combout ;
wire \cpu|Reg[0][3]~q ;
wire \cpu|Selector26~5_combout ;
wire \cpu|Reg[8][3]~q ;
wire \cpu|Reg[9][3]~q ;
wire \cpu|Reg[11][3]~q ;
wire \cpu|Reg[10][3]~feeder_combout ;
wire \cpu|Reg[10][3]~q ;
wire \cpu|Selector26~7_combout ;
wire \cpu|Reg[13][3]~q ;
wire \cpu|Reg[12][3]~q ;
wire \cpu|Reg[15][3]~q ;
wire \cpu|Reg[14][3]~q ;
wire \cpu|Selector26~8_combout ;
wire \cpu|Reg[7][3]~feeder_combout ;
wire \cpu|Reg[7][3]~q ;
wire \cpu|Reg[4][3]~feeder_combout ;
wire \cpu|Reg[4][3]~q ;
wire \cpu|Reg[5][3]~feeder_combout ;
wire \cpu|Reg[5][3]~q ;
wire \cpu|Selector26~6_combout ;
wire \cpu|Selector26~9_combout ;
wire \cpu|Selector26~11_combout ;
wire \cpu|Add3~6 ;
wire \cpu|Add3~10 ;
wire \cpu|Add3~13_sumout ;
wire \cpu|Reg[3][4]~feeder_combout ;
wire \cpu|Reg[26][4]~feeder_combout ;
wire \cpu|Reg[26][4]~DUPLICATE_q ;
wire \cpu|Reg[30][4]~feeder_combout ;
wire \cpu|Reg[30][4]~q ;
wire \cpu|Reg[18][4]~q ;
wire \cpu|Reg[22][4]~q ;
wire \cpu|Selector25~2_combout ;
wire \cpu|Reg[25][4]~feeder_combout ;
wire \cpu|Reg[25][4]~q ;
wire \cpu|Reg[17][4]~q ;
wire \cpu|Reg[21][4]~q ;
wire \cpu|Selector25~1_combout ;
wire \SW[4]~input_o ;
wire \cpu|Reg~70_combout ;
wire \cpu|Reg[28][4]~q ;
wire \cpu|Reg[16][4]~q ;
wire \cpu|Reg[20][4]~q ;
wire \cpu|Reg[24][4]~feeder_combout ;
wire \cpu|Reg[24][4]~q ;
wire \cpu|Selector25~0_combout ;
wire \cpu|Reg~11_combout ;
wire \cpu|Reg[31][4]~q ;
wire \cpu|Reg~9_combout ;
wire \cpu|Reg~7_combout ;
wire \cpu|Add2~10 ;
wire \cpu|Add2~14 ;
wire \cpu|Add2~17_sumout ;
wire \SW[5]~input_o ;
wire \cpu|sync_din|y[5]~feeder_combout ;
wire \cpu|Pmem|WideOr14~1_combout ;
wire \cpu|Pmem|WideOr14~0_combout ;
wire \cpu|Pmem|WideOr14~2_combout ;
wire \cpu|Reg[9][5]~q ;
wire \cpu|Reg[8][5]~q ;
wire \cpu|Reg[11][5]~q ;
wire \cpu|Reg[10][5]~q ;
wire \cpu|Selector24~7_combout ;
wire \cpu|Reg[0][5]~feeder_combout ;
wire \cpu|Reg[0][5]~q ;
wire \cpu|Reg[2][5]~feeder_combout ;
wire \cpu|Reg[2][5]~q ;
wire \cpu|Reg[1][5]~feeder_combout ;
wire \cpu|Reg[1][5]~q ;
wire \cpu|Reg[3][5]~feeder_combout ;
wire \cpu|Reg[3][5]~q ;
wire \cpu|Selector24~5_combout ;
wire \cpu|Reg[7][5]~feeder_combout ;
wire \cpu|Reg[7][5]~q ;
wire \cpu|Reg[6][5]~feeder_combout ;
wire \cpu|Reg[6][5]~q ;
wire \cpu|Reg[4][5]~feeder_combout ;
wire \cpu|Reg[4][5]~q ;
wire \cpu|Selector24~6_combout ;
wire \cpu|Reg[13][5]~q ;
wire \cpu|Reg[12][5]~q ;
wire \cpu|Reg[15][5]~q ;
wire \cpu|Reg[14][5]~q ;
wire \cpu|Selector24~8_combout ;
wire \cpu|Selector24~9_combout ;
wire \cpu|Reg[29][5]~feeder_combout ;
wire \cpu|Reg[29][5]~DUPLICATE_q ;
wire \cpu|Reg[25][5]~feeder_combout ;
wire \cpu|Reg[25][5]~q ;
wire \cpu|Reg[17][5]~q ;
wire \cpu|Reg[21][5]~q ;
wire \cpu|Selector24~1_combout ;
wire \cpu|Reg[18][5]~q ;
wire \cpu|Reg[30][5]~feeder_combout ;
wire \cpu|Reg[30][5]~q ;
wire \cpu|Reg[26][5]~feeder_combout ;
wire \cpu|Reg[26][5]~q ;
wire \cpu|Reg[22][5]~q ;
wire \cpu|Selector24~2_combout ;
wire \cpu|Reg[24][5]~feeder_combout ;
wire \cpu|Reg[24][5]~q ;
wire \cpu|Reg[16][5]~q ;
wire \cpu|Reg[20][5]~q ;
wire \cpu|Selector24~0_combout ;
wire \cpu|Reg~14_combout ;
wire \cpu|Reg[1][7]~feeder_combout ;
wire \cpu|Reg[6][7]~feeder_combout ;
wire \cpu|Reg[6][7]~q ;
wire \cpu|Reg[7][7]~feeder_combout ;
wire \cpu|Reg[7][7]~q ;
wire \cpu|Reg[4][7]~feeder_combout ;
wire \cpu|Reg[4][7]~q ;
wire \cpu|Reg[5][7]~feeder_combout ;
wire \cpu|Reg[5][7]~q ;
wire \cpu|Selector22~6_combout ;
wire \cpu|Reg[12][7]~q ;
wire \cpu|Reg[14][7]~q ;
wire \cpu|Reg[15][7]~q ;
wire \cpu|Reg[13][7]~q ;
wire \cpu|Selector22~8_combout ;
wire \cpu|Reg[9][7]~q ;
wire \cpu|Reg[8][7]~q ;
wire \cpu|Reg[11][7]~q ;
wire \cpu|Reg[10][7]~feeder_combout ;
wire \cpu|Reg[10][7]~q ;
wire \cpu|Selector22~7_combout ;
wire \cpu|Reg[3][7]~feeder_combout ;
wire \cpu|Reg[3][7]~q ;
wire \cpu|Reg[0][7]~feeder_combout ;
wire \cpu|Reg[0][7]~q ;
wire \cpu|Reg[2][7]~feeder_combout ;
wire \cpu|Reg[2][7]~DUPLICATE_q ;
wire \cpu|Selector22~5_combout ;
wire \cpu|Selector22~9_combout ;
wire \cpu|Selector22~11_combout ;
wire \cpu|Reg[27][7]~feeder_combout ;
wire \cpu|Reg[27][7]~q ;
wire \cpu|Reg~77_combout ;
wire \cpu|Reg~78_combout ;
wire \cpu|Reg~79_combout ;
wire \cpu|Reg[31][7]~q ;
wire \cpu|Mux32~0_combout ;
wire \SW[7]~input_o ;
wire \cpu|Reg~76_combout ;
wire \cpu|Reg[28][7]~q ;
wire \cpu|Reg[24][7]~feeder_combout ;
wire \cpu|Reg[24][7]~DUPLICATE_q ;
wire \cpu|Mux32~3_combout ;
wire \cpu|Reg[2][7]~q ;
wire \cpu|Reg[26][7]~feeder_combout ;
wire \cpu|Reg[26][7]~q ;
wire \cpu|Reg[30][7]~feeder_combout ;
wire \cpu|Reg[30][7]~q ;
wire \cpu|Mux32~1_combout ;
wire \cpu|Reg[29][7]~feeder_combout ;
wire \cpu|Reg[29][7]~q ;
wire \cpu|Mux32~2_combout ;
wire \cpu|Mux32~4_combout ;
wire \cpu|Pmem|WideOr13~1_combout ;
wire \cpu|Pmem|WideOr13~0_combout ;
wire \cpu|Pmem|WideOr13~2_combout ;
wire \cpu|Reg[2][6]~feeder_combout ;
wire \cpu|Reg[29][6]~feeder_combout ;
wire \cpu|Reg[29][6]~q ;
wire \SW[6]~input_o ;
wire \cpu|sync_din|buff[6]~feeder_combout ;
wire \cpu|sync_din|y[6]~feeder_combout ;
wire \cpu|Reg~72_combout ;
wire \cpu|Reg[28][6]~DUPLICATE_q ;
wire \cpu|Reg[30][6]~feeder_combout ;
wire \cpu|Reg[30][6]~q ;
wire \cpu|Reg~73_combout ;
wire \cpu|Reg~74_combout ;
wire \cpu|Reg~75_combout ;
wire \cpu|Reg[31][6]~q ;
wire \cpu|Mux33~0_combout ;
wire \cpu|Reg[5][6]~feeder_combout ;
wire \cpu|Reg[5][6]~DUPLICATE_q ;
wire \cpu|Reg[6][6]~feeder_combout ;
wire \cpu|Reg[6][6]~q ;
wire \cpu|Reg[7][6]~feeder_combout ;
wire \cpu|Reg[7][6]~q ;
wire \cpu|Reg[4][6]~feeder_combout ;
wire \cpu|Reg[4][6]~q ;
wire \cpu|Mux33~2_combout ;
wire \cpu|Reg[3][6]~feeder_combout ;
wire \cpu|Reg[3][6]~q ;
wire \cpu|Reg[0][6]~feeder_combout ;
wire \cpu|Reg[0][6]~q ;
wire \cpu|Mux33~3_combout ;
wire \cpu|Reg[27][6]~feeder_combout ;
wire \cpu|Reg[27][6]~q ;
wire \cpu|Reg[25][6]~feeder_combout ;
wire \cpu|Reg[25][6]~q ;
wire \cpu|Reg[24][6]~feeder_combout ;
wire \cpu|Reg[24][6]~q ;
wire \cpu|Reg[26][6]~feeder_combout ;
wire \cpu|Reg[26][6]~q ;
wire \cpu|Mux33~1_combout ;
wire \cpu|Mux33~4_combout ;
wire \cpu|Selector24~11_combout ;
wire \cpu|Add3~14 ;
wire \cpu|Add3~18 ;
wire \cpu|Add3~22 ;
wire \cpu|Add3~33_sumout ;
wire \cpu|Selector26~10_combout ;
wire \cpu|Reg[28][6]~q ;
wire \cpu|Reg[16][6]~feeder_combout ;
wire \cpu|Reg[16][6]~q ;
wire \cpu|Reg[20][6]~q ;
wire \cpu|Selector23~0_combout ;
wire \cpu|Reg[29][6]~DUPLICATE_q ;
wire \cpu|Reg[17][6]~q ;
wire \cpu|Reg[21][6]~q ;
wire \cpu|Selector23~1_combout ;
wire \cpu|Reg[18][6]~q ;
wire \cpu|Reg[30][6]~DUPLICATE_q ;
wire \cpu|Reg[22][6]~q ;
wire \cpu|Reg[26][6]~DUPLICATE_q ;
wire \cpu|Selector23~2_combout ;
wire \cpu|Reg[23][6]~q ;
wire \cpu|Reg[19][6]~q ;
wire \cpu|Selector23~3_combout ;
wire \cpu|Selector23~4_combout ;
wire \cpu|Selector23~10_combout ;
wire \cpu|Mult1~14 ;
wire \cpu|Mux57~0_combout ;
wire \cpu|cnum~13_combout ;
wire \cpu|Add2~18 ;
wire \cpu|Add2~22 ;
wire \cpu|Add2~33_sumout ;
wire \cpu|Mult0~14 ;
wire \cpu|Mux73~0_combout ;
wire \cpu|cnum~14_combout ;
wire \cpu|Reg[2][6]~q ;
wire \cpu|Selector23~5_combout ;
wire \cpu|Reg[10][6]~q ;
wire \cpu|Reg[8][6]~q ;
wire \cpu|Reg[11][6]~q ;
wire \cpu|Reg[9][6]~q ;
wire \cpu|Selector23~7_combout ;
wire \cpu|Selector23~6_combout ;
wire \cpu|Reg[14][6]~q ;
wire \cpu|Reg[13][6]~q ;
wire \cpu|Reg[15][6]~q ;
wire \cpu|Reg[12][6]~q ;
wire \cpu|Selector23~8_combout ;
wire \cpu|Selector23~9_combout ;
wire \cpu|Selector23~11_combout ;
wire \cpu|Add3~34 ;
wire \cpu|Add3~25_sumout ;
wire \cpu|Mult1~15 ;
wire \cpu|Mux56~0_combout ;
wire \cpu|cnum~11_combout ;
wire \cpu|Add2~34 ;
wire \cpu|Add2~29_sumout ;
wire \cpu|Mult0~15 ;
wire \cpu|Mux72~0_combout ;
wire \cpu|cnum~12_combout ;
wire \cpu|Reg[1][7]~q ;
wire \cpu|Selector0~3_combout ;
wire \cpu|Selector0~2_combout ;
wire \cpu|Selector0~1_combout ;
wire \cpu|Selector0~4_combout ;
wire \cpu|Selector0~5_combout ;
wire \cpu|Selector0~6_combout ;
wire \cpu|Reg[27][7]~DUPLICATE_q ;
wire \cpu|Selector0~0_combout ;
wire \cpu|Selector0~7_combout ;
wire \cpu|Reg~12_combout ;
wire \cpu|Reg~13_combout ;
wire \cpu|Reg[31][5]~q ;
wire \cpu|Reg~15_combout ;
wire \cpu|Reg[31][5]~DUPLICATE_q ;
wire \cpu|Reg[19][5]~q ;
wire \cpu|Reg[23][5]~q ;
wire \cpu|Reg[27][5]~feeder_combout ;
wire \cpu|Reg[27][5]~q ;
wire \cpu|Selector24~3_combout ;
wire \cpu|Selector24~4_combout ;
wire \cpu|Selector24~10_combout ;
wire \cpu|cnum~8_combout ;
wire \cpu|Mult0~13 ;
wire \cpu|Add2~21_sumout ;
wire \cpu|Mux74~0_combout ;
wire \cpu|Add3~21_sumout ;
wire \cpu|Mult1~13 ;
wire \cpu|Mux58~0_combout ;
wire \cpu|cnum~9_combout ;
wire \cpu|Reg~71_combout ;
wire \cpu|Reg[28][5]~q ;
wire \cpu|Mux39~3_combout ;
wire \cpu|Reg[27][5]~DUPLICATE_q ;
wire \cpu|Mux39~0_combout ;
wire \cpu|Reg[29][5]~q ;
wire \cpu|Mux39~2_combout ;
wire \cpu|Mux39~1_combout ;
wire \cpu|Mux39~4_combout ;
wire \cpu|Mult0~12 ;
wire \cpu|Mux75~0_combout ;
wire \cpu|cnum~10_combout ;
wire \cpu|Selector25~12_combout ;
wire \cpu|Selector25~5_combout ;
wire \cpu|Reg[6][4]~feeder_combout ;
wire \cpu|Reg[6][4]~q ;
wire \cpu|Reg[5][4]~feeder_combout ;
wire \cpu|Reg[5][4]~q ;
wire \cpu|Reg[4][4]~feeder_combout ;
wire \cpu|Reg[4][4]~q ;
wire \cpu|Reg[7][4]~feeder_combout ;
wire \cpu|Reg[7][4]~q ;
wire \cpu|Selector25~7_combout ;
wire \cpu|Reg[1][4]~feeder_combout ;
wire \cpu|Reg[1][4]~q ;
wire \cpu|Reg[0][4]~feeder_combout ;
wire \cpu|Reg[0][4]~q ;
wire \cpu|Reg[2][4]~feeder_combout ;
wire \cpu|Reg[2][4]~q ;
wire \cpu|Selector25~6_combout ;
wire \cpu|Reg[12][4]~q ;
wire \cpu|Reg[13][4]~q ;
wire \cpu|Reg[15][4]~q ;
wire \cpu|Reg[14][4]~q ;
wire \cpu|Selector25~9_combout ;
wire \cpu|Reg[10][4]~q ;
wire \cpu|Reg[9][4]~q ;
wire \cpu|Reg[11][4]~q ;
wire \cpu|Reg[8][4]~q ;
wire \cpu|Selector25~8_combout ;
wire \cpu|Selector25~10_combout ;
wire \cpu|Selector25~11_combout ;
wire \cpu|Mux43~0_combout ;
wire \cpu|Add3~26 ;
wire \cpu|Add3~29_sumout ;
wire \cpu|Mult1~21 ;
wire \cpu|Mux50~0_combout ;
wire \cpu|Mult1~16 ;
wire \cpu|Mux55~0_combout ;
wire \cpu|Mult1~23 ;
wire \cpu|Mux48~0_combout ;
wire \cpu|Mult1~22 ;
wire \cpu|Mux49~0_combout ;
wire \cpu|Reg~82_combout ;
wire \cpu|Mux70~0_combout ;
wire \cpu|Mult0~19 ;
wire \cpu|Mux68~0_combout ;
wire \cpu|Mult0~22 ;
wire \cpu|Mux65~0_combout ;
wire \cpu|Mult0~20 ;
wire \cpu|Mux67~0_combout ;
wire \cpu|Mult0~21 ;
wire \cpu|Mux66~0_combout ;
wire \cpu|Mult0~23 ;
wire \cpu|Mux64~0_combout ;
wire \cpu|LessThan0~0_combout ;
wire \cpu|Mult0~18 ;
wire \cpu|Mux69~0_combout ;
wire \cpu|Reg~81_combout ;
wire \cpu|Mult1~19 ;
wire \cpu|Mux52~0_combout ;
wire \cpu|Mult1~18 ;
wire \cpu|Mux53~1_combout ;
wire \cpu|Mult1~17 ;
wire \cpu|Mux54~0_combout ;
wire \cpu|Mult1~20 ;
wire \cpu|Mux51~0_combout ;
wire \cpu|Reg~80_combout ;
wire \cpu|LessThan0~1_combout ;
wire \cpu|Mult0~17 ;
wire \cpu|Mux70~1_combout ;
wire \cpu|Add2~30 ;
wire \cpu|Add2~25_sumout ;
wire \cpu|Mult0~16 ;
wire \cpu|Mux71~0_combout ;
wire \cpu|Reg~84_combout ;
wire \cpu|Reg~83_combout ;
wire \cpu|Reg~8_combout ;
wire \cpu|Reg~85_combout ;
wire \cpu|Reg~10_combout ;
wire \cpu|Reg[31][4]~DUPLICATE_q ;
wire \cpu|Reg[19][4]~q ;
wire \cpu|Reg[27][4]~feeder_combout ;
wire \cpu|Reg[27][4]~q ;
wire \cpu|Reg[23][4]~q ;
wire \cpu|Selector25~3_combout ;
wire \cpu|Selector25~4_combout ;
wire \cpu|Selector25~13_combout ;
wire \cpu|Add3~17_sumout ;
wire \cpu|Mult1~12 ;
wire \cpu|Mux59~0_combout ;
wire \cpu|cnum~7_combout ;
wire \cpu|Reg[3][4]~q ;
wire \cpu|Mux34~3_combout ;
wire \cpu|Mux34~0_combout ;
wire \cpu|Mux34~2_combout ;
wire \cpu|Reg[26][4]~q ;
wire \cpu|Reg[24][4]~DUPLICATE_q ;
wire \cpu|Mux34~1_combout ;
wire \cpu|Mux34~4_combout ;
wire \cpu|Mult1~11 ;
wire \cpu|Mux60~0_combout ;
wire \cpu|cnum~5_combout ;
wire \cpu|Add2~13_sumout ;
wire \cpu|Mult0~11 ;
wire \cpu|Mux76~0_combout ;
wire \cpu|cnum~6_combout ;
wire \cpu|Reg[6][3]~q ;
wire \cpu|Mux35~1_combout ;
wire \cpu|Reg[1][3]~q ;
wire \cpu|Mux35~2_combout ;
wire \cpu|Mux35~3_combout ;
wire \cpu|Reg[7][3]~DUPLICATE_q ;
wire \cpu|Mux35~0_combout ;
wire \cpu|Mux35~4_combout ;
wire \cpu|Mult0~10 ;
wire \cpu|Mux77~0_combout ;
wire \cpu|Mult1~10 ;
wire \cpu|Add3~9_sumout ;
wire \cpu|Mux61~0_combout ;
wire \cpu|cnum~4_combout ;
wire \cpu|Reg[27][2]~q ;
wire \cpu|Mux36~1_combout ;
wire \cpu|Mux36~0_combout ;
wire \cpu|Mux36~3_combout ;
wire \cpu|Mux36~2_combout ;
wire \cpu|Mux36~4_combout ;
wire \cpu|Mult0~8_resulta ;
wire \cpu|Mux79~0_combout ;
wire \cpu|Mult1~8_resulta ;
wire \cpu|Mux63~0_combout ;
wire \cpu|cnum~0_combout ;
wire \cpu|Reg[5][0]~q ;
wire \cpu|Selector29~6_combout ;
wire \cpu|Reg[8][0]~q ;
wire \cpu|Reg[9][0]~feeder_combout ;
wire \cpu|Reg[9][0]~q ;
wire \cpu|Reg[11][0]~q ;
wire \cpu|Reg[10][0]~q ;
wire \cpu|Selector29~7_combout ;
wire \cpu|Selector29~5_combout ;
wire \cpu|Selector29~9_combout ;
wire \cpu|Selector29~11_combout ;
wire \cpu|Add3~2 ;
wire \cpu|Add3~5_sumout ;
wire \cpu|Mult1~9 ;
wire \cpu|Mux62~0_combout ;
wire \cpu|Add2~5_sumout ;
wire \cpu|Mult0~9 ;
wire \cpu|Mux78~1_combout ;
wire \cpu|cnum~2_combout ;
wire \cpu|Reg[5][1]~q ;
wire \cpu|Selector6~2_combout ;
wire \cpu|Selector6~1_combout ;
wire \cpu|Selector6~3_combout ;
wire \cpu|Selector6~4_combout ;
wire \cpu|Selector6~0_combout ;
wire \cpu|Selector6~5_combout ;
wire \cpu|Selector14~0_combout ;
wire \cpu|Reg[26][2]~feeder_combout ;
wire \cpu|Reg[26][2]~q ;
wire \cpu|Selector5~2_combout ;
wire \cpu|Selector5~3_combout ;
wire \cpu|Selector5~4_combout ;
wire \cpu|Selector5~1_combout ;
wire \cpu|Selector5~0_combout ;
wire \cpu|Selector5~5_combout ;
wire \cpu|Selector13~0_combout ;
wire \cpu|Reg[30][3]~feeder_combout ;
wire \cpu|Reg[30][3]~q ;
wire \cpu|Selector4~4_combout ;
wire \cpu|Selector4~1_combout ;
wire \cpu|Selector4~0_combout ;
wire \cpu|Selector4~2_combout ;
wire \cpu|Selector4~3_combout ;
wire \cpu|Selector4~5_combout ;
wire \cpu|Selector12~0_combout ;
wire \cpu|Reg[29][4]~feeder_combout ;
wire \cpu|Reg[29][4]~q ;
wire \cpu|Selector3~5_combout ;
wire \cpu|Selector3~1_combout ;
wire \cpu|Selector3~2_combout ;
wire \cpu|Selector3~3_combout ;
wire \cpu|Selector3~4_combout ;
wire \cpu|Selector3~6_combout ;
wire \cpu|Selector11~0_combout ;
wire \cpu|Reg[5][5]~feeder_combout ;
wire \cpu|Reg[5][5]~q ;
wire \cpu|Mux2~1_combout ;
wire \cpu|Mux2~0_combout ;
wire \cpu|Mux2~2_combout ;
wire \cpu|Mux2~3_combout ;
wire \cpu|Mux2~4_combout ;
wire \cpu|Selector10~0_combout ;
wire \cpu|Reg[1][6]~feeder_combout ;
wire \cpu|Reg[1][6]~q ;
wire \cpu|Reg[5][6]~q ;
wire \cpu|Mux1~1_combout ;
wire \cpu|Mux1~0_combout ;
wire \cpu|Mux1~2_combout ;
wire \cpu|Mux1~3_combout ;
wire \cpu|Mux1~4_combout ;
wire \cpu|Selector9~0_combout ;
wire \cpu|Reg[25][7]~feeder_combout ;
wire \cpu|Reg[25][7]~q ;
wire \cpu|Reg[17][7]~q ;
wire \cpu|Reg[21][7]~q ;
wire \cpu|Selector22~1_combout ;
wire \cpu|Reg[18][7]~feeder_combout ;
wire \cpu|Reg[18][7]~q ;
wire \cpu|Reg[22][7]~q ;
wire \cpu|Selector22~2_combout ;
wire \cpu|Reg[19][7]~feeder_combout ;
wire \cpu|Reg[19][7]~q ;
wire \cpu|Reg[23][7]~q ;
wire \cpu|Selector22~3_combout ;
wire \cpu|Reg[16][7]~q ;
wire \cpu|Reg[24][7]~q ;
wire \cpu|Reg[20][7]~q ;
wire \cpu|Selector22~0_combout ;
wire \cpu|Selector22~4_combout ;
wire \cpu|Selector22~10_combout ;
wire \cpu|LessThan6~0_combout ;
wire \cpu|LessThan6~1_combout ;
wire \cpu|LessThan6~2_combout ;
wire \cpu|LessThan4~0_combout ;
wire \cpu|LessThan4~1_combout ;
wire \cpu|LessThan4~2_combout ;
wire \cpu|Mux80~0_combout ;
wire \cpu|Mux81~4_combout ;
wire \cpu|Mux81~0_combout ;
wire \cpu|IP[6]~3_combout ;
wire \cpu|Mux80~3_combout ;
wire \cpu|Mux80~2_combout ;
wire \cpu|Mux80~1_combout ;
wire \cpu|Mux80~4_combout ;
wire \cpu|IP[6]~4_combout ;
wire \cpu|Add1~21_sumout ;
wire \cpu|Pmem|WideOr22~0_combout ;
wire \cpu|IP~11_combout ;
wire \cpu|IP~12_combout ;
wire \cpu|IP[4]~DUPLICATE_q ;
wire \cpu|Pmem|WideOr23~0_combout ;
wire \cpu|Pmem|WideOr23~1_combout ;
wire \cpu|Pmem|WideOr23~2_combout ;
wire \cpu|Add1~25_sumout ;
wire \cpu|IP~13_combout ;
wire \cpu|Add1~30 ;
wire \cpu|Add1~5_sumout ;
wire \cpu|Pmem|WideOr20~0_combout ;
wire \cpu|IP~5_combout ;
wire \cpu|IP[6]~DUPLICATE_q ;
wire \cpu|Add1~6 ;
wire \cpu|Add1~1_sumout ;
wire \cpu|IP~1_combout ;
wire \cpu|IP~0_combout ;
wire \cpu|IP~2_combout ;
wire \cpu|Selector3~0_combout ;
wire \cpu|Selector7~2_combout ;
wire \cpu|Selector7~3_combout ;
wire \cpu|Selector7~1_combout ;
wire \cpu|Selector7~4_combout ;
wire \cpu|Selector7~0_combout ;
wire \cpu|Selector7~5_combout ;
wire \cpu|Selector16~0_combout ;
wire \cpu|Reg[29][0]~feeder_combout ;
wire \cpu|Reg[29][0]~DUPLICATE_q ;
wire \cpu|Reg[29][1]~q ;
wire \cpu|Reg[30][1]~DUPLICATE_q ;
wire \dnum|Add0~18 ;
wire \dnum|Add0~22 ;
wire \dnum|Add0~26 ;
wire \dnum|Add0~30 ;
wire \dnum|Add0~2 ;
wire \dnum|Add0~6 ;
wire \dnum|Add0~9_sumout ;
wire \dnum|Add0~17_sumout ;
wire \dnum|Add0~21_sumout ;
wire \dnum|Add0~25_sumout ;
wire \dnum|Add0~29_sumout ;
wire \dnum|dd0|n~0_combout ;
wire \dnum|Add0~10 ;
wire \dnum|Add0~13_sumout ;
wire \dnum|Add0~5_sumout ;
wire \dnum|Add0~1_sumout ;
wire \dnum|dd0|n~1_combout ;
wire \dnum|dd0|converter|segs[0]~0_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \dnum|ux[4]~3_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|ux[3]~2_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|ux[2]~1_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|ux[1]~0_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd0|converter|WideOr6~0_combout ;
wire \dnum|dd0|converter|WideOr5~0_combout ;
wire \dnum|dd0|converter|WideOr4~0_combout ;
wire \dnum|dd0|converter|WideOr3~0_combout ;
wire \dnum|dd0|converter|WideOr2~0_combout ;
wire \dnum|dd0|converter|WideOr1~0_combout ;
wire \dnum|dd0|converter|segs[6]~1_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd1|n~0_combout ;
wire \dnum|dd0|eno~0_combout ;
wire \dnum|dd1|converter|WideOr6~0_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd1|converter|WideOr6~1_combout ;
wire \dnum|dd1|converter|WideOr5~0_combout ;
wire \dnum|dd1|converter|WideOr4~0_combout ;
wire \dnum|dd1|converter|WideOr3~0_combout ;
wire \dnum|dd1|converter|WideOr2~0_combout ;
wire \dnum|dd1|converter|WideOr1~0_combout ;
wire \dnum|dd1|converter|WideOr0~0_combout ;
wire \dnum|dd1|converter|segs[6]~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd2|Equal2~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd2|converter|WideOr6~0_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd2|converter|WideOr6~1_combout ;
wire \dnum|dd2|converter|WideOr5~0_combout ;
wire \dnum|dd2|converter|WideOr4~0_combout ;
wire \dnum|dd2|converter|WideOr3~0_combout ;
wire \dnum|dd2|converter|WideOr2~0_combout ;
wire \dnum|dd2|converter|WideOr1~0_combout ;
wire \dnum|dd2|converter|WideOr0~0_combout ;
wire \dnum|dd2|converter|segs[6]~0_combout ;
wire \dnum|dd2|eno~0_combout ;
wire \cpu|IP_OUT[1]~feeder_combout ;
wire \dh|disp0|WideOr6~0_combout ;
wire \dh|disp0|WideOr5~0_combout ;
wire \dh|disp0|WideOr4~0_combout ;
wire \dh|disp0|WideOr3~0_combout ;
wire \dh|disp0|WideOr2~0_combout ;
wire \dh|disp0|WideOr1~0_combout ;
wire \dh|disp0|WideOr0~0_combout ;
wire \dh|disp1|WideOr6~0_combout ;
wire \dh|disp1|WideOr5~0_combout ;
wire \dh|disp1|WideOr4~0_combout ;
wire \dh|disp1|WideOr3~0_combout ;
wire \dh|disp1|WideOr2~0_combout ;
wire \dh|disp1|WideOr1~0_combout ;
wire \dh|disp1|WideOr0~0_combout ;
wire [23:0] \cpu|cnt ;
wire [7:0] \cpu|IP ;
wire [7:0] \cpu|IP_OUT ;
wire [20:0] \db|cnt ;
wire [15:0] \cpu|s_word ;
wire [0:0] \db|sync|buff ;
wire [0:0] \cpu|tbo|y ;
wire [0:0] \cpu|tbo|buff ;
wire [3:0] \cpu|Debug ;
wire [15:0] \cpu|word ;
wire [3:0] \cpu|sync_btns|y ;
wire [7:0] \cpu|sync_din|y ;
wire [0:0] \db|sync|y ;
wire [3:0] \cpu|sync_btns|buff ;
wire [7:0] \cpu|sync_din|buff ;

wire [63:0] \cpu|Mult1~8_RESULTA_bus ;
wire [63:0] \cpu|Mult0~8_RESULTA_bus ;

assign \cpu|Mult1~8_resulta  = \cpu|Mult1~8_RESULTA_bus [0];
assign \cpu|Mult1~9  = \cpu|Mult1~8_RESULTA_bus [1];
assign \cpu|Mult1~10  = \cpu|Mult1~8_RESULTA_bus [2];
assign \cpu|Mult1~11  = \cpu|Mult1~8_RESULTA_bus [3];
assign \cpu|Mult1~12  = \cpu|Mult1~8_RESULTA_bus [4];
assign \cpu|Mult1~13  = \cpu|Mult1~8_RESULTA_bus [5];
assign \cpu|Mult1~14  = \cpu|Mult1~8_RESULTA_bus [6];
assign \cpu|Mult1~15  = \cpu|Mult1~8_RESULTA_bus [7];
assign \cpu|Mult1~16  = \cpu|Mult1~8_RESULTA_bus [8];
assign \cpu|Mult1~17  = \cpu|Mult1~8_RESULTA_bus [9];
assign \cpu|Mult1~18  = \cpu|Mult1~8_RESULTA_bus [10];
assign \cpu|Mult1~19  = \cpu|Mult1~8_RESULTA_bus [11];
assign \cpu|Mult1~20  = \cpu|Mult1~8_RESULTA_bus [12];
assign \cpu|Mult1~21  = \cpu|Mult1~8_RESULTA_bus [13];
assign \cpu|Mult1~22  = \cpu|Mult1~8_RESULTA_bus [14];
assign \cpu|Mult1~23  = \cpu|Mult1~8_RESULTA_bus [15];
assign \cpu|Mult1~24  = \cpu|Mult1~8_RESULTA_bus [16];
assign \cpu|Mult1~25  = \cpu|Mult1~8_RESULTA_bus [17];
assign \cpu|Mult1~26  = \cpu|Mult1~8_RESULTA_bus [18];
assign \cpu|Mult1~27  = \cpu|Mult1~8_RESULTA_bus [19];
assign \cpu|Mult1~28  = \cpu|Mult1~8_RESULTA_bus [20];
assign \cpu|Mult1~29  = \cpu|Mult1~8_RESULTA_bus [21];
assign \cpu|Mult1~30  = \cpu|Mult1~8_RESULTA_bus [22];
assign \cpu|Mult1~31  = \cpu|Mult1~8_RESULTA_bus [23];
assign \cpu|Mult1~32  = \cpu|Mult1~8_RESULTA_bus [24];
assign \cpu|Mult1~33  = \cpu|Mult1~8_RESULTA_bus [25];
assign \cpu|Mult1~34  = \cpu|Mult1~8_RESULTA_bus [26];
assign \cpu|Mult1~35  = \cpu|Mult1~8_RESULTA_bus [27];
assign \cpu|Mult1~36  = \cpu|Mult1~8_RESULTA_bus [28];
assign \cpu|Mult1~37  = \cpu|Mult1~8_RESULTA_bus [29];
assign \cpu|Mult1~38  = \cpu|Mult1~8_RESULTA_bus [30];
assign \cpu|Mult1~39  = \cpu|Mult1~8_RESULTA_bus [31];
assign \cpu|Mult1~40  = \cpu|Mult1~8_RESULTA_bus [32];
assign \cpu|Mult1~41  = \cpu|Mult1~8_RESULTA_bus [33];
assign \cpu|Mult1~42  = \cpu|Mult1~8_RESULTA_bus [34];
assign \cpu|Mult1~43  = \cpu|Mult1~8_RESULTA_bus [35];
assign \cpu|Mult1~44  = \cpu|Mult1~8_RESULTA_bus [36];
assign \cpu|Mult1~45  = \cpu|Mult1~8_RESULTA_bus [37];
assign \cpu|Mult1~46  = \cpu|Mult1~8_RESULTA_bus [38];
assign \cpu|Mult1~47  = \cpu|Mult1~8_RESULTA_bus [39];
assign \cpu|Mult1~48  = \cpu|Mult1~8_RESULTA_bus [40];
assign \cpu|Mult1~49  = \cpu|Mult1~8_RESULTA_bus [41];
assign \cpu|Mult1~50  = \cpu|Mult1~8_RESULTA_bus [42];
assign \cpu|Mult1~51  = \cpu|Mult1~8_RESULTA_bus [43];
assign \cpu|Mult1~52  = \cpu|Mult1~8_RESULTA_bus [44];
assign \cpu|Mult1~53  = \cpu|Mult1~8_RESULTA_bus [45];
assign \cpu|Mult1~54  = \cpu|Mult1~8_RESULTA_bus [46];
assign \cpu|Mult1~55  = \cpu|Mult1~8_RESULTA_bus [47];
assign \cpu|Mult1~56  = \cpu|Mult1~8_RESULTA_bus [48];
assign \cpu|Mult1~57  = \cpu|Mult1~8_RESULTA_bus [49];
assign \cpu|Mult1~58  = \cpu|Mult1~8_RESULTA_bus [50];
assign \cpu|Mult1~59  = \cpu|Mult1~8_RESULTA_bus [51];
assign \cpu|Mult1~60  = \cpu|Mult1~8_RESULTA_bus [52];
assign \cpu|Mult1~61  = \cpu|Mult1~8_RESULTA_bus [53];
assign \cpu|Mult1~62  = \cpu|Mult1~8_RESULTA_bus [54];
assign \cpu|Mult1~63  = \cpu|Mult1~8_RESULTA_bus [55];
assign \cpu|Mult1~64  = \cpu|Mult1~8_RESULTA_bus [56];
assign \cpu|Mult1~65  = \cpu|Mult1~8_RESULTA_bus [57];
assign \cpu|Mult1~66  = \cpu|Mult1~8_RESULTA_bus [58];
assign \cpu|Mult1~67  = \cpu|Mult1~8_RESULTA_bus [59];
assign \cpu|Mult1~68  = \cpu|Mult1~8_RESULTA_bus [60];
assign \cpu|Mult1~69  = \cpu|Mult1~8_RESULTA_bus [61];
assign \cpu|Mult1~70  = \cpu|Mult1~8_RESULTA_bus [62];
assign \cpu|Mult1~71  = \cpu|Mult1~8_RESULTA_bus [63];

assign \cpu|Mult0~8_resulta  = \cpu|Mult0~8_RESULTA_bus [0];
assign \cpu|Mult0~9  = \cpu|Mult0~8_RESULTA_bus [1];
assign \cpu|Mult0~10  = \cpu|Mult0~8_RESULTA_bus [2];
assign \cpu|Mult0~11  = \cpu|Mult0~8_RESULTA_bus [3];
assign \cpu|Mult0~12  = \cpu|Mult0~8_RESULTA_bus [4];
assign \cpu|Mult0~13  = \cpu|Mult0~8_RESULTA_bus [5];
assign \cpu|Mult0~14  = \cpu|Mult0~8_RESULTA_bus [6];
assign \cpu|Mult0~15  = \cpu|Mult0~8_RESULTA_bus [7];
assign \cpu|Mult0~16  = \cpu|Mult0~8_RESULTA_bus [8];
assign \cpu|Mult0~17  = \cpu|Mult0~8_RESULTA_bus [9];
assign \cpu|Mult0~18  = \cpu|Mult0~8_RESULTA_bus [10];
assign \cpu|Mult0~19  = \cpu|Mult0~8_RESULTA_bus [11];
assign \cpu|Mult0~20  = \cpu|Mult0~8_RESULTA_bus [12];
assign \cpu|Mult0~21  = \cpu|Mult0~8_RESULTA_bus [13];
assign \cpu|Mult0~22  = \cpu|Mult0~8_RESULTA_bus [14];
assign \cpu|Mult0~23  = \cpu|Mult0~8_RESULTA_bus [15];
assign \cpu|Mult0~24  = \cpu|Mult0~8_RESULTA_bus [16];
assign \cpu|Mult0~25  = \cpu|Mult0~8_RESULTA_bus [17];
assign \cpu|Mult0~26  = \cpu|Mult0~8_RESULTA_bus [18];
assign \cpu|Mult0~27  = \cpu|Mult0~8_RESULTA_bus [19];
assign \cpu|Mult0~28  = \cpu|Mult0~8_RESULTA_bus [20];
assign \cpu|Mult0~29  = \cpu|Mult0~8_RESULTA_bus [21];
assign \cpu|Mult0~30  = \cpu|Mult0~8_RESULTA_bus [22];
assign \cpu|Mult0~31  = \cpu|Mult0~8_RESULTA_bus [23];
assign \cpu|Mult0~32  = \cpu|Mult0~8_RESULTA_bus [24];
assign \cpu|Mult0~33  = \cpu|Mult0~8_RESULTA_bus [25];
assign \cpu|Mult0~34  = \cpu|Mult0~8_RESULTA_bus [26];
assign \cpu|Mult0~35  = \cpu|Mult0~8_RESULTA_bus [27];
assign \cpu|Mult0~36  = \cpu|Mult0~8_RESULTA_bus [28];
assign \cpu|Mult0~37  = \cpu|Mult0~8_RESULTA_bus [29];
assign \cpu|Mult0~38  = \cpu|Mult0~8_RESULTA_bus [30];
assign \cpu|Mult0~39  = \cpu|Mult0~8_RESULTA_bus [31];
assign \cpu|Mult0~40  = \cpu|Mult0~8_RESULTA_bus [32];
assign \cpu|Mult0~41  = \cpu|Mult0~8_RESULTA_bus [33];
assign \cpu|Mult0~42  = \cpu|Mult0~8_RESULTA_bus [34];
assign \cpu|Mult0~43  = \cpu|Mult0~8_RESULTA_bus [35];
assign \cpu|Mult0~44  = \cpu|Mult0~8_RESULTA_bus [36];
assign \cpu|Mult0~45  = \cpu|Mult0~8_RESULTA_bus [37];
assign \cpu|Mult0~46  = \cpu|Mult0~8_RESULTA_bus [38];
assign \cpu|Mult0~47  = \cpu|Mult0~8_RESULTA_bus [39];
assign \cpu|Mult0~48  = \cpu|Mult0~8_RESULTA_bus [40];
assign \cpu|Mult0~49  = \cpu|Mult0~8_RESULTA_bus [41];
assign \cpu|Mult0~50  = \cpu|Mult0~8_RESULTA_bus [42];
assign \cpu|Mult0~51  = \cpu|Mult0~8_RESULTA_bus [43];
assign \cpu|Mult0~52  = \cpu|Mult0~8_RESULTA_bus [44];
assign \cpu|Mult0~53  = \cpu|Mult0~8_RESULTA_bus [45];
assign \cpu|Mult0~54  = \cpu|Mult0~8_RESULTA_bus [46];
assign \cpu|Mult0~55  = \cpu|Mult0~8_RESULTA_bus [47];
assign \cpu|Mult0~56  = \cpu|Mult0~8_RESULTA_bus [48];
assign \cpu|Mult0~57  = \cpu|Mult0~8_RESULTA_bus [49];
assign \cpu|Mult0~58  = \cpu|Mult0~8_RESULTA_bus [50];
assign \cpu|Mult0~59  = \cpu|Mult0~8_RESULTA_bus [51];
assign \cpu|Mult0~60  = \cpu|Mult0~8_RESULTA_bus [52];
assign \cpu|Mult0~61  = \cpu|Mult0~8_RESULTA_bus [53];
assign \cpu|Mult0~62  = \cpu|Mult0~8_RESULTA_bus [54];
assign \cpu|Mult0~63  = \cpu|Mult0~8_RESULTA_bus [55];
assign \cpu|Mult0~64  = \cpu|Mult0~8_RESULTA_bus [56];
assign \cpu|Mult0~65  = \cpu|Mult0~8_RESULTA_bus [57];
assign \cpu|Mult0~66  = \cpu|Mult0~8_RESULTA_bus [58];
assign \cpu|Mult0~67  = \cpu|Mult0~8_RESULTA_bus [59];
assign \cpu|Mult0~68  = \cpu|Mult0~8_RESULTA_bus [60];
assign \cpu|Mult0~69  = \cpu|Mult0~8_RESULTA_bus [61];
assign \cpu|Mult0~70  = \cpu|Mult0~8_RESULTA_bus [62];
assign \cpu|Mult0~71  = \cpu|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \LEDR[0]~output (
	.i(\cpu|Reg[29][0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \LEDR[1]~output (
	.i(\cpu|Reg[29][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \LEDR[2]~output (
	.i(\cpu|Reg[29][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \LEDR[3]~output (
	.i(\cpu|Reg[29][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \LEDR[4]~output (
	.i(\cpu|Reg[29][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\cpu|Reg[29][5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \LEDR[6]~output (
	.i(\cpu|Debug [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \LEDR[7]~output (
	.i(\cpu|Reg[31][3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\cpu|Reg[31][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \LEDR[9]~output (
	.i(\cpu|Reg[31][5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX0[0]~output (
	.i(\dnum|dd0|converter|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX0[1]~output (
	.i(\dnum|dd0|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX0[2]~output (
	.i(\dnum|dd0|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX0[3]~output (
	.i(\dnum|dd0|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\dnum|dd0|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(\dnum|dd0|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\dnum|dd0|converter|segs[6]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(\dnum|dd1|converter|WideOr6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX1[1]~output (
	.i(\dnum|dd1|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX1[2]~output (
	.i(\dnum|dd1|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX1[3]~output (
	.i(\dnum|dd1|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX1[4]~output (
	.i(\dnum|dd1|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \HEX1[5]~output (
	.i(\dnum|dd1|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX1[6]~output (
	.i(\dnum|dd1|converter|segs[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX2[0]~output (
	.i(\dnum|dd2|converter|WideOr6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\dnum|dd2|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX2[2]~output (
	.i(\dnum|dd2|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX2[3]~output (
	.i(\dnum|dd2|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[4]~output (
	.i(\dnum|dd2|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX2[5]~output (
	.i(\dnum|dd2|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \HEX2[6]~output (
	.i(\dnum|dd2|converter|segs[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\dnum|dd2|eno~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\dh|disp0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX4[1]~output (
	.i(\dh|disp0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX4[2]~output (
	.i(\dh|disp0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX4[3]~output (
	.i(\dh|disp0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX4[4]~output (
	.i(\dh|disp0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[5]~output (
	.i(\dh|disp0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\dh|disp0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\dh|disp1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX5[1]~output (
	.i(\dh|disp1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\dh|disp1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX5[3]~output (
	.i(\dh|disp1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \HEX5[4]~output (
	.i(\dh|disp1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\dh|disp1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\dh|disp1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y6_N4
dffeas \cpu|tbo|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|buff[0] .is_wysiwyg = "true";
defparam \cpu|tbo|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N2
dffeas \cpu|tbo|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|tbo|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|y[0] .is_wysiwyg = "true";
defparam \cpu|tbo|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N30
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( !\cpu|cnt [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~2  = CARRY(( !\cpu|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N45
cyclonev_lcell_comb \cpu|cnt~0 (
// Equation(s):
// \cpu|cnt~0_combout  = ( \cpu|Add0~1_sumout  & ( \cpu|Equal0~4_combout  ) ) # ( !\cpu|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnt~0 .extended_lut = "off";
defparam \cpu|cnt~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \cpu|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N46
dffeas \cpu|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[0] .is_wysiwyg = "true";
defparam \cpu|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N33
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~10  = CARRY(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(!\cpu|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N35
dffeas \cpu|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[1] .is_wysiwyg = "true";
defparam \cpu|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N36
cyclonev_lcell_comb \cpu|Add0~41 (
// Equation(s):
// \cpu|Add0~41_sumout  = SUM(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~42  = CARRY(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~41_sumout ),
	.cout(\cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~41 .extended_lut = "off";
defparam \cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N38
dffeas \cpu|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[2] .is_wysiwyg = "true";
defparam \cpu|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N39
cyclonev_lcell_comb \cpu|Add0~45 (
// Equation(s):
// \cpu|Add0~45_sumout  = SUM(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~42  ))
// \cpu|Add0~46  = CARRY(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~45_sumout ),
	.cout(\cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~45 .extended_lut = "off";
defparam \cpu|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N41
dffeas \cpu|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[3] .is_wysiwyg = "true";
defparam \cpu|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N42
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~46  ))
// \cpu|Add0~6  = CARRY(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~46  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N43
dffeas \cpu|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[4] .is_wysiwyg = "true";
defparam \cpu|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N45
cyclonev_lcell_comb \cpu|Add0~57 (
// Equation(s):
// \cpu|Add0~57_sumout  = SUM(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~58  = CARRY(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~57_sumout ),
	.cout(\cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~57 .extended_lut = "off";
defparam \cpu|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N47
dffeas \cpu|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[5] .is_wysiwyg = "true";
defparam \cpu|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N48
cyclonev_lcell_comb \cpu|Add0~37 (
// Equation(s):
// \cpu|Add0~37_sumout  = SUM(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~58  ))
// \cpu|Add0~38  = CARRY(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~37_sumout ),
	.cout(\cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~37 .extended_lut = "off";
defparam \cpu|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N50
dffeas \cpu|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[6] .is_wysiwyg = "true";
defparam \cpu|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N51
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~38  ))
// \cpu|Add0~34  = CARRY(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~38  ))

	.dataa(!\cpu|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N53
dffeas \cpu|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[7] .is_wysiwyg = "true";
defparam \cpu|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N54
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~34  ))
// \cpu|Add0~30  = CARRY(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N56
dffeas \cpu|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[8] .is_wysiwyg = "true";
defparam \cpu|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N57
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~30  ))
// \cpu|Add0~26  = CARRY(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N59
dffeas \cpu|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[9] .is_wysiwyg = "true";
defparam \cpu|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N0
cyclonev_lcell_comb \cpu|Add0~65 (
// Equation(s):
// \cpu|Add0~65_sumout  = SUM(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~66  = CARRY(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~65_sumout ),
	.cout(\cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~65 .extended_lut = "off";
defparam \cpu|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N2
dffeas \cpu|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[10] .is_wysiwyg = "true";
defparam \cpu|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N3
cyclonev_lcell_comb \cpu|Add0~93 (
// Equation(s):
// \cpu|Add0~93_sumout  = SUM(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~66  ))
// \cpu|Add0~94  = CARRY(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~66  ))

	.dataa(!\cpu|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~93_sumout ),
	.cout(\cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~93 .extended_lut = "off";
defparam \cpu|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N5
dffeas \cpu|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[11] .is_wysiwyg = "true";
defparam \cpu|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N6
cyclonev_lcell_comb \cpu|Add0~89 (
// Equation(s):
// \cpu|Add0~89_sumout  = SUM(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~94  ))
// \cpu|Add0~90  = CARRY(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~94  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~89_sumout ),
	.cout(\cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~89 .extended_lut = "off";
defparam \cpu|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N8
dffeas \cpu|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[12] .is_wysiwyg = "true";
defparam \cpu|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N9
cyclonev_lcell_comb \cpu|Add0~85 (
// Equation(s):
// \cpu|Add0~85_sumout  = SUM(( \cpu|cnt [13] ) + ( GND ) + ( \cpu|Add0~90  ))
// \cpu|Add0~86  = CARRY(( \cpu|cnt [13] ) + ( GND ) + ( \cpu|Add0~90  ))

	.dataa(!\cpu|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~85_sumout ),
	.cout(\cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~85 .extended_lut = "off";
defparam \cpu|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N10
dffeas \cpu|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[13] .is_wysiwyg = "true";
defparam \cpu|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N12
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~86  ))
// \cpu|Add0~18  = CARRY(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~86  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N13
dffeas \cpu|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[14] .is_wysiwyg = "true";
defparam \cpu|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N15
cyclonev_lcell_comb \cpu|Add0~81 (
// Equation(s):
// \cpu|Add0~81_sumout  = SUM(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~82  = CARRY(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~81_sumout ),
	.cout(\cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~81 .extended_lut = "off";
defparam \cpu|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N17
dffeas \cpu|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[15] .is_wysiwyg = "true";
defparam \cpu|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N18
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~82  ))
// \cpu|Add0~14  = CARRY(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N20
dffeas \cpu|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[16] .is_wysiwyg = "true";
defparam \cpu|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N21
cyclonev_lcell_comb \cpu|Add0~49 (
// Equation(s):
// \cpu|Add0~49_sumout  = SUM(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~50  = CARRY(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(!\cpu|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~49_sumout ),
	.cout(\cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~49 .extended_lut = "off";
defparam \cpu|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N23
dffeas \cpu|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[17] .is_wysiwyg = "true";
defparam \cpu|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \cpu|Add0~77 (
// Equation(s):
// \cpu|Add0~77_sumout  = SUM(( \cpu|cnt[18]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~50  ))
// \cpu|Add0~78  = CARRY(( \cpu|cnt[18]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~77_sumout ),
	.cout(\cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~77 .extended_lut = "off";
defparam \cpu|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N26
dffeas \cpu|cnt[18]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[18]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N27
cyclonev_lcell_comb \cpu|Add0~73 (
// Equation(s):
// \cpu|Add0~73_sumout  = SUM(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~78  ))
// \cpu|Add0~74  = CARRY(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~78  ))

	.dataa(!\cpu|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~73_sumout ),
	.cout(\cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~73 .extended_lut = "off";
defparam \cpu|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N29
dffeas \cpu|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[19] .is_wysiwyg = "true";
defparam \cpu|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N30
cyclonev_lcell_comb \cpu|Add0~69 (
// Equation(s):
// \cpu|Add0~69_sumout  = SUM(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~74  ))
// \cpu|Add0~70  = CARRY(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~74  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~69_sumout ),
	.cout(\cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~69 .extended_lut = "off";
defparam \cpu|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N32
dffeas \cpu|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[20] .is_wysiwyg = "true";
defparam \cpu|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N33
cyclonev_lcell_comb \cpu|Add0~61 (
// Equation(s):
// \cpu|Add0~61_sumout  = SUM(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~70  ))
// \cpu|Add0~62  = CARRY(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~61_sumout ),
	.cout(\cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~61 .extended_lut = "off";
defparam \cpu|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N34
dffeas \cpu|cnt[21] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[21] .is_wysiwyg = "true";
defparam \cpu|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N25
dffeas \cpu|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[18] .is_wysiwyg = "true";
defparam \cpu|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N51
cyclonev_lcell_comb \cpu|Equal0~2 (
// Equation(s):
// \cpu|Equal0~2_combout  = ( \cpu|cnt [20] & ( (\cpu|cnt [19] & (\cpu|cnt [21] & (\cpu|cnt [18] & \cpu|cnt [10]))) ) )

	.dataa(!\cpu|cnt [19]),
	.datab(!\cpu|cnt [21]),
	.datac(!\cpu|cnt [18]),
	.datad(!\cpu|cnt [10]),
	.datae(gnd),
	.dataf(!\cpu|cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~2 .extended_lut = "off";
defparam \cpu|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N41
dffeas \cpu|cnt[23]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N36
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~62  ))
// \cpu|Add0~22  = CARRY(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N39
cyclonev_lcell_comb \cpu|Add0~53 (
// Equation(s):
// \cpu|Add0~53_sumout  = SUM(( \cpu|cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~53 .extended_lut = "off";
defparam \cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N40
dffeas \cpu|cnt[23] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23] .is_wysiwyg = "true";
defparam \cpu|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N54
cyclonev_lcell_comb \cpu|Equal0~3 (
// Equation(s):
// \cpu|Equal0~3_combout  = ( \cpu|cnt [12] & ( (\cpu|cnt [11] & (\cpu|cnt [15] & (\cpu|cnt [13] & \cpu|cnt [23]))) ) )

	.dataa(!\cpu|cnt [11]),
	.datab(!\cpu|cnt [15]),
	.datac(!\cpu|cnt [13]),
	.datad(!\cpu|cnt [23]),
	.datae(gnd),
	.dataf(!\cpu|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~3 .extended_lut = "off";
defparam \cpu|Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N12
cyclonev_lcell_comb \cpu|Equal0~1 (
// Equation(s):
// \cpu|Equal0~1_combout  = ( !\cpu|cnt [2] & ( !\cpu|cnt [6] & ( (!\cpu|cnt [7] & (!\cpu|cnt [9] & (!\cpu|cnt [8] & !\cpu|cnt [3]))) ) ) )

	.dataa(!\cpu|cnt [7]),
	.datab(!\cpu|cnt [9]),
	.datac(!\cpu|cnt [8]),
	.datad(!\cpu|cnt [3]),
	.datae(!\cpu|cnt [2]),
	.dataf(!\cpu|cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~1 .extended_lut = "off";
defparam \cpu|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N46
dffeas \cpu|cnt[5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N33
cyclonev_lcell_comb \cpu|Equal0~4 (
// Equation(s):
// \cpu|Equal0~4_combout  = ( \cpu|cnt [17] & ( \cpu|cnt[5]~DUPLICATE_q  & ( (\cpu|Equal0~2_combout  & (\cpu|Equal0~0_combout  & (\cpu|Equal0~3_combout  & \cpu|Equal0~1_combout ))) ) ) )

	.dataa(!\cpu|Equal0~2_combout ),
	.datab(!\cpu|Equal0~0_combout ),
	.datac(!\cpu|Equal0~3_combout ),
	.datad(!\cpu|Equal0~1_combout ),
	.datae(!\cpu|cnt [17]),
	.dataf(!\cpu|cnt[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~4 .extended_lut = "off";
defparam \cpu|Equal0~4 .lut_mask = 64'h0000000000000001;
defparam \cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N38
dffeas \cpu|cnt[22] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[22] .is_wysiwyg = "true";
defparam \cpu|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N37
dffeas \cpu|cnt[22]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[22]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N19
dffeas \cpu|cnt[16]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[16]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N6
cyclonev_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = ( \cpu|cnt [0] & ( !\cpu|cnt [1] & ( (!\cpu|cnt[22]~DUPLICATE_q  & (!\cpu|cnt[16]~DUPLICATE_q  & (!\cpu|cnt [14] & !\cpu|cnt [4]))) ) ) )

	.dataa(!\cpu|cnt[22]~DUPLICATE_q ),
	.datab(!\cpu|cnt[16]~DUPLICATE_q ),
	.datac(!\cpu|cnt [14]),
	.datad(!\cpu|cnt [4]),
	.datae(!\cpu|cnt [0]),
	.dataf(!\cpu|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~0 .extended_lut = "off";
defparam \cpu|Equal0~0 .lut_mask = 64'h0000800000000000;
defparam \cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N48
cyclonev_lcell_comb \cpu|Equal1~0 (
// Equation(s):
// \cpu|Equal1~0_combout  = ( !\cpu|cnt [20] & ( (!\cpu|cnt [19] & (!\cpu|cnt [21] & (!\cpu|cnt[18]~DUPLICATE_q  & !\cpu|cnt [10]))) ) )

	.dataa(!\cpu|cnt [19]),
	.datab(!\cpu|cnt [21]),
	.datac(!\cpu|cnt[18]~DUPLICATE_q ),
	.datad(!\cpu|cnt [10]),
	.datae(gnd),
	.dataf(!\cpu|cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~0 .extended_lut = "off";
defparam \cpu|Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \cpu|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N57
cyclonev_lcell_comb \cpu|Equal1~1 (
// Equation(s):
// \cpu|Equal1~1_combout  = ( !\cpu|cnt [12] & ( (!\cpu|cnt [11] & (!\cpu|cnt [15] & !\cpu|cnt [13])) ) )

	.dataa(!\cpu|cnt [11]),
	.datab(gnd),
	.datac(!\cpu|cnt [15]),
	.datad(!\cpu|cnt [13]),
	.datae(gnd),
	.dataf(!\cpu|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~1 .extended_lut = "off";
defparam \cpu|Equal1~1 .lut_mask = 64'hA000A00000000000;
defparam \cpu|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N42
cyclonev_lcell_comb \cpu|Equal1~2 (
// Equation(s):
// \cpu|Equal1~2_combout  = ( !\cpu|cnt[5]~DUPLICATE_q  & ( (!\cpu|cnt [17] & (!\cpu|cnt[23]~DUPLICATE_q  & (\cpu|Equal1~0_combout  & \cpu|Equal1~1_combout ))) ) )

	.dataa(!\cpu|cnt [17]),
	.datab(!\cpu|cnt[23]~DUPLICATE_q ),
	.datac(!\cpu|Equal1~0_combout ),
	.datad(!\cpu|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnt[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~2 .extended_lut = "off";
defparam \cpu|Equal1~2 .lut_mask = 64'h0008000800000000;
defparam \cpu|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N30
cyclonev_lcell_comb \db|Add0~21 (
// Equation(s):
// \db|Add0~21_sumout  = SUM(( \db|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db|Add0~22  = CARRY(( \db|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~21_sumout ),
	.cout(\db|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~21 .extended_lut = "off";
defparam \db|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \db|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N0
cyclonev_lcell_comb \db|sync|buff[0]~feeder (
// Equation(s):
// \db|sync|buff[0]~feeder_combout  = ( \SW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|sync|buff[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|sync|buff[0]~feeder .extended_lut = "off";
defparam \db|sync|buff[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \db|sync|buff[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N1
dffeas \db|sync|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|sync|buff[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|buff[0] .is_wysiwyg = "true";
defparam \db|sync|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N53
dffeas \db|sync|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|sync|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|y[0] .is_wysiwyg = "true";
defparam \db|sync|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N51
cyclonev_lcell_comb \db|cnt~0 (
// Equation(s):
// \db|cnt~0_combout  = ( \db|Equal0~5_combout  ) # ( !\db|Equal0~5_combout  & ( !\db|y~q  $ (\db|sync|y [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|y~q ),
	.datad(!\db|sync|y [0]),
	.datae(gnd),
	.dataf(!\db|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|cnt~0 .extended_lut = "off";
defparam \db|cnt~0 .lut_mask = 64'hF00FF00FFFFFFFFF;
defparam \db|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N31
dffeas \db|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[0] .is_wysiwyg = "true";
defparam \db|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N33
cyclonev_lcell_comb \db|Add0~1 (
// Equation(s):
// \db|Add0~1_sumout  = SUM(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~22  ))
// \db|Add0~2  = CARRY(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~22  ))

	.dataa(!\db|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~1_sumout ),
	.cout(\db|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~1 .extended_lut = "off";
defparam \db|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N35
dffeas \db|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[1] .is_wysiwyg = "true";
defparam \db|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N36
cyclonev_lcell_comb \db|Add0~9 (
// Equation(s):
// \db|Add0~9_sumout  = SUM(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~2  ))
// \db|Add0~10  = CARRY(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~9_sumout ),
	.cout(\db|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~9 .extended_lut = "off";
defparam \db|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N38
dffeas \db|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[2] .is_wysiwyg = "true";
defparam \db|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N39
cyclonev_lcell_comb \db|Add0~5 (
// Equation(s):
// \db|Add0~5_sumout  = SUM(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~10  ))
// \db|Add0~6  = CARRY(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~5_sumout ),
	.cout(\db|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~5 .extended_lut = "off";
defparam \db|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N41
dffeas \db|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[3] .is_wysiwyg = "true";
defparam \db|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N42
cyclonev_lcell_comb \db|Add0~65 (
// Equation(s):
// \db|Add0~65_sumout  = SUM(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~6  ))
// \db|Add0~66  = CARRY(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~6  ))

	.dataa(gnd),
	.datab(!\db|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~65_sumout ),
	.cout(\db|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~65 .extended_lut = "off";
defparam \db|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N43
dffeas \db|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[4] .is_wysiwyg = "true";
defparam \db|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N45
cyclonev_lcell_comb \db|Add0~37 (
// Equation(s):
// \db|Add0~37_sumout  = SUM(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~66  ))
// \db|Add0~38  = CARRY(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~37_sumout ),
	.cout(\db|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~37 .extended_lut = "off";
defparam \db|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N47
dffeas \db|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[5] .is_wysiwyg = "true";
defparam \db|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N48
cyclonev_lcell_comb \db|Add0~69 (
// Equation(s):
// \db|Add0~69_sumout  = SUM(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~38  ))
// \db|Add0~70  = CARRY(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~69_sumout ),
	.cout(\db|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~69 .extended_lut = "off";
defparam \db|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N50
dffeas \db|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[6] .is_wysiwyg = "true";
defparam \db|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N51
cyclonev_lcell_comb \db|Add0~73 (
// Equation(s):
// \db|Add0~73_sumout  = SUM(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~70  ))
// \db|Add0~74  = CARRY(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~70  ))

	.dataa(!\db|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~73_sumout ),
	.cout(\db|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~73 .extended_lut = "off";
defparam \db|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N53
dffeas \db|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[7] .is_wysiwyg = "true";
defparam \db|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N54
cyclonev_lcell_comb \db|Add0~77 (
// Equation(s):
// \db|Add0~77_sumout  = SUM(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~74  ))
// \db|Add0~78  = CARRY(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~77_sumout ),
	.cout(\db|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~77 .extended_lut = "off";
defparam \db|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N56
dffeas \db|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[8] .is_wysiwyg = "true";
defparam \db|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N57
cyclonev_lcell_comb \db|Add0~81 (
// Equation(s):
// \db|Add0~81_sumout  = SUM(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~78  ))
// \db|Add0~82  = CARRY(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~81_sumout ),
	.cout(\db|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~81 .extended_lut = "off";
defparam \db|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N59
dffeas \db|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[9] .is_wysiwyg = "true";
defparam \db|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N0
cyclonev_lcell_comb \db|Add0~41 (
// Equation(s):
// \db|Add0~41_sumout  = SUM(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~82  ))
// \db|Add0~42  = CARRY(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~41_sumout ),
	.cout(\db|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~41 .extended_lut = "off";
defparam \db|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N2
dffeas \db|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[10] .is_wysiwyg = "true";
defparam \db|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N3
cyclonev_lcell_comb \db|Add0~45 (
// Equation(s):
// \db|Add0~45_sumout  = SUM(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~42  ))
// \db|Add0~46  = CARRY(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~42  ))

	.dataa(!\db|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~45_sumout ),
	.cout(\db|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~45 .extended_lut = "off";
defparam \db|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N5
dffeas \db|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[11] .is_wysiwyg = "true";
defparam \db|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N6
cyclonev_lcell_comb \db|Add0~57 (
// Equation(s):
// \db|Add0~57_sumout  = SUM(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~46  ))
// \db|Add0~58  = CARRY(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~46  ))

	.dataa(gnd),
	.datab(!\db|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~57_sumout ),
	.cout(\db|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~57 .extended_lut = "off";
defparam \db|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N8
dffeas \db|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[12] .is_wysiwyg = "true";
defparam \db|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N9
cyclonev_lcell_comb \db|Add0~25 (
// Equation(s):
// \db|Add0~25_sumout  = SUM(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~58  ))
// \db|Add0~26  = CARRY(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~58  ))

	.dataa(!\db|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~25_sumout ),
	.cout(\db|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~25 .extended_lut = "off";
defparam \db|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N10
dffeas \db|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[13] .is_wysiwyg = "true";
defparam \db|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N12
cyclonev_lcell_comb \db|Add0~29 (
// Equation(s):
// \db|Add0~29_sumout  = SUM(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~26  ))
// \db|Add0~30  = CARRY(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~26  ))

	.dataa(gnd),
	.datab(!\db|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~29_sumout ),
	.cout(\db|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~29 .extended_lut = "off";
defparam \db|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N14
dffeas \db|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[14] .is_wysiwyg = "true";
defparam \db|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N15
cyclonev_lcell_comb \db|Add0~33 (
// Equation(s):
// \db|Add0~33_sumout  = SUM(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~30  ))
// \db|Add0~34  = CARRY(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~33_sumout ),
	.cout(\db|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~33 .extended_lut = "off";
defparam \db|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N17
dffeas \db|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[15] .is_wysiwyg = "true";
defparam \db|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N18
cyclonev_lcell_comb \db|Add0~13 (
// Equation(s):
// \db|Add0~13_sumout  = SUM(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~34  ))
// \db|Add0~14  = CARRY(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~13_sumout ),
	.cout(\db|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~13 .extended_lut = "off";
defparam \db|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N20
dffeas \db|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[16] .is_wysiwyg = "true";
defparam \db|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N21
cyclonev_lcell_comb \db|Add0~17 (
// Equation(s):
// \db|Add0~17_sumout  = SUM(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~14  ))
// \db|Add0~18  = CARRY(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~17_sumout ),
	.cout(\db|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~17 .extended_lut = "off";
defparam \db|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N22
dffeas \db|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[17] .is_wysiwyg = "true";
defparam \db|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N24
cyclonev_lcell_comb \db|Add0~49 (
// Equation(s):
// \db|Add0~49_sumout  = SUM(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~18  ))
// \db|Add0~50  = CARRY(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~49_sumout ),
	.cout(\db|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~49 .extended_lut = "off";
defparam \db|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N26
dffeas \db|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[18] .is_wysiwyg = "true";
defparam \db|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N27
cyclonev_lcell_comb \db|Add0~53 (
// Equation(s):
// \db|Add0~53_sumout  = SUM(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~50  ))
// \db|Add0~54  = CARRY(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~50  ))

	.dataa(!\db|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~53_sumout ),
	.cout(\db|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~53 .extended_lut = "off";
defparam \db|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N29
dffeas \db|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[19] .is_wysiwyg = "true";
defparam \db|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N30
cyclonev_lcell_comb \db|Add0~61 (
// Equation(s):
// \db|Add0~61_sumout  = SUM(( \db|cnt [20] ) + ( GND ) + ( \db|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Add0~61 .extended_lut = "off";
defparam \db|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N31
dffeas \db|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[20] .is_wysiwyg = "true";
defparam \db|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N48
cyclonev_lcell_comb \db|Equal0~1 (
// Equation(s):
// \db|Equal0~1_combout  = ( \db|cnt [4] & ( (\db|cnt [18] & (!\db|cnt [12] & (\db|cnt [20] & !\db|cnt [19]))) ) )

	.dataa(!\db|cnt [18]),
	.datab(!\db|cnt [12]),
	.datac(!\db|cnt [20]),
	.datad(!\db|cnt [19]),
	.datae(gnd),
	.dataf(!\db|cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~1 .extended_lut = "off";
defparam \db|Equal0~1 .lut_mask = 64'h0000000004000400;
defparam \db|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N0
cyclonev_lcell_comb \db|Equal0~2 (
// Equation(s):
// \db|Equal0~2_combout  = ( \db|cnt [8] & ( !\db|cnt [7] & ( (\db|cnt [9] & \db|cnt [6]) ) ) )

	.dataa(gnd),
	.datab(!\db|cnt [9]),
	.datac(!\db|cnt [6]),
	.datad(gnd),
	.datae(!\db|cnt [8]),
	.dataf(!\db|cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~2 .extended_lut = "off";
defparam \db|Equal0~2 .lut_mask = 64'h0000030300000000;
defparam \db|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N46
dffeas \db|cnt[5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[5]~DUPLICATE .is_wysiwyg = "true";
defparam \db|cnt[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N54
cyclonev_lcell_comb \db|Equal0~3 (
// Equation(s):
// \db|Equal0~3_combout  = ( !\db|cnt [11] & ( !\db|cnt[5]~DUPLICATE_q  & ( (\db|Equal0~1_combout  & (\db|Equal0~2_combout  & !\db|cnt [10])) ) ) )

	.dataa(!\db|Equal0~1_combout ),
	.datab(!\db|Equal0~2_combout ),
	.datac(!\db|cnt [10]),
	.datad(gnd),
	.datae(!\db|cnt [11]),
	.dataf(!\db|cnt[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~3 .extended_lut = "off";
defparam \db|Equal0~3 .lut_mask = 64'h1010000000000000;
defparam \db|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N42
cyclonev_lcell_comb \db|Equal0~0 (
// Equation(s):
// \db|Equal0~0_combout  = ( \db|cnt [14] & ( (\db|cnt [15] & (\db|cnt [13] & \db|cnt [0])) ) )

	.dataa(gnd),
	.datab(!\db|cnt [15]),
	.datac(!\db|cnt [13]),
	.datad(!\db|cnt [0]),
	.datae(gnd),
	.dataf(!\db|cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~0 .extended_lut = "off";
defparam \db|Equal0~0 .lut_mask = 64'h0000000000030003;
defparam \db|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N45
cyclonev_lcell_comb \db|Equal0~4 (
// Equation(s):
// \db|Equal0~4_combout  = ( \db|Equal0~0_combout  & ( (!\db|cnt [16] & (\db|cnt [17] & \db|Equal0~3_combout )) ) )

	.dataa(!\db|cnt [16]),
	.datab(gnd),
	.datac(!\db|cnt [17]),
	.datad(!\db|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\db|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~4 .extended_lut = "off";
defparam \db|Equal0~4 .lut_mask = 64'h00000000000A000A;
defparam \db|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N9
cyclonev_lcell_comb \db|Equal0~5 (
// Equation(s):
// \db|Equal0~5_combout  = ( \db|cnt [2] & ( \db|cnt [1] & ( (\db|Equal0~4_combout  & \db|cnt [3]) ) ) )

	.dataa(!\db|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\db|cnt [3]),
	.datad(gnd),
	.datae(!\db|cnt [2]),
	.dataf(!\db|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~5 .extended_lut = "off";
defparam \db|Equal0~5 .lut_mask = 64'h0000000000000505;
defparam \db|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N39
cyclonev_lcell_comb \db|y~0 (
// Equation(s):
// \db|y~0_combout  = ( !\db|y~q  & ( \db|Equal0~5_combout  ) ) # ( \db|y~q  & ( !\db|Equal0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\db|y~q ),
	.dataf(!\db|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|y~0 .extended_lut = "off";
defparam \db|y~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \db|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N41
dffeas \db|y (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|y .is_wysiwyg = "true";
defparam \db|y .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N18
cyclonev_lcell_comb \cpu|Debug[0] (
// Equation(s):
// \cpu|Debug [0] = ( \cpu|Equal0~1_combout  & ( (!\db|y~q  & (((\cpu|Equal0~0_combout  & \cpu|Equal1~2_combout )) # (\cpu|tbo|y [0]))) ) ) # ( !\cpu|Equal0~1_combout  & ( (\cpu|tbo|y [0] & !\db|y~q ) ) )

	.dataa(!\cpu|tbo|y [0]),
	.datab(!\cpu|Equal0~0_combout ),
	.datac(!\cpu|Equal1~2_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Debug [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Debug[0] .extended_lut = "off";
defparam \cpu|Debug[0] .lut_mask = 64'h5500550057005700;
defparam \cpu|Debug[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N21
cyclonev_lcell_comb \cpu|IP[6]~6 (
// Equation(s):
// \cpu|IP[6]~6_combout  = ( \cpu|Equal1~2_combout  & ( (((\cpu|Equal0~0_combout  & \cpu|Equal0~1_combout )) # (\db|y~q )) # (\cpu|tbo|y [0]) ) ) # ( !\cpu|Equal1~2_combout  & ( (\db|y~q ) # (\cpu|tbo|y [0]) ) )

	.dataa(!\cpu|tbo|y [0]),
	.datab(!\cpu|Equal0~0_combout ),
	.datac(!\cpu|Equal0~1_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[6]~6 .extended_lut = "off";
defparam \cpu|IP[6]~6 .lut_mask = 64'h55FF55FF57FF57FF;
defparam \cpu|IP[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N40
dffeas \cpu|IP[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4] .is_wysiwyg = "true";
defparam \cpu|IP[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N5
dffeas \cpu|IP[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2] .is_wysiwyg = "true";
defparam \cpu|IP[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N1
dffeas \cpu|IP[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1] .is_wysiwyg = "true";
defparam \cpu|IP[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N30
cyclonev_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_sumout  = SUM(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add1~10  = CARRY(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|IP [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~9_sumout ),
	.cout(\cpu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~9 .extended_lut = "off";
defparam \cpu|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \cpu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N5
dffeas \cpu|IP[0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N14
dffeas \cpu|IP[3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N45
cyclonev_lcell_comb \cpu|Pmem|WideOr11~0 (
// Equation(s):
// \cpu|Pmem|WideOr11~0_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[3]~DUPLICATE_q  & (\cpu|IP [5] & !\cpu|IP [1])) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( (\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP [5] & \cpu|IP [1])) ) )

	.dataa(!\cpu|IP[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~0 .lut_mask = 64'h005000500A000A00;
defparam \cpu|Pmem|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N1
dffeas \cpu|IP[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6] .is_wysiwyg = "true";
defparam \cpu|IP[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N15
cyclonev_lcell_comb \cpu|IP~7 (
// Equation(s):
// \cpu|IP~7_combout  = ( \cpu|IP [6] & ( (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [4] & \cpu|Pmem|WideOr11~0_combout )) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|Pmem|WideOr11~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~7 .extended_lut = "off";
defparam \cpu|IP~7 .lut_mask = 64'h0000000000500050;
defparam \cpu|IP~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N3
cyclonev_lcell_comb \cpu|IP~8 (
// Equation(s):
// \cpu|IP~8_combout  = ( \cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & \cpu|Add1~9_sumout ) ) ) # ( !\cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & (\cpu|Add1~9_sumout )) # (\cpu|IP[6]~4_combout  & ((\cpu|IP~7_combout ))) ) )

	.dataa(!\cpu|IP[6]~4_combout ),
	.datab(gnd),
	.datac(!\cpu|Add1~9_sumout ),
	.datad(!\cpu|IP~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~8 .extended_lut = "off";
defparam \cpu|IP~8 .lut_mask = 64'h0A5F0A5F0A0A0A0A;
defparam \cpu|IP~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N4
dffeas \cpu|IP[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0] .is_wysiwyg = "true";
defparam \cpu|IP[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N33
cyclonev_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_sumout  = SUM(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~10  ))
// \cpu|Add1~14  = CARRY(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~13_sumout ),
	.cout(\cpu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~13 .extended_lut = "off";
defparam \cpu|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N36
cyclonev_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_sumout  = SUM(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add1~14  ))
// \cpu|Add1~18  = CARRY(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~17_sumout ),
	.cout(\cpu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~17 .extended_lut = "off";
defparam \cpu|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N39
cyclonev_lcell_comb \cpu|Add1~25 (
// Equation(s):
// \cpu|Add1~25_sumout  = SUM(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~18  ))
// \cpu|Add1~26  = CARRY(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~18  ))

	.dataa(!\cpu|IP [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~25_sumout ),
	.cout(\cpu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~25 .extended_lut = "off";
defparam \cpu|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N42
cyclonev_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_sumout  = SUM(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~26  ))
// \cpu|Add1~22  = CARRY(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~21_sumout ),
	.cout(\cpu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~21 .extended_lut = "off";
defparam \cpu|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N45
cyclonev_lcell_comb \cpu|Add1~29 (
// Equation(s):
// \cpu|Add1~29_sumout  = SUM(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add1~22  ))
// \cpu|Add1~30  = CARRY(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~29_sumout ),
	.cout(\cpu|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~29 .extended_lut = "off";
defparam \cpu|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr21~1 (
// Equation(s):
// \cpu|Pmem|WideOr21~1_combout  = ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [1] & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [3] & \cpu|IP [4]))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP[2]~DUPLICATE_q  & 
// (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [3] & !\cpu|IP [4]))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr21~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr21~1 .lut_mask = 64'h0000100000800000;
defparam \cpu|Pmem|WideOr21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr21~0 (
// Equation(s):
// \cpu|Pmem|WideOr21~0_combout  = ( \cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [1] & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [3] & \cpu|IP [4]))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [1] & ( (!\cpu|IP[2]~DUPLICATE_q  & 
// (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [3] & !\cpu|IP [4]))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & \cpu|IP [4])) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (!\cpu|IP[2]~DUPLICATE_q  & 
// (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [3] & \cpu|IP [4]))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr21~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr21~0 .lut_mask = 64'h0002000502000004;
defparam \cpu|Pmem|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr21~2 (
// Equation(s):
// \cpu|Pmem|WideOr21~2_combout  = ( \cpu|IP [5] & ( \cpu|Pmem|WideOr21~0_combout  & ( \cpu|Pmem|WideOr21~1_combout  ) ) ) # ( !\cpu|IP [5] & ( \cpu|Pmem|WideOr21~0_combout  ) ) # ( \cpu|IP [5] & ( !\cpu|Pmem|WideOr21~0_combout  & ( 
// \cpu|Pmem|WideOr21~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr21~1_combout ),
	.datad(gnd),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|Pmem|WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr21~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr21~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|Pmem|WideOr21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N48
cyclonev_lcell_comb \cpu|IP~14 (
// Equation(s):
// \cpu|IP~14_combout  = ( \cpu|IP [7] & ( (\cpu|Add1~29_sumout  & !\cpu|IP[6]~4_combout ) ) ) # ( !\cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & (\cpu|Add1~29_sumout )) # (\cpu|IP[6]~4_combout  & ((\cpu|Pmem|WideOr21~2_combout ))) ) )

	.dataa(!\cpu|Add1~29_sumout ),
	.datab(gnd),
	.datac(!\cpu|IP[6]~4_combout ),
	.datad(!\cpu|Pmem|WideOr21~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~14 .extended_lut = "off";
defparam \cpu|IP~14 .lut_mask = 64'h505F505F50505050;
defparam \cpu|IP~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N49
dffeas \cpu|IP[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5] .is_wysiwyg = "true";
defparam \cpu|IP[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N18
cyclonev_lcell_comb \cpu|IP~15 (
// Equation(s):
// \cpu|IP~15_combout  = ( \cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [1] & ( (!\cpu|IP [5] & ((!\cpu|IP [2] & (!\cpu|IP [4] & \cpu|IP [0])) # (\cpu|IP [2] & (\cpu|IP [4] & !\cpu|IP [0])))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [1] & ( (!\cpu|IP [2] & 
// (!\cpu|IP [5] & (!\cpu|IP [4] & !\cpu|IP [0]))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP [2] & ((!\cpu|IP [5] & (\cpu|IP [4])) # (\cpu|IP [5] & (!\cpu|IP [4] & \cpu|IP [0])))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [1] & ( 
// (\cpu|IP [2] & (!\cpu|IP [5] & (!\cpu|IP [4] & !\cpu|IP [0]))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~15 .extended_lut = "off";
defparam \cpu|IP~15 .lut_mask = 64'h4000041480000480;
defparam \cpu|IP~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N3
cyclonev_lcell_comb \cpu|IP~10 (
// Equation(s):
// \cpu|IP~10_combout  = ( \cpu|Add1~17_sumout  & ( \cpu|IP~15_combout  & ( (!\cpu|IP[6]~4_combout ) # ((!\cpu|IP [7] & (!\cpu|IP [3] $ (!\cpu|IP [5])))) ) ) ) # ( !\cpu|Add1~17_sumout  & ( \cpu|IP~15_combout  & ( (!\cpu|IP [7] & (\cpu|IP[6]~4_combout  & 
// (!\cpu|IP [3] $ (!\cpu|IP [5])))) ) ) ) # ( \cpu|Add1~17_sumout  & ( !\cpu|IP~15_combout  & ( !\cpu|IP[6]~4_combout  ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP[6]~4_combout ),
	.datae(!\cpu|Add1~17_sumout ),
	.dataf(!\cpu|IP~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~10 .extended_lut = "off";
defparam \cpu|IP~10 .lut_mask = 64'h0000FF000048FF48;
defparam \cpu|IP~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N4
dffeas \cpu|IP[2]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr25~1 (
// Equation(s):
// \cpu|Pmem|WideOr25~1_combout  = ( !\cpu|IP [5] & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [1] & !\cpu|IP[0]~DUPLICATE_q )) ) ) ) # ( \cpu|IP [5] & ( !\cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP [3] & (\cpu|IP[0]~DUPLICATE_q  & 
// (!\cpu|IP[2]~DUPLICATE_q  $ (!\cpu|IP [1])))) ) ) ) # ( !\cpu|IP [5] & ( !\cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [1] & (\cpu|IP [3] & !\cpu|IP[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr25~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr25~1 .lut_mask = 64'h0100000622000000;
defparam \cpu|Pmem|WideOr25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr25~0 (
// Equation(s):
// \cpu|Pmem|WideOr25~0_combout  = ( \cpu|IP [5] & ( \cpu|IP [6] & ( (\cpu|IP [0] & (!\cpu|IP [1] & ((!\cpu|IP [3]) # (\cpu|IP[2]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP [5] & ( \cpu|IP [6] & ( (!\cpu|IP [0] & (\cpu|IP [3] & (!\cpu|IP [1] & 
// !\cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP [0] & (!\cpu|IP [3] & (\cpu|IP [1] & \cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [5] & ( !\cpu|IP [6] & ( (!\cpu|IP [0] & (\cpu|IP [3] & (\cpu|IP [1] & !\cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [5] & ( !\cpu|IP 
// [6] & ( (\cpu|IP [3] & (!\cpu|IP[2]~DUPLICATE_q  $ (((!\cpu|IP [0]) # (!\cpu|IP [1]))))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr25~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr25~0 .lut_mask = 64'h0132020020044050;
defparam \cpu|Pmem|WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr25~2 (
// Equation(s):
// \cpu|Pmem|WideOr25~2_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr25~0_combout  & ( \cpu|Pmem|WideOr25~1_combout  ) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr25~0_combout  ) ) # ( \cpu|IP[4]~DUPLICATE_q  & ( 
// !\cpu|Pmem|WideOr25~0_combout  & ( \cpu|Pmem|WideOr25~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr25~1_combout ),
	.datad(gnd),
	.datae(!\cpu|IP[4]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr25~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr25~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|Pmem|WideOr25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N0
cyclonev_lcell_comb \cpu|IP~9 (
// Equation(s):
// \cpu|IP~9_combout  = ( \cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & \cpu|Add1~13_sumout ) ) ) # ( !\cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & ((\cpu|Add1~13_sumout ))) # (\cpu|IP[6]~4_combout  & (\cpu|Pmem|WideOr25~2_combout )) ) )

	.dataa(!\cpu|IP[6]~4_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr25~2_combout ),
	.datad(!\cpu|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~9 .extended_lut = "off";
defparam \cpu|IP~9 .lut_mask = 64'h05AF05AF00AA00AA;
defparam \cpu|IP~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N2
dffeas \cpu|IP[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr6~2 (
// Equation(s):
// \cpu|Pmem|WideOr6~2_combout  = ( !\cpu|IP [5] & ( \cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [5] & ( !\cpu|IP[4]~DUPLICATE_q  & ( 
// (!\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP [5] & ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[6]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~2 .lut_mask = 64'h202000C020000000;
defparam \cpu|Pmem|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr6~1 (
// Equation(s):
// \cpu|Pmem|WideOr6~1_combout  = ( \cpu|IP [5] & ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP [5] & ( !\cpu|IP[4]~DUPLICATE_q  & ( (\cpu|IP[3]~DUPLICATE_q  & 
// ((!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q )) # (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[6]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~1 .lut_mask = 64'h1002220000000000;
defparam \cpu|Pmem|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr6~3 (
// Equation(s):
// \cpu|Pmem|WideOr6~3_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr6~2_combout  ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr6~1_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr6~2_combout ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~3 .lut_mask = 64'hF0F0F0F0CCCCCCCC;
defparam \cpu|Pmem|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr6~0 (
// Equation(s):
// \cpu|Pmem|WideOr6~0_combout  = ( \cpu|IP [7] & ( \cpu|Pmem|WideOr6~3_combout  ) ) # ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr6~3_combout  ) ) # ( \cpu|IP [7] & ( !\cpu|Pmem|WideOr6~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \cpu|Pmem|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr1~0 (
// Equation(s):
// \cpu|Pmem|WideOr1~0_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP [1] & (\cpu|IP [3] & !\cpu|IP [4])) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( (\cpu|IP [1] & (\cpu|IP [3] & !\cpu|IP [4])) ) )

	.dataa(!\cpu|IP [1]),
	.datab(gnd),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~0 .lut_mask = 64'h050005000A000A00;
defparam \cpu|Pmem|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr1~1 (
// Equation(s):
// \cpu|Pmem|WideOr1~1_combout  = ( !\cpu|IP [6] & ( (!\cpu|IP [7] & (!\cpu|IP [5] & \cpu|Pmem|WideOr1~0_combout )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~1 .lut_mask = 64'h0808080800000000;
defparam \cpu|Pmem|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr4~1 (
// Equation(s):
// \cpu|Pmem|WideOr4~1_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP [5])))) ) ) ) # ( \cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & 
// ( (\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & (\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & (!\cpu|IP[0]~DUPLICATE_q  & 
// \cpu|IP[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~1 .lut_mask = 64'h00100100000000A2;
defparam \cpu|Pmem|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr4~2 (
// Equation(s):
// \cpu|Pmem|WideOr4~2_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] & (\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( 
// (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] & \cpu|IP[2]~DUPLICATE_q )) ) ) ) # ( \cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] & !\cpu|IP[2]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( 
// !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & !\cpu|IP[2]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~2 .lut_mask = 64'h2200440000880400;
defparam \cpu|Pmem|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr4~3 (
// Equation(s):
// \cpu|Pmem|WideOr4~3_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( \cpu|Pmem|WideOr4~2_combout  ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( \cpu|Pmem|WideOr4~1_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~3 .lut_mask = 64'h333333330F0F0F0F;
defparam \cpu|Pmem|WideOr4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr4~0 (
// Equation(s):
// \cpu|Pmem|WideOr4~0_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr4~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~0 .lut_mask = 64'h00000000FFFF0000;
defparam \cpu|Pmem|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr15~0 (
// Equation(s):
// \cpu|Pmem|WideOr15~0_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( 
// (!\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & !\cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] & \cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( 
// (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] & 
// \cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & !\cpu|IP[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr15~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr15~0 .lut_mask = 64'h0018008024000080;
defparam \cpu|Pmem|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr15~1 (
// Equation(s):
// \cpu|Pmem|WideOr15~1_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP [5] & (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  $ (\cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & 
// ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & !\cpu|IP[0]~DUPLICATE_q )) ) ) ) # ( \cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [5] $ (!\cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] $ (!\cpu|IP[0]~DUPLICATE_q  $ (!\cpu|IP[2]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr15~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr15~1 .lut_mask = 64'h6114140020208400;
defparam \cpu|Pmem|WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr15~2 (
// Equation(s):
// \cpu|Pmem|WideOr15~2_combout  = ( \cpu|IP [3] & ( \cpu|Pmem|WideOr15~1_combout  ) ) # ( !\cpu|IP [3] & ( \cpu|Pmem|WideOr15~0_combout  ) )

	.dataa(!\cpu|Pmem|WideOr15~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr15~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr15~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr15~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \cpu|Pmem|WideOr15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr16~1 (
// Equation(s):
// \cpu|Pmem|WideOr16~1_combout  = ( \cpu|IP [5] & ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q ))) # (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & 
// (!\cpu|IP[4]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [5] & ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q )) # (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & 
// !\cpu|IP[6]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP [5] & ( !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q ))) # (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & 
// (\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [5] & ( !\cpu|IP[2]~DUPLICATE_q  & ( (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(!\cpu|IP[6]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr16~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr16~1 .lut_mask = 64'h0004018060200810;
defparam \cpu|Pmem|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr16~2 (
// Equation(s):
// \cpu|Pmem|WideOr16~2_combout  = ( \cpu|IP [5] & ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  $ (!\cpu|IP[6]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP [5] & ( \cpu|IP[2]~DUPLICATE_q  & ( 
// (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  $ (!\cpu|IP[6]~DUPLICATE_q )))) # (\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [5] & ( 
// !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[6]~DUPLICATE_q ))) # (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  $ (!\cpu|IP[0]~DUPLICATE_q )))) 
// ) ) ) # ( !\cpu|IP [5] & ( !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q )) # (\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  $ (\cpu|IP[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP[1]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[6]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr16~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr16~2 .lut_mask = 64'h5521148004184080;
defparam \cpu|Pmem|WideOr16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N27
cyclonev_lcell_comb \cpu|Pmem|WideOr16~3 (
// Equation(s):
// \cpu|Pmem|WideOr16~3_combout  = ( \cpu|Pmem|WideOr16~2_combout  & ( (\cpu|Pmem|WideOr16~1_combout ) # (\cpu|IP[3]~DUPLICATE_q ) ) ) # ( !\cpu|Pmem|WideOr16~2_combout  & ( (!\cpu|IP[3]~DUPLICATE_q  & \cpu|Pmem|WideOr16~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr16~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr16~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr16~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|Pmem|WideOr16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr16~0 (
// Equation(s):
// \cpu|Pmem|WideOr16~0_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr16~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr16~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr16~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr16~0 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu|Pmem|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr5~2 (
// Equation(s):
// \cpu|Pmem|WideOr5~2_combout  = ( \cpu|IP [4] & ( \cpu|IP [1] & ( (!\cpu|IP [6] & (\cpu|IP [5] & (!\cpu|IP[2]~DUPLICATE_q  & \cpu|IP[0]~DUPLICATE_q ))) # (\cpu|IP [6] & (!\cpu|IP [5] & ((!\cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP [4] & ( \cpu|IP [1] & 
// ( (!\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP [6] & (!\cpu|IP [5])) # (\cpu|IP [6] & ((\cpu|IP[0]~DUPLICATE_q ))))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [1] & ( (!\cpu|IP [6] & (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [5] $ (!\cpu|IP[0]~DUPLICATE_q )))) # (\cpu|IP 
// [6] & (!\cpu|IP [5] & (\cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP [1] & ( (\cpu|IP [6] & (!\cpu|IP [5] & (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP [6]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~2 .lut_mask = 64'h4000248480D04420;
defparam \cpu|Pmem|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr5~1 (
// Equation(s):
// \cpu|Pmem|WideOr5~1_combout  = ( \cpu|IP [4] & ( \cpu|IP [1] & ( (!\cpu|IP [6] & (\cpu|IP [5] & (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [4] & ( \cpu|IP [1] & ( (\cpu|IP [6] & (!\cpu|IP [5] & (\cpu|IP[2]~DUPLICATE_q  & 
// \cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [1] & ( (\cpu|IP [6] & (!\cpu|IP [5] & (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP [1] & ( (\cpu|IP [6] & (\cpu|IP [5] & \cpu|IP[2]~DUPLICATE_q 
// )) ) ) )

	.dataa(!\cpu|IP [6]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~1 .lut_mask = 64'h0101400000042000;
defparam \cpu|Pmem|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr5~3 (
// Equation(s):
// \cpu|Pmem|WideOr5~3_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( (\cpu|IP [3] & !\cpu|Pmem|WideOr5~2_combout ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( (!\cpu|IP [3]) # (!\cpu|Pmem|WideOr5~2_combout ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr5~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~3 .lut_mask = 64'hFAFAFAFA50505050;
defparam \cpu|Pmem|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr5~0 (
// Equation(s):
// \cpu|Pmem|WideOr5~0_combout  = (\cpu|IP [7]) # (\cpu|Pmem|WideOr5~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr5~3_combout ),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \cpu|Pmem|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N33
cyclonev_lcell_comb \cpu|Equal5~0 (
// Equation(s):
// \cpu|Equal5~0_combout  = ( !\cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & \cpu|Pmem|WideOr6~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr4~0_combout ),
	.datad(!\cpu|Pmem|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal5~0 .extended_lut = "off";
defparam \cpu|Equal5~0 .lut_mask = 64'h00F000F000000000;
defparam \cpu|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N12
cyclonev_lcell_comb \cpu|Mux53~0 (
// Equation(s):
// \cpu|Mux53~0_combout  = ( !\cpu|Pmem|WideOr4~0_combout  & ( !\cpu|Pmem|WideOr6~0_combout  ) )

	.dataa(!\cpu|Pmem|WideOr6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux53~0 .extended_lut = "off";
defparam \cpu|Mux53~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cpu|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N39
cyclonev_lcell_comb \cpu|Equal4~0 (
// Equation(s):
// \cpu|Equal4~0_combout  = (\cpu|Pmem|WideOr5~0_combout  & \cpu|Mux53~0_combout )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux53~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal4~0 .extended_lut = "off";
defparam \cpu|Equal4~0 .lut_mask = 64'h0505050505050505;
defparam \cpu|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr7~2 (
// Equation(s):
// \cpu|Pmem|WideOr7~2_combout  = ( \cpu|IP [4] & ( \cpu|IP [6] & ( (!\cpu|IP [5] & ((!\cpu|IP [1] & ((\cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP [1] & ((!\cpu|IP[0]~DUPLICATE_q ) # (!\cpu|IP[2]~DUPLICATE_q ))))) ) ) ) # ( !\cpu|IP [4] & ( \cpu|IP [6] & ( 
// (!\cpu|IP [5]) # ((!\cpu|IP[2]~DUPLICATE_q ) # ((!\cpu|IP [1] & !\cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP [5] & ((!\cpu|IP [1]) # ((!\cpu|IP[2]~DUPLICATE_q )))) # (\cpu|IP [5] & ((!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP 
// [1])) # (\cpu|IP[0]~DUPLICATE_q  & ((!\cpu|IP[2]~DUPLICATE_q ))))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP [1] & (\cpu|IP [5] & !\cpu|IP[2]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|IP [1]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~2 .lut_mask = 64'h2200EFA8FFEC44C8;
defparam \cpu|Pmem|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr7~1 (
// Equation(s):
// \cpu|Pmem|WideOr7~1_combout  = ( \cpu|IP [6] & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [1] & (!\cpu|IP [5] & \cpu|IP [4]))) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [4] & ((\cpu|IP [5]) # (\cpu|IP [1])))) ) ) # ( !\cpu|IP [6] & ( (\cpu|IP [4] & (((\cpu|IP 
// [1] & \cpu|IP [5])) # (\cpu|IP[2]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP [1]),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~1 .lut_mask = 64'h0037003713801380;
defparam \cpu|Pmem|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr7~3 (
// Equation(s):
// \cpu|Pmem|WideOr7~3_combout  = ( \cpu|Pmem|WideOr7~1_combout  & ( (!\cpu|IP[3]~DUPLICATE_q ) # (\cpu|Pmem|WideOr7~2_combout ) ) ) # ( !\cpu|Pmem|WideOr7~1_combout  & ( (\cpu|Pmem|WideOr7~2_combout  & \cpu|IP[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr7~2_combout ),
	.datad(!\cpu|IP[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|Pmem|WideOr7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N39
cyclonev_lcell_comb \cpu|Pmem|WideOr7~0 (
// Equation(s):
// \cpu|Pmem|WideOr7~0_combout  = ( \cpu|Pmem|WideOr7~3_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr7~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr7~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu|Pmem|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr10~0 (
// Equation(s):
// \cpu|Pmem|WideOr10~0_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP [5] & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP [1])) # (\cpu|IP [5] & ((\cpu|IP [1]))) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr10~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr10~0 .lut_mask = 64'h00000000A00FA00F;
defparam \cpu|Pmem|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr10~1 (
// Equation(s):
// \cpu|Pmem|WideOr10~1_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP [1] & (\cpu|IP [5] & (!\cpu|IP [3] $ (!\cpu|IP[2]~DUPLICATE_q )))) # (\cpu|IP [1] & (\cpu|IP [3] & (!\cpu|IP [5]))) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP [3] & (\cpu|IP [1] & 
// (!\cpu|IP [5] $ (!\cpu|IP[2]~DUPLICATE_q )))) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr10~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr10~1 .lut_mask = 64'h0110011014181418;
defparam \cpu|Pmem|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr10~2 (
// Equation(s):
// \cpu|Pmem|WideOr10~2_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr10~1_combout  & ( (!\cpu|IP [6] & (\cpu|IP [4] & (!\cpu|IP [3] & \cpu|Pmem|WideOr10~0_combout ))) # (\cpu|IP [6] & (!\cpu|IP [4])) ) ) ) # ( !\cpu|IP [7] & ( !\cpu|Pmem|WideOr10~1_combout  
// & ( (!\cpu|IP [6] & (\cpu|IP [4] & (!\cpu|IP [3] & \cpu|Pmem|WideOr10~0_combout ))) ) ) )

	.dataa(!\cpu|IP [6]),
	.datab(!\cpu|IP [4]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|Pmem|WideOr10~0_combout ),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr10~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr10~2 .lut_mask = 64'h0020000044640000;
defparam \cpu|Pmem|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr11~3 (
// Equation(s):
// \cpu|Pmem|WideOr11~3_combout  = ( \cpu|IP [5] & ( \cpu|IP [1] & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [3] & \cpu|IP[0]~DUPLICATE_q )) ) ) ) # ( !\cpu|IP [5] & ( \cpu|IP [1] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & ((!\cpu|IP[6]~DUPLICATE_q ) # 
// (\cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP [5] & ( !\cpu|IP [1] & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP [3])) ) ) ) # ( !\cpu|IP [5] & ( !\cpu|IP [1] & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [3] 
// & \cpu|IP[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP[6]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~3 .lut_mask = 64'h00404040080A00C0;
defparam \cpu|Pmem|WideOr11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr11~2 (
// Equation(s):
// \cpu|Pmem|WideOr11~2_combout  = ( \cpu|IP [5] & ( \cpu|IP [1] & ( (\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & !\cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [3])))) ) ) ) # ( !\cpu|IP [5] & ( \cpu|IP [1] & ( 
// (\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP [3] & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP [3] & ((\cpu|IP[0]~DUPLICATE_q ))))) ) ) ) # ( \cpu|IP [5] & ( !\cpu|IP [1] & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP 
// [3]))) # (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [3] & \cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [5] & ( !\cpu|IP [1] & ( (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[6]~DUPLICATE_q  & \cpu|IP [3])) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP[6]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~2 .lut_mask = 64'h0101081810031210;
defparam \cpu|Pmem|WideOr11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr11~4 (
// Equation(s):
// \cpu|Pmem|WideOr11~4_combout  = ( \cpu|Pmem|WideOr11~2_combout  & ( (!\cpu|IP [4]) # (\cpu|Pmem|WideOr11~3_combout ) ) ) # ( !\cpu|Pmem|WideOr11~2_combout  & ( (\cpu|Pmem|WideOr11~3_combout  & \cpu|IP [4]) ) )

	.dataa(!\cpu|Pmem|WideOr11~3_combout ),
	.datab(gnd),
	.datac(!\cpu|IP [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~4 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~4 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cpu|Pmem|WideOr11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr11~1 (
// Equation(s):
// \cpu|Pmem|WideOr11~1_combout  = (!\cpu|IP [7] & \cpu|Pmem|WideOr11~4_combout )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr11~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr11~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr11~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \cpu|Pmem|WideOr11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr8~1 (
// Equation(s):
// \cpu|Pmem|WideOr8~1_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP [1] & ( (\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [3] & ((!\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP [5])))) ) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( \cpu|IP [1] & ( (\cpu|IP[6]~DUPLICATE_q  & 
// (!\cpu|IP [5] & (\cpu|IP [3] & \cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP [5] & (\cpu|IP [3])) # (\cpu|IP [5] & (!\cpu|IP [3] & \cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\cpu|IP[2]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP [5] & \cpu|IP [3])) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP[2]~DUPLICATE_q ),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr8~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr8~1 .lut_mask = 64'h0202041400045010;
defparam \cpu|Pmem|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr8~2 (
// Equation(s):
// \cpu|Pmem|WideOr8~2_combout  = ( \cpu|IP [5] & ( \cpu|IP [1] & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [3] & \cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [5] & ( \cpu|IP [1] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & 
// ((!\cpu|IP[6]~DUPLICATE_q ) # (\cpu|IP[0]~DUPLICATE_q )))) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [3] & \cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP [5] & ( !\cpu|IP [1] & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q  
// & (!\cpu|IP [3] & !\cpu|IP[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP[6]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr8~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr8~2 .lut_mask = 64'h00004000084A0080;
defparam \cpu|Pmem|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr8~3 (
// Equation(s):
// \cpu|Pmem|WideOr8~3_combout  = ( \cpu|Pmem|WideOr8~2_combout  & ( (\cpu|Pmem|WideOr8~1_combout ) # (\cpu|IP [4]) ) ) # ( !\cpu|Pmem|WideOr8~2_combout  & ( (!\cpu|IP [4] & \cpu|Pmem|WideOr8~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [4]),
	.datac(!\cpu|Pmem|WideOr8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr8~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr8~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cpu|Pmem|WideOr8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N21
cyclonev_lcell_comb \cpu|Selector15~0 (
// Equation(s):
// \cpu|Selector15~0_combout  = ( \cpu|Selector5~5_combout  & ( ((!\cpu|Equal4~0_combout  & (!\cpu|Selector6~5_combout )) # (\cpu|Equal4~0_combout  & ((!\cpu|Selector7~5_combout )))) # (\cpu|Equal5~0_combout ) ) ) # ( !\cpu|Selector5~5_combout  & ( 
// (!\cpu|Equal5~0_combout  & ((!\cpu|Equal4~0_combout  & (!\cpu|Selector6~5_combout )) # (\cpu|Equal4~0_combout  & ((!\cpu|Selector7~5_combout ))))) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(!\cpu|Selector6~5_combout ),
	.datac(!\cpu|Equal4~0_combout ),
	.datad(!\cpu|Selector7~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector15~0 .extended_lut = "off";
defparam \cpu|Selector15~0 .lut_mask = 64'h8A808A80DFD5DFD5;
defparam \cpu|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N12
cyclonev_lcell_comb \cpu|Reg[5][1]~feeder (
// Equation(s):
// \cpu|Reg[5][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N3
cyclonev_lcell_comb \cpu|Reg[26][1]~feeder (
// Equation(s):
// \cpu|Reg[26][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr12~2 (
// Equation(s):
// \cpu|Pmem|WideOr12~2_combout  = ( \cpu|IP [3] & ( (\cpu|IP [1] & ((!\cpu|IP [0] & ((!\cpu|IP [4]))) # (\cpu|IP [0] & (\cpu|IP[2]~DUPLICATE_q )))) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [4] & !\cpu|IP [1])) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [0]),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~2 .lut_mask = 64'h0A000A0000D100D1;
defparam \cpu|Pmem|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr2~0 (
// Equation(s):
// \cpu|Pmem|WideOr2~0_combout  = ( \cpu|IP [3] & ( (!\cpu|IP [4] & ((!\cpu|IP[2]~DUPLICATE_q ) # ((!\cpu|IP [0] & !\cpu|IP [1])))) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP [4] & (!\cpu|IP [0] & (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP [1]))) ) )

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP [0]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~0 .lut_mask = 64'h80008000A8A0A8A0;
defparam \cpu|Pmem|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr12~0 (
// Equation(s):
// \cpu|Pmem|WideOr12~0_combout  = ( \cpu|IP [0] & ( (!\cpu|IP [4] & (!\cpu|IP [3] & ((!\cpu|IP[2]~DUPLICATE_q ) # (!\cpu|IP [1])))) # (\cpu|IP [4] & (\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP [3]) # (!\cpu|IP [1])))) ) ) # ( !\cpu|IP [0] & ( (!\cpu|IP [3] & 
// (((!\cpu|IP [4])) # (\cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP [3] & (((\cpu|IP [4] & !\cpu|IP [1])))) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~0 .lut_mask = 64'hC7C4C7C4C584C584;
defparam \cpu|Pmem|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr12~1 (
// Equation(s):
// \cpu|Pmem|WideOr12~1_combout  = ( \cpu|IP [1] & ( (\cpu|IP [4] & ((!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & !\cpu|IP [0])) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [3])))) ) ) # ( !\cpu|IP [1] & ( (\cpu|IP [4] & (!\cpu|IP [3] $ (((!\cpu|IP[2]~DUPLICATE_q ) 
// # (!\cpu|IP [0]))))) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~1 .lut_mask = 64'h0036003600640064;
defparam \cpu|Pmem|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr2~1 (
// Equation(s):
// \cpu|Pmem|WideOr2~1_combout  = ( \cpu|IP [5] & ( \cpu|Pmem|WideOr12~1_combout  & ( (!\cpu|IP [6]) # (\cpu|Pmem|WideOr2~0_combout ) ) ) ) # ( !\cpu|IP [5] & ( \cpu|Pmem|WideOr12~1_combout  & ( (!\cpu|IP [6] & ((\cpu|Pmem|WideOr12~0_combout ))) # (\cpu|IP 
// [6] & (\cpu|Pmem|WideOr12~2_combout )) ) ) ) # ( \cpu|IP [5] & ( !\cpu|Pmem|WideOr12~1_combout  & ( (\cpu|IP [6] & \cpu|Pmem|WideOr2~0_combout ) ) ) ) # ( !\cpu|IP [5] & ( !\cpu|Pmem|WideOr12~1_combout  & ( (!\cpu|IP [6] & ((\cpu|Pmem|WideOr12~0_combout 
// ))) # (\cpu|IP [6] & (\cpu|Pmem|WideOr12~2_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr12~2_combout ),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|Pmem|WideOr2~0_combout ),
	.datad(!\cpu|Pmem|WideOr12~0_combout ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|Pmem|WideOr12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~1 .lut_mask = 64'h11DD030311DDCFCF;
defparam \cpu|Pmem|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr2~2 (
// Equation(s):
// \cpu|Pmem|WideOr2~2_combout  = ( \cpu|IP [7] & ( \cpu|Pmem|WideOr2~1_combout  ) ) # ( \cpu|IP [7] & ( !\cpu|Pmem|WideOr2~1_combout  ) ) # ( !\cpu|IP [7] & ( !\cpu|Pmem|WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~2 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \cpu|Pmem|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N39
cyclonev_lcell_comb \cpu|Pmem|WideOr12~3 (
// Equation(s):
// \cpu|Pmem|WideOr12~3_combout  = ( \cpu|IP [1] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & !\cpu|IP [4])) ) ) # ( !\cpu|IP [1] & ( (!\cpu|IP [4] & ((!\cpu|IP [0]) # ((!\cpu|IP[2]~DUPLICATE_q  & \cpu|IP [3])))) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [0]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~3 .lut_mask = 64'hCE00CE000A000A00;
defparam \cpu|Pmem|WideOr12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr12~4 (
// Equation(s):
// \cpu|Pmem|WideOr12~4_combout  = ( \cpu|IP [5] & ( \cpu|Pmem|WideOr12~0_combout  & ( (!\cpu|IP [6] & (\cpu|Pmem|WideOr12~1_combout )) # (\cpu|IP [6] & ((\cpu|Pmem|WideOr12~3_combout ))) ) ) ) # ( !\cpu|IP [5] & ( \cpu|Pmem|WideOr12~0_combout  & ( (!\cpu|IP 
// [6]) # (\cpu|Pmem|WideOr12~2_combout ) ) ) ) # ( \cpu|IP [5] & ( !\cpu|Pmem|WideOr12~0_combout  & ( (!\cpu|IP [6] & (\cpu|Pmem|WideOr12~1_combout )) # (\cpu|IP [6] & ((\cpu|Pmem|WideOr12~3_combout ))) ) ) ) # ( !\cpu|IP [5] & ( 
// !\cpu|Pmem|WideOr12~0_combout  & ( (\cpu|IP [6] & \cpu|Pmem|WideOr12~2_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr12~1_combout ),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|Pmem|WideOr12~2_combout ),
	.datad(!\cpu|Pmem|WideOr12~3_combout ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|Pmem|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~4 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~4 .lut_mask = 64'h03034477CFCF4477;
defparam \cpu|Pmem|WideOr12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N21
cyclonev_lcell_comb \cpu|Reg[28][1]~0 (
// Equation(s):
// \cpu|Reg[28][1]~0_combout  = ( \cpu|Pmem|WideOr2~1_combout  & ( (\cpu|Pmem|WideOr16~3_combout  & (\cpu|Pmem|WideOr15~2_combout  & (\cpu|Pmem|WideOr12~4_combout  & !\cpu|IP [7]))) ) )

	.dataa(!\cpu|Pmem|WideOr16~3_combout ),
	.datab(!\cpu|Pmem|WideOr15~2_combout ),
	.datac(!\cpu|Pmem|WideOr12~4_combout ),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][1]~0 .extended_lut = "off";
defparam \cpu|Reg[28][1]~0 .lut_mask = 64'h0000000001000100;
defparam \cpu|Reg[28][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr17~1 (
// Equation(s):
// \cpu|Pmem|WideOr17~1_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  & ((!\cpu|IP [5]))) # (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[6]~DUPLICATE_q  & \cpu|IP [5])))) ) ) ) # ( 
// !\cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP [5]))) # (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP [5])))) ) ) ) # ( \cpu|IP[1]~DUPLICATE_q  & ( 
// !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & \cpu|IP [5]))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[2]~DUPLICATE_q  & ( (\cpu|IP[6]~DUPLICATE_q  & ((!\cpu|IP[4]~DUPLICATE_q  & 
// (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP [5])) # (\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP [5]))))) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP [5]),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr17~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr17~1 .lut_mask = 64'h114000028820C004;
defparam \cpu|Pmem|WideOr17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr17~2 (
// Equation(s):
// \cpu|Pmem|WideOr17~2_combout  = ( !\cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  $ (!\cpu|IP [5])))) # (\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  & 
// (!\cpu|IP[6]~DUPLICATE_q )) # (\cpu|IP[0]~DUPLICATE_q  & ((!\cpu|IP [5]))))) ) ) ) # ( \cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  $ (\cpu|IP [5])))) # 
// (\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[6]~DUPLICATE_q )) # (\cpu|IP[0]~DUPLICATE_q  & ((!\cpu|IP [5]))))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (\cpu|IP[4]~DUPLICATE_q  & 
// ((!\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP [5])))) # (\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP [5]))) ) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP [5]),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr17~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr17~2 .lut_mask = 64'h2062632427600000;
defparam \cpu|Pmem|WideOr17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr17~3 (
// Equation(s):
// \cpu|Pmem|WideOr17~3_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( \cpu|Pmem|WideOr17~2_combout  ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( \cpu|Pmem|WideOr17~1_combout  ) )

	.dataa(!\cpu|Pmem|WideOr17~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr17~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr17~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr17~3 .lut_mask = 64'h5555555500FF00FF;
defparam \cpu|Pmem|WideOr17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N27
cyclonev_lcell_comb \cpu|Selector19~0 (
// Equation(s):
// \cpu|Selector19~0_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr12~4_combout  & ( \cpu|Pmem|WideOr17~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr17~3_combout ),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector19~0 .extended_lut = "off";
defparam \cpu|Selector19~0 .lut_mask = 64'h000000000F0F0000;
defparam \cpu|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr19~2 (
// Equation(s):
// \cpu|Pmem|WideOr19~2_combout  = ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [4] & ( (!\cpu|IP [2] & (\cpu|IP [0] & (!\cpu|IP [3] $ (!\cpu|IP [1])))) # (\cpu|IP [2] & (!\cpu|IP [3] & ((!\cpu|IP [0])))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [4] & ( 
// (!\cpu|IP [3] & (\cpu|IP [2] & (!\cpu|IP [1] $ (\cpu|IP [0])))) # (\cpu|IP [3] & (!\cpu|IP [1] & (!\cpu|IP [2] $ (!\cpu|IP [0])))) ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr19~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr19~2 .lut_mask = 64'h00000C420A600000;
defparam \cpu|Pmem|WideOr19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr19~1 (
// Equation(s):
// \cpu|Pmem|WideOr19~1_combout  = ( \cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [4] & ( (!\cpu|IP [2] & (\cpu|IP [0] & (!\cpu|IP [3] $ (\cpu|IP [1])))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [4] & ( (!\cpu|IP [3] & (((\cpu|IP [2] & !\cpu|IP [0])))) # 
// (\cpu|IP [3] & ((!\cpu|IP [1] & (\cpu|IP [2] & \cpu|IP [0])) # (\cpu|IP [1] & (!\cpu|IP [2])))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [4] & ( (!\cpu|IP [1] & (\cpu|IP [3] & ((!\cpu|IP [2]) # (\cpu|IP [0])))) # (\cpu|IP [1] & (((\cpu|IP [2] & 
// !\cpu|IP [0])))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [4] & ( (!\cpu|IP [3] & (\cpu|IP [0] & ((!\cpu|IP [1]) # (!\cpu|IP [2])))) ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr19~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr19~1 .lut_mask = 64'h00A843441A140090;
defparam \cpu|Pmem|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr19~3 (
// Equation(s):
// \cpu|Pmem|WideOr19~3_combout  = ( \cpu|Pmem|WideOr19~1_combout  & ( (!\cpu|IP [5]) # (\cpu|Pmem|WideOr19~2_combout ) ) ) # ( !\cpu|Pmem|WideOr19~1_combout  & ( (\cpu|Pmem|WideOr19~2_combout  & \cpu|IP [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr19~2_combout ),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr19~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr19~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|Pmem|WideOr19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N15
cyclonev_lcell_comb \cpu|Pmem|WideOr18~3 (
// Equation(s):
// \cpu|Pmem|WideOr18~3_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q ) # ((!\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP [5])) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP [5] & ((!\cpu|IP[0]~DUPLICATE_q ) # (!\cpu|IP[3]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr18~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr18~3 .lut_mask = 64'hFA00FA00FAAAFAAA;
defparam \cpu|Pmem|WideOr18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr18~2 (
// Equation(s):
// \cpu|Pmem|WideOr18~2_combout  = ( \cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [5] & (!\cpu|IP [2] $ (!\cpu|IP[4]~DUPLICATE_q  $ (!\cpu|IP[0]~DUPLICATE_q )))) # (\cpu|IP [5] & (!\cpu|IP [2] & (!\cpu|IP[4]~DUPLICATE_q  & 
// !\cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP [5] & (!\cpu|IP [2])) # (\cpu|IP [5] & ((!\cpu|IP[0]~DUPLICATE_q ))))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( 
// !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & ((!\cpu|IP [2] & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP [5])) # (\cpu|IP [2] & (!\cpu|IP[0]~DUPLICATE_q  $ (\cpu|IP [5]))))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP[3]~DUPLICATE_q  & ( 
// (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP [5] & ((!\cpu|IP [2]) # (!\cpu|IP[0]~DUPLICATE_q )))) # (\cpu|IP[4]~DUPLICATE_q  & (((\cpu|IP[0]~DUPLICATE_q  & \cpu|IP [5])) # (\cpu|IP [2]))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP [5]),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr18~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr18~2 .lut_mask = 64'hD913408422309680;
defparam \cpu|Pmem|WideOr18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr18~0 (
// Equation(s):
// \cpu|Pmem|WideOr18~0_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[4]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr18~2_combout  & ((!\cpu|Pmem|WideOr18~3_combout ) # (!\cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[4]~DUPLICATE_q  & ( 
// (\cpu|Pmem|WideOr18~3_combout  & \cpu|Pmem|WideOr18~2_combout ) ) ) ) # ( \cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[4]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr18~2_combout  & (((\cpu|IP[2]~DUPLICATE_q ) # (\cpu|Pmem|WideOr18~3_combout )) # (\cpu|IP[3]~DUPLICATE_q 
// ))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[4]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr18~2_combout  & ((!\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr18~3_combout ))) # (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP[3]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr18~3_combout ),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr18~2_combout ),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr18~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr18~0 .lut_mask = 64'h00C5007F003300FC;
defparam \cpu|Pmem|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N33
cyclonev_lcell_comb \cpu|Reg[22][7]~16 (
// Equation(s):
// \cpu|Reg[22][7]~16_combout  = ( \cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|IP [7] & (!\cpu|Pmem|WideOr19~3_combout  & \cpu|Pmem|WideOr12~4_combout )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr19~3_combout ),
	.datac(!\cpu|Pmem|WideOr12~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][7]~16 .extended_lut = "off";
defparam \cpu|Reg[22][7]~16 .lut_mask = 64'h0000000008080808;
defparam \cpu|Reg[22][7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \cpu|Reg[26][0]~24 (
// Equation(s):
// \cpu|Reg[26][0]~24_combout  = ( \cpu|Reg[22][7]~16_combout  & ( (\cpu|Reg[28][1]~0_combout  & !\cpu|Selector19~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[28][1]~0_combout ),
	.datad(!\cpu|Selector19~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[22][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][0]~24 .extended_lut = "off";
defparam \cpu|Reg[26][0]~24 .lut_mask = 64'h000000000F000F00;
defparam \cpu|Reg[26][0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N9
cyclonev_lcell_comb \cpu|Reg[24][0]~20 (
// Equation(s):
// \cpu|Reg[24][0]~20_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( (\cpu|Selector3~0_combout  & \cpu|Pmem|WideOr7~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector3~0_combout ),
	.datad(!\cpu|Pmem|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][0]~20 .extended_lut = "off";
defparam \cpu|Reg[24][0]~20 .lut_mask = 64'h00000000000F000F;
defparam \cpu|Reg[24][0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr0~2 (
// Equation(s):
// \cpu|Pmem|WideOr0~2_combout  = ( \cpu|IP [1] & ( \cpu|IP [5] & ( (!\cpu|IP [6] & (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  $ (\cpu|IP [4])))) ) ) ) # ( !\cpu|IP [1] & ( \cpu|IP [5] & ( (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & 
// (!\cpu|IP [6] $ (!\cpu|IP [4])))) ) ) ) # ( \cpu|IP [1] & ( !\cpu|IP [5] & ( (!\cpu|IP [6] & (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q ))) # (\cpu|IP [6] & ((!\cpu|IP[0]~DUPLICATE_q  & ((\cpu|IP [4]))) # (\cpu|IP[0]~DUPLICATE_q  & 
// (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP [4])))) ) ) ) # ( !\cpu|IP [1] & ( !\cpu|IP [5] & ( (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [6] & (!\cpu|IP[2]~DUPLICATE_q  $ (\cpu|IP [4])))) # (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [4] & (!\cpu|IP [6] $ 
// (\cpu|IP[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|IP [6]),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|IP [1]),
	.dataf(!\cpu|IP [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~2 .lut_mask = 64'h4019247001028008;
defparam \cpu|Pmem|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr0~1 (
// Equation(s):
// \cpu|Pmem|WideOr0~1_combout  = ( \cpu|IP [1] & ( \cpu|IP [6] & ( (!\cpu|IP [5] & ((!\cpu|IP [0] & (!\cpu|IP[2]~DUPLICATE_q  & \cpu|IP [4])) # (\cpu|IP [0] & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP [4])))) ) ) ) # ( !\cpu|IP [1] & ( \cpu|IP [6] & ( (\cpu|IP 
// [0] & (!\cpu|IP [4] & \cpu|IP [5])) ) ) ) # ( \cpu|IP [1] & ( !\cpu|IP [6] & ( (!\cpu|IP [0] & (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [4] & \cpu|IP [5]))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [5]),
	.datae(!\cpu|IP [1]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~1 .lut_mask = 64'h0000000800501800;
defparam \cpu|Pmem|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr0~3 (
// Equation(s):
// \cpu|Pmem|WideOr0~3_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( \cpu|Pmem|WideOr0~2_combout  ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( \cpu|Pmem|WideOr0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr0~2_combout ),
	.datad(!\cpu|Pmem|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|Pmem|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr3~1 (
// Equation(s):
// \cpu|Pmem|WideOr3~1_combout  = ( \cpu|IP [5] & ( \cpu|IP[6]~DUPLICATE_q  & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [3] & ((!\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP [1])))) ) ) ) # ( !\cpu|IP [5] & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & 
// (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [1] $ (!\cpu|IP [3])))) # (\cpu|IP[0]~DUPLICATE_q  & (((!\cpu|IP [1] & \cpu|IP [3])))) ) ) ) # ( \cpu|IP [5] & ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [1] & \cpu|IP [3])) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [5]),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~1 .lut_mask = 64'h00000808140C5010;
defparam \cpu|Pmem|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr3~2 (
// Equation(s):
// \cpu|Pmem|WideOr3~2_combout  = ( !\cpu|IP [6] & ( \cpu|IP [5] & ( (!\cpu|IP [3] & ((!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [1] & \cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [1] & !\cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP [6] & ( 
// !\cpu|IP [5] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [1] & (\cpu|IP [3] & \cpu|IP[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|IP [6] & ( !\cpu|IP [5] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [1] & \cpu|IP [3])) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(!\cpu|IP [6]),
	.dataf(!\cpu|IP [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~2 .lut_mask = 64'h0202000240200000;
defparam \cpu|Pmem|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr3~3 (
// Equation(s):
// \cpu|Pmem|WideOr3~3_combout  = (!\cpu|IP [4] & (\cpu|Pmem|WideOr3~1_combout )) # (\cpu|IP [4] & ((\cpu|Pmem|WideOr3~2_combout )))

	.dataa(gnd),
	.datab(!\cpu|IP [4]),
	.datac(!\cpu|Pmem|WideOr3~1_combout ),
	.datad(!\cpu|Pmem|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~3 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \cpu|Pmem|WideOr3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr3~0 (
// Equation(s):
// \cpu|Pmem|WideOr3~0_combout  = (!\cpu|IP [7] & \cpu|Pmem|WideOr3~3_combout )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr3~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \cpu|Pmem|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N0
cyclonev_lcell_comb \cpu|Reg[0][0]~4 (
// Equation(s):
// \cpu|Reg[0][0]~4_combout  = ( \cpu|Debug [0] & ( \cpu|Pmem|WideOr2~1_combout  & ( (!\cpu|Pmem|WideOr1~1_combout  & ((!\cpu|IP [7] & (!\cpu|Pmem|WideOr0~3_combout  & !\cpu|Pmem|WideOr3~0_combout )) # (\cpu|IP [7] & ((\cpu|Pmem|WideOr3~0_combout ))))) ) ) ) 
// # ( \cpu|Debug [0] & ( !\cpu|Pmem|WideOr2~1_combout  & ( (\cpu|Pmem|WideOr3~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & ((!\cpu|Pmem|WideOr0~3_combout ) # (\cpu|IP [7])))) ) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr0~3_combout ),
	.datac(!\cpu|Pmem|WideOr3~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Debug [0]),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~4 .extended_lut = "off";
defparam \cpu|Reg[0][0]~4 .lut_mask = 64'h00000D0000008500;
defparam \cpu|Reg[0][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N39
cyclonev_lcell_comb \cpu|Reg[26][0]~25 (
// Equation(s):
// \cpu|Reg[26][0]~25_combout  = ( \cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Reg[24][0]~20_combout  & !\cpu|Pmem|WideOr11~1_combout )) # (\cpu|Reg[26][0]~24_combout ))) ) ) # ( !\cpu|Pmem|WideOr10~2_combout  & ( 
// (\cpu|Reg[26][0]~24_combout  & \cpu|Reg[0][0]~4_combout ) ) )

	.dataa(!\cpu|Reg[26][0]~24_combout ),
	.datab(!\cpu|Reg[24][0]~20_combout ),
	.datac(!\cpu|Pmem|WideOr11~1_combout ),
	.datad(!\cpu|Reg[0][0]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][0]~25 .extended_lut = "off";
defparam \cpu|Reg[26][0]~25 .lut_mask = 64'h0055005500750075;
defparam \cpu|Reg[26][0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N5
dffeas \cpu|Reg[26][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][1] .is_wysiwyg = "true";
defparam \cpu|Reg[26][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N45
cyclonev_lcell_comb \cpu|Reg[2][1]~feeder (
// Equation(s):
// \cpu|Reg[2][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr12~5 (
// Equation(s):
// \cpu|Pmem|WideOr12~5_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr12~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr12~5 .extended_lut = "off";
defparam \cpu|Pmem|WideOr12~5 .lut_mask = 64'h00000000FFFF0000;
defparam \cpu|Pmem|WideOr12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \cpu|Reg[0][7]~42 (
// Equation(s):
// \cpu|Reg[0][7]~42_combout  = ( \cpu|Pmem|WideOr12~5_combout  & ( !\cpu|Selector19~0_combout  & ( (!\cpu|Pmem|WideOr15~2_combout  & (!\cpu|Pmem|WideOr16~3_combout  & !\cpu|Pmem|WideOr2~2_combout )) ) ) ) # ( !\cpu|Pmem|WideOr12~5_combout  & ( 
// !\cpu|Selector19~0_combout  & ( !\cpu|Pmem|WideOr2~2_combout  ) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|Pmem|WideOr16~3_combout ),
	.datac(!\cpu|Pmem|WideOr2~2_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr12~5_combout ),
	.dataf(!\cpu|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~42 .extended_lut = "off";
defparam \cpu|Reg[0][7]~42 .lut_mask = 64'hF0F0808000000000;
defparam \cpu|Reg[0][7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr9~2 (
// Equation(s):
// \cpu|Pmem|WideOr9~2_combout  = ( \cpu|IP [4] & ( \cpu|IP [6] & ( (!\cpu|IP [5] & ((!\cpu|IP [1] & ((\cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP [1] & ((!\cpu|IP[0]~DUPLICATE_q ) # (!\cpu|IP[2]~DUPLICATE_q ))))) ) ) ) # ( !\cpu|IP [4] & ( \cpu|IP [6] & ( 
// (!\cpu|IP [1] & ((!\cpu|IP [5] & ((!\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP [5] & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[2]~DUPLICATE_q )))) # (\cpu|IP [1] & (((\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q )))) ) ) ) # ( 
// \cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP [1] $ (!\cpu|IP [5])) # (\cpu|IP[0]~DUPLICATE_q ))) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [1] & (!\cpu|IP [5]))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP [1] & (\cpu|IP 
// [5] & !\cpu|IP[2]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|IP [1]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr9~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr9~2 .lut_mask = 64'h22006F8885A844C8;
defparam \cpu|Pmem|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr9~1 (
// Equation(s):
// \cpu|Pmem|WideOr9~1_combout  = ( \cpu|IP [4] & ( \cpu|IP [5] & ( (!\cpu|IP [6] & ((!\cpu|IP [1] & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[2]~DUPLICATE_q )) # (\cpu|IP [1] & ((!\cpu|IP[2]~DUPLICATE_q ))))) ) ) ) # ( !\cpu|IP [4] & ( \cpu|IP [5] & ( (\cpu|IP 
// [6] & (\cpu|IP[2]~DUPLICATE_q  & ((\cpu|IP [1]) # (\cpu|IP[0]~DUPLICATE_q )))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [5] & ( (!\cpu|IP [6] & (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP [1] & \cpu|IP[2]~DUPLICATE_q ))) # (\cpu|IP [6] & (((!\cpu|IP [1] & 
// !\cpu|IP[2]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP [5] & ( (\cpu|IP [6] & (\cpu|IP [1] & \cpu|IP[2]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr9~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr9~1 .lut_mask = 64'h0003300400130C80;
defparam \cpu|Pmem|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr9~3 (
// Equation(s):
// \cpu|Pmem|WideOr9~3_combout  = ( \cpu|Pmem|WideOr9~1_combout  & ( (!\cpu|IP[3]~DUPLICATE_q ) # (\cpu|Pmem|WideOr9~2_combout ) ) ) # ( !\cpu|Pmem|WideOr9~1_combout  & ( (\cpu|IP[3]~DUPLICATE_q  & \cpu|Pmem|WideOr9~2_combout ) ) )

	.dataa(!\cpu|IP[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr9~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr9~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr9~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cpu|Pmem|WideOr9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr9~0 (
// Equation(s):
// \cpu|Pmem|WideOr9~0_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr9~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr9~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr9~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr9~0 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu|Pmem|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N57
cyclonev_lcell_comb \cpu|Pmem|WideOr8~0 (
// Equation(s):
// \cpu|Pmem|WideOr8~0_combout  = (!\cpu|IP [7] & \cpu|Pmem|WideOr8~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr8~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr8~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr8~0 .lut_mask = 64'h00F000F000F000F0;
defparam \cpu|Pmem|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N42
cyclonev_lcell_comb \cpu|Reg[1][0]~45 (
// Equation(s):
// \cpu|Reg[1][0]~45_combout  = ( \cpu|Pmem|WideOr7~0_combout  & ( \cpu|Pmem|WideOr2~2_combout  & ( (!\cpu|Pmem|WideOr9~0_combout  & !\cpu|Pmem|WideOr8~0_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr9~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr8~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr7~0_combout ),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][0]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][0]~45 .extended_lut = "off";
defparam \cpu|Reg[1][0]~45 .lut_mask = 64'h000000000000A0A0;
defparam \cpu|Reg[1][0]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N54
cyclonev_lcell_comb \cpu|Reg[2][0]~47 (
// Equation(s):
// \cpu|Reg[2][0]~47_combout  = ( \cpu|Reg[0][0]~4_combout  & ( \cpu|Reg[22][7]~16_combout  & ( ((!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Pmem|WideOr10~2_combout  & \cpu|Reg[1][0]~45_combout ))) # (\cpu|Reg[0][7]~42_combout ) ) ) ) # ( 
// \cpu|Reg[0][0]~4_combout  & ( !\cpu|Reg[22][7]~16_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Pmem|WideOr10~2_combout  & \cpu|Reg[1][0]~45_combout )) ) ) )

	.dataa(!\cpu|Reg[0][7]~42_combout ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(!\cpu|Pmem|WideOr10~2_combout ),
	.datad(!\cpu|Reg[1][0]~45_combout ),
	.datae(!\cpu|Reg[0][0]~4_combout ),
	.dataf(!\cpu|Reg[22][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][0]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][0]~47 .extended_lut = "off";
defparam \cpu|Reg[2][0]~47 .lut_mask = 64'h0000000C0000555D;
defparam \cpu|Reg[2][0]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N47
dffeas \cpu|Reg[2][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][1] .is_wysiwyg = "true";
defparam \cpu|Reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N9
cyclonev_lcell_comb \cpu|Reg[6][1]~feeder (
// Equation(s):
// \cpu|Reg[6][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N51
cyclonev_lcell_comb \cpu|Reg[4][0]~33 (
// Equation(s):
// \cpu|Reg[4][0]~33_combout  = ( \cpu|Pmem|WideOr15~2_combout  & ( \cpu|Selector19~0_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & !\cpu|Pmem|WideOr12~5_combout ) ) ) ) # ( !\cpu|Pmem|WideOr15~2_combout  & ( \cpu|Selector19~0_combout  & ( 
// (!\cpu|Pmem|WideOr2~2_combout  & ((!\cpu|Pmem|WideOr16~3_combout ) # (!\cpu|Pmem|WideOr12~5_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr16~3_combout ),
	.datad(!\cpu|Pmem|WideOr12~5_combout ),
	.datae(!\cpu|Pmem|WideOr15~2_combout ),
	.dataf(!\cpu|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][0]~33 .extended_lut = "off";
defparam \cpu|Reg[4][0]~33 .lut_mask = 64'h00000000AAA0AA00;
defparam \cpu|Reg[4][0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N15
cyclonev_lcell_comb \cpu|Reg[29][0]~3 (
// Equation(s):
// \cpu|Reg[29][0]~3_combout  = ( \cpu|Pmem|WideOr7~3_combout  & ( (!\cpu|IP [7] & (\cpu|Pmem|WideOr9~3_combout  & !\cpu|Pmem|WideOr2~1_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr9~3_combout ),
	.datad(!\cpu|Pmem|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~3 .extended_lut = "off";
defparam \cpu|Reg[29][0]~3 .lut_mask = 64'h000000000C000C00;
defparam \cpu|Reg[29][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \cpu|Reg[30][0]~17 (
// Equation(s):
// \cpu|Reg[30][0]~17_combout  = ( !\cpu|Pmem|WideOr11~1_combout  & ( (\cpu|Pmem|WideOr10~2_combout  & \cpu|Reg[29][0]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr10~2_combout ),
	.datad(!\cpu|Reg[29][0]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~17 .extended_lut = "off";
defparam \cpu|Reg[30][0]~17 .lut_mask = 64'h000F000F00000000;
defparam \cpu|Reg[30][0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N12
cyclonev_lcell_comb \cpu|Reg[6][0]~40 (
// Equation(s):
// \cpu|Reg[6][0]~40_combout  = ( \cpu|Reg[22][7]~16_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Reg[30][0]~17_combout  & !\cpu|Pmem|WideOr8~0_combout )) # (\cpu|Reg[4][0]~33_combout ))) ) ) # ( !\cpu|Reg[22][7]~16_combout  & ( 
// (\cpu|Reg[30][0]~17_combout  & (\cpu|Reg[0][0]~4_combout  & !\cpu|Pmem|WideOr8~0_combout )) ) )

	.dataa(!\cpu|Reg[4][0]~33_combout ),
	.datab(!\cpu|Reg[30][0]~17_combout ),
	.datac(!\cpu|Reg[0][0]~4_combout ),
	.datad(!\cpu|Pmem|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[22][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][0]~40 .extended_lut = "off";
defparam \cpu|Reg[6][0]~40 .lut_mask = 64'h0300030007050705;
defparam \cpu|Reg[6][0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N10
dffeas \cpu|Reg[6][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[6][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][1] .is_wysiwyg = "true";
defparam \cpu|Reg[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N39
cyclonev_lcell_comb \cpu|Reg[30][1]~feeder (
// Equation(s):
// \cpu|Reg[30][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[30][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \cpu|Reg[30][0]~18 (
// Equation(s):
// \cpu|Reg[30][0]~18_combout  = ( \cpu|Reg[0][0]~4_combout  & ( \cpu|Reg[22][7]~16_combout  & ( (!\cpu|Pmem|WideOr8~0_combout  & (((\cpu|Reg[28][1]~0_combout  & \cpu|Selector19~0_combout )))) # (\cpu|Pmem|WideOr8~0_combout  & (((\cpu|Reg[28][1]~0_combout  & 
// \cpu|Selector19~0_combout )) # (\cpu|Reg[30][0]~17_combout ))) ) ) ) # ( \cpu|Reg[0][0]~4_combout  & ( !\cpu|Reg[22][7]~16_combout  & ( (\cpu|Pmem|WideOr8~0_combout  & \cpu|Reg[30][0]~17_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr8~0_combout ),
	.datab(!\cpu|Reg[30][0]~17_combout ),
	.datac(!\cpu|Reg[28][1]~0_combout ),
	.datad(!\cpu|Selector19~0_combout ),
	.datae(!\cpu|Reg[0][0]~4_combout ),
	.dataf(!\cpu|Reg[22][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~18 .extended_lut = "off";
defparam \cpu|Reg[30][0]~18 .lut_mask = 64'h000011110000111F;
defparam \cpu|Reg[30][0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N40
dffeas \cpu|Reg[30][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][1] .is_wysiwyg = "true";
defparam \cpu|Reg[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N36
cyclonev_lcell_comb \cpu|Selector32~0 (
// Equation(s):
// \cpu|Selector32~0_combout  = ( !\cpu|IP [7] & ( (\cpu|Pmem|WideOr9~3_combout  & \cpu|Pmem|WideOr7~3_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr9~3_combout ),
	.datac(!\cpu|Pmem|WideOr7~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector32~0 .extended_lut = "off";
defparam \cpu|Selector32~0 .lut_mask = 64'h0303030300000000;
defparam \cpu|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N15
cyclonev_lcell_comb \cpu|Selector30~0 (
// Equation(s):
// \cpu|Selector30~0_combout  = ( \cpu|Pmem|WideOr8~3_combout  & ( (!\cpu|IP [7] & \cpu|Pmem|WideOr7~3_combout ) ) )

	.dataa(!\cpu|IP [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr7~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector30~0 .extended_lut = "off";
defparam \cpu|Selector30~0 .lut_mask = 64'h0000000000AA00AA;
defparam \cpu|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N48
cyclonev_lcell_comb \cpu|Mux37~1 (
// Equation(s):
// \cpu|Mux37~1_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[30][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[26][1]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector30~0_combout  & ( \cpu|Reg[6][1]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[2][1]~q  ) ) )

	.dataa(!\cpu|Reg[26][1]~q ),
	.datab(!\cpu|Reg[2][1]~q ),
	.datac(!\cpu|Reg[6][1]~q ),
	.datad(!\cpu|Reg[30][1]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~1 .extended_lut = "off";
defparam \cpu|Mux37~1 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N30
cyclonev_lcell_comb \cpu|Reg[27][1]~feeder (
// Equation(s):
// \cpu|Reg[27][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[27][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N30
cyclonev_lcell_comb \cpu|Decoder0~0 (
// Equation(s):
// \cpu|Decoder0~0_combout  = ( \cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|IP [7] & (\cpu|Pmem|WideOr19~3_combout  & \cpu|Pmem|WideOr12~4_combout )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr19~3_combout ),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr12~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder0~0 .extended_lut = "off";
defparam \cpu|Decoder0~0 .lut_mask = 64'h0000000000220022;
defparam \cpu|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N42
cyclonev_lcell_comb \cpu|Decoder1~0 (
// Equation(s):
// \cpu|Decoder1~0_combout  = ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Pmem|WideOr11~1_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder1~0 .extended_lut = "off";
defparam \cpu|Decoder1~0 .lut_mask = 64'h0000000033333333;
defparam \cpu|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \cpu|Reg[27][0]~26 (
// Equation(s):
// \cpu|Reg[27][0]~26_combout  = ( \cpu|Reg[0][0]~4_combout  & ( \cpu|Decoder1~0_combout  & ( ((\cpu|Decoder0~0_combout  & (\cpu|Reg[28][1]~0_combout  & !\cpu|Selector19~0_combout ))) # (\cpu|Reg[24][0]~20_combout ) ) ) ) # ( \cpu|Reg[0][0]~4_combout  & ( 
// !\cpu|Decoder1~0_combout  & ( (\cpu|Decoder0~0_combout  & (\cpu|Reg[28][1]~0_combout  & !\cpu|Selector19~0_combout )) ) ) )

	.dataa(!\cpu|Decoder0~0_combout ),
	.datab(!\cpu|Reg[24][0]~20_combout ),
	.datac(!\cpu|Reg[28][1]~0_combout ),
	.datad(!\cpu|Selector19~0_combout ),
	.datae(!\cpu|Reg[0][0]~4_combout ),
	.dataf(!\cpu|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][0]~26 .extended_lut = "off";
defparam \cpu|Reg[27][0]~26 .lut_mask = 64'h0000050000003733;
defparam \cpu|Reg[27][0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N32
dffeas \cpu|Reg[27][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][1] .is_wysiwyg = "true";
defparam \cpu|Reg[27][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N21
cyclonev_lcell_comb \cpu|Reg[3][1]~feeder (
// Equation(s):
// \cpu|Reg[3][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N48
cyclonev_lcell_comb \cpu|Reg[3][0]~48 (
// Equation(s):
// \cpu|Reg[3][0]~48_combout  = ( \cpu|Reg[1][0]~45_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Reg[0][7]~42_combout  & \cpu|Decoder0~0_combout )) # (\cpu|Decoder1~0_combout ))) ) ) # ( !\cpu|Reg[1][0]~45_combout  & ( (\cpu|Reg[0][7]~42_combout  & 
// (\cpu|Reg[0][0]~4_combout  & \cpu|Decoder0~0_combout )) ) )

	.dataa(!\cpu|Reg[0][7]~42_combout ),
	.datab(!\cpu|Reg[0][0]~4_combout ),
	.datac(!\cpu|Decoder0~0_combout ),
	.datad(!\cpu|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[1][0]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][0]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][0]~48 .extended_lut = "off";
defparam \cpu|Reg[3][0]~48 .lut_mask = 64'h0101010101330133;
defparam \cpu|Reg[3][0]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N22
dffeas \cpu|Reg[3][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[3][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][1] .is_wysiwyg = "true";
defparam \cpu|Reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N45
cyclonev_lcell_comb \cpu|Decoder0~1 (
// Equation(s):
// \cpu|Decoder0~1_combout  = ( \cpu|Decoder0~0_combout  & ( (\cpu|Pmem|WideOr16~3_combout  & (\cpu|Pmem|WideOr15~2_combout  & (\cpu|Pmem|WideOr12~5_combout  & \cpu|Selector19~0_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr16~3_combout ),
	.datab(!\cpu|Pmem|WideOr15~2_combout ),
	.datac(!\cpu|Pmem|WideOr12~5_combout ),
	.datad(!\cpu|Selector19~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder0~1 .extended_lut = "off";
defparam \cpu|Decoder0~1 .lut_mask = 64'h0000000000010001;
defparam \cpu|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N51
cyclonev_lcell_comb \cpu|Selector114~0 (
// Equation(s):
// \cpu|Selector114~0_combout  = ( \cpu|Pmem|WideOr2~1_combout  & ( (!\cpu|Pmem|WideOr3~3_combout  & !\cpu|IP [7]) ) )

	.dataa(!\cpu|Pmem|WideOr3~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector114~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector114~0 .extended_lut = "off";
defparam \cpu|Selector114~0 .lut_mask = 64'h0000000088888888;
defparam \cpu|Selector114~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N57
cyclonev_lcell_comb \cpu|Mux86~1 (
// Equation(s):
// \cpu|Mux86~1_combout  = ( \cpu|Selector114~0_combout  & ( \cpu|Decoder0~1_combout  ) )

	.dataa(!\cpu|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector114~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux86~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux86~1 .extended_lut = "off";
defparam \cpu|Mux86~1 .lut_mask = 64'h0000000055555555;
defparam \cpu|Mux86~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N45
cyclonev_lcell_comb \cpu|Decoder1~1 (
// Equation(s):
// \cpu|Decoder1~1_combout  = ( \cpu|Pmem|WideOr7~0_combout  & ( (\cpu|Pmem|WideOr9~0_combout  & (\cpu|Decoder1~0_combout  & \cpu|Pmem|WideOr8~0_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr9~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Decoder1~0_combout ),
	.datad(!\cpu|Pmem|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder1~1 .extended_lut = "off";
defparam \cpu|Decoder1~1 .lut_mask = 64'h0000000000050005;
defparam \cpu|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N18
cyclonev_lcell_comb \cpu|Mux86~0 (
// Equation(s):
// \cpu|Mux86~0_combout  = (\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr2~2_combout  & \cpu|Decoder1~1_combout ))

	.dataa(!\cpu|Pmem|WideOr3~0_combout ),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(gnd),
	.datad(!\cpu|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux86~0 .extended_lut = "off";
defparam \cpu|Mux86~0 .lut_mask = 64'h0011001100110011;
defparam \cpu|Mux86~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N12
cyclonev_lcell_comb \cpu|Reg[23][7]~6 (
// Equation(s):
// \cpu|Reg[23][7]~6_combout  = ( \cpu|IP [7] & ( (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Debug [0]) ) ) # ( !\cpu|IP [7] & ( (!\cpu|Pmem|WideOr0~3_combout  & (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Debug [0])) ) )

	.dataa(!\cpu|Pmem|WideOr0~3_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|Debug [0]),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][7]~6 .extended_lut = "off";
defparam \cpu|Reg[23][7]~6 .lut_mask = 64'h00A000A000F000F0;
defparam \cpu|Reg[23][7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N15
cyclonev_lcell_comb \cpu|Pmem|WideOr0~0 (
// Equation(s):
// \cpu|Pmem|WideOr0~0_combout  = ( \cpu|Pmem|WideOr0~3_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|Pmem|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N3
cyclonev_lcell_comb \cpu|s_word[0]~0 (
// Equation(s):
// \cpu|s_word[0]~0_combout  = ( !\db|y~q  & ( !\cpu|Pmem|WideOr0~0_combout  & ( ((\cpu|Equal1~2_combout  & (\cpu|Equal0~0_combout  & \cpu|Equal0~1_combout ))) # (\cpu|tbo|y [0]) ) ) )

	.dataa(!\cpu|Equal1~2_combout ),
	.datab(!\cpu|Equal0~0_combout ),
	.datac(!\cpu|Equal0~1_combout ),
	.datad(!\cpu|tbo|y [0]),
	.datae(!\db|y~q ),
	.dataf(!\cpu|Pmem|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[0]~0 .extended_lut = "off";
defparam \cpu|s_word[0]~0 .lut_mask = 64'h01FF000000000000;
defparam \cpu|s_word[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N0
cyclonev_lcell_comb \cpu|Mux88~0 (
// Equation(s):
// \cpu|Mux88~0_combout  = ( \cpu|Pmem|WideOr1~1_combout  & ( \cpu|s_word[0]~0_combout  ) ) # ( !\cpu|Pmem|WideOr1~1_combout  & ( \cpu|s_word[0]~0_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & (\cpu|Decoder0~1_combout  & (!\cpu|Pmem|WideOr3~0_combout ))) # 
// (\cpu|Pmem|WideOr2~2_combout  & (((\cpu|Pmem|WideOr3~0_combout  & \cpu|Decoder1~1_combout )))) ) ) )

	.dataa(!\cpu|Decoder0~1_combout ),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(!\cpu|Pmem|WideOr3~0_combout ),
	.datad(!\cpu|Decoder1~1_combout ),
	.datae(!\cpu|Pmem|WideOr1~1_combout ),
	.dataf(!\cpu|s_word[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux88~0 .extended_lut = "off";
defparam \cpu|Mux88~0 .lut_mask = 64'h000000004043FFFF;
defparam \cpu|Mux88~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N48
cyclonev_lcell_comb \cpu|Mux86~2 (
// Equation(s):
// \cpu|Mux86~2_combout  = ( \cpu|Pmem|WideOr2~1_combout  & ( !\cpu|IP [7] ) ) # ( !\cpu|Pmem|WideOr2~1_combout  & ( (\cpu|Pmem|WideOr3~3_combout  & !\cpu|IP [7]) ) )

	.dataa(!\cpu|Pmem|WideOr3~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux86~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux86~2 .extended_lut = "off";
defparam \cpu|Mux86~2 .lut_mask = 64'h44444444CCCCCCCC;
defparam \cpu|Mux86~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N45
cyclonev_lcell_comb \cpu|Mux88~1 (
// Equation(s):
// \cpu|Mux88~1_combout  = ( \cpu|Equal4~0_combout  & ( (\cpu|Mux88~0_combout  & ((!\cpu|Mux86~2_combout ) # (!\cpu|Pmem|WideOr1~1_combout ))) ) ) # ( !\cpu|Equal4~0_combout  & ( (\cpu|Mux88~0_combout  & !\cpu|Pmem|WideOr1~1_combout ) ) )

	.dataa(!\cpu|Mux88~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux86~2_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux88~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux88~1 .extended_lut = "off";
defparam \cpu|Mux88~1 .lut_mask = 64'h5500550055505550;
defparam \cpu|Mux88~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N38
dffeas \cpu|Reg[31][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux88~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][1] .is_wysiwyg = "true";
defparam \cpu|Reg[31][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N36
cyclonev_lcell_comb \cpu|sync_btns|buff[1]~feeder (
// Equation(s):
// \cpu|sync_btns|buff[1]~feeder_combout  = ( \KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns|buff[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns|buff[1]~feeder .extended_lut = "off";
defparam \cpu|sync_btns|buff[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_btns|buff[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N38
dffeas \cpu|sync_btns|buff[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns|buff[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|buff[1] .is_wysiwyg = "true";
defparam \cpu|sync_btns|buff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N41
dffeas \cpu|sync_btns|y[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|buff [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|y[1] .is_wysiwyg = "true";
defparam \cpu|sync_btns|y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N44
dffeas \cpu|pb[1].dfe|buff (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[1].dfe|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[1].dfe|buff .is_wysiwyg = "true";
defparam \cpu|pb[1].dfe|buff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N42
cyclonev_lcell_comb \cpu|Mux88~2 (
// Equation(s):
// \cpu|Mux88~2_combout  = ( \cpu|pb[1].dfe|buff~q  & ( (!\cpu|sync_btns|y [1]) # ((!\cpu|Mux88~1_combout  & \cpu|Reg[31][1]~q )) ) ) # ( !\cpu|pb[1].dfe|buff~q  & ( (!\cpu|Mux88~1_combout  & \cpu|Reg[31][1]~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|Mux88~1_combout ),
	.datac(!\cpu|Reg[31][1]~q ),
	.datad(!\cpu|sync_btns|y [1]),
	.datae(gnd),
	.dataf(!\cpu|pb[1].dfe|buff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux88~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux88~2 .extended_lut = "off";
defparam \cpu|Mux88~2 .lut_mask = 64'h0C0C0C0CFF0CFF0C;
defparam \cpu|Mux88~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N36
cyclonev_lcell_comb \cpu|Mux88~3 (
// Equation(s):
// \cpu|Mux88~3_combout  = ( \cpu|Mux88~2_combout  & ( \cpu|Selector15~0_combout  ) ) # ( !\cpu|Mux88~2_combout  & ( \cpu|Selector15~0_combout  & ( (\cpu|Reg[23][7]~6_combout  & (((\cpu|Mux86~0_combout  & \cpu|cnum~2_combout )) # (\cpu|Mux86~1_combout ))) ) 
// ) ) # ( \cpu|Mux88~2_combout  & ( !\cpu|Selector15~0_combout  ) ) # ( !\cpu|Mux88~2_combout  & ( !\cpu|Selector15~0_combout  & ( (\cpu|Mux86~0_combout  & (\cpu|Reg[23][7]~6_combout  & \cpu|cnum~2_combout )) ) ) )

	.dataa(!\cpu|Mux86~1_combout ),
	.datab(!\cpu|Mux86~0_combout ),
	.datac(!\cpu|Reg[23][7]~6_combout ),
	.datad(!\cpu|cnum~2_combout ),
	.datae(!\cpu|Mux88~2_combout ),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux88~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux88~3 .extended_lut = "off";
defparam \cpu|Mux88~3 .lut_mask = 64'h0003FFFF0507FFFF;
defparam \cpu|Mux88~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N37
dffeas \cpu|Reg[31][1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux88~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N15
cyclonev_lcell_comb \cpu|Reg[7][1]~feeder (
// Equation(s):
// \cpu|Reg[7][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N27
cyclonev_lcell_comb \cpu|Reg[5][0]~38 (
// Equation(s):
// \cpu|Reg[5][0]~38_combout  = ( \cpu|Reg[29][0]~3_combout  & ( !\cpu|Pmem|WideOr8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[29][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][0]~38 .extended_lut = "off";
defparam \cpu|Reg[5][0]~38 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|Reg[5][0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N0
cyclonev_lcell_comb \cpu|Reg[7][0]~41 (
// Equation(s):
// \cpu|Reg[7][0]~41_combout  = ( \cpu|Decoder1~0_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Decoder0~0_combout  & \cpu|Reg[4][0]~33_combout )) # (\cpu|Reg[5][0]~38_combout ))) ) ) # ( !\cpu|Decoder1~0_combout  & ( (\cpu|Decoder0~0_combout  & 
// (\cpu|Reg[4][0]~33_combout  & \cpu|Reg[0][0]~4_combout )) ) )

	.dataa(!\cpu|Decoder0~0_combout ),
	.datab(!\cpu|Reg[4][0]~33_combout ),
	.datac(!\cpu|Reg[5][0]~38_combout ),
	.datad(!\cpu|Reg[0][0]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][0]~41 .extended_lut = "off";
defparam \cpu|Reg[7][0]~41 .lut_mask = 64'h00110011001F001F;
defparam \cpu|Reg[7][0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N16
dffeas \cpu|Reg[7][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][1] .is_wysiwyg = "true";
defparam \cpu|Reg[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N12
cyclonev_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = ( \cpu|Reg[7][1]~q  & ( \cpu|Selector30~0_combout  & ( (!\cpu|Selector32~0_combout  & (\cpu|Reg[27][1]~q )) # (\cpu|Selector32~0_combout  & ((\cpu|Reg[31][1]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg[7][1]~q  & ( 
// \cpu|Selector30~0_combout  & ( (!\cpu|Selector32~0_combout  & (\cpu|Reg[27][1]~q )) # (\cpu|Selector32~0_combout  & ((\cpu|Reg[31][1]~DUPLICATE_q ))) ) ) ) # ( \cpu|Reg[7][1]~q  & ( !\cpu|Selector30~0_combout  & ( (\cpu|Reg[3][1]~q ) # 
// (\cpu|Selector32~0_combout ) ) ) ) # ( !\cpu|Reg[7][1]~q  & ( !\cpu|Selector30~0_combout  & ( (!\cpu|Selector32~0_combout  & \cpu|Reg[3][1]~q ) ) ) )

	.dataa(!\cpu|Selector32~0_combout ),
	.datab(!\cpu|Reg[27][1]~q ),
	.datac(!\cpu|Reg[3][1]~q ),
	.datad(!\cpu|Reg[31][1]~DUPLICATE_q ),
	.datae(!\cpu|Reg[7][1]~q ),
	.dataf(!\cpu|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~0 .extended_lut = "off";
defparam \cpu|Mux37~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \cpu|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N6
cyclonev_lcell_comb \cpu|Reg[29][1]~feeder (
// Equation(s):
// \cpu|Reg[29][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N30
cyclonev_lcell_comb \cpu|Reg[29][0]~1 (
// Equation(s):
// \cpu|Reg[29][0]~1_combout  = ( \cpu|Reg[28][1]~0_combout  & ( (\cpu|Pmem|WideOr12~5_combout  & (\cpu|Selector19~0_combout  & (!\cpu|Pmem|WideOr18~0_combout  & \cpu|Pmem|WideOr19~3_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr12~5_combout ),
	.datab(!\cpu|Selector19~0_combout ),
	.datac(!\cpu|Pmem|WideOr18~0_combout ),
	.datad(!\cpu|Pmem|WideOr19~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[28][1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~1 .extended_lut = "off";
defparam \cpu|Reg[29][0]~1 .lut_mask = 64'h0000000000100010;
defparam \cpu|Reg[29][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N27
cyclonev_lcell_comb \cpu|Reg[29][0]~2 (
// Equation(s):
// \cpu|Reg[29][0]~2_combout  = (\cpu|Pmem|WideOr11~1_combout  & !\cpu|Pmem|WideOr10~2_combout )

	.dataa(!\cpu|Pmem|WideOr11~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr10~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~2 .extended_lut = "off";
defparam \cpu|Reg[29][0]~2 .lut_mask = 64'h5050505050505050;
defparam \cpu|Reg[29][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N6
cyclonev_lcell_comb \cpu|Reg[29][0]~5 (
// Equation(s):
// \cpu|Reg[29][0]~5_combout  = ( \cpu|Reg[29][0]~2_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Reg[29][0]~3_combout  & \cpu|Pmem|WideOr8~0_combout )) # (\cpu|Reg[29][0]~1_combout ))) ) ) # ( !\cpu|Reg[29][0]~2_combout  & ( (\cpu|Reg[0][0]~4_combout  & 
// \cpu|Reg[29][0]~1_combout ) ) )

	.dataa(!\cpu|Reg[0][0]~4_combout ),
	.datab(!\cpu|Reg[29][0]~1_combout ),
	.datac(!\cpu|Reg[29][0]~3_combout ),
	.datad(!\cpu|Pmem|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[29][0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~5 .extended_lut = "off";
defparam \cpu|Reg[29][0]~5 .lut_mask = 64'h1111111111151115;
defparam \cpu|Reg[29][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N7
dffeas \cpu|Reg[29][1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[29][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N39
cyclonev_lcell_comb \cpu|Reg[1][1]~feeder (
// Equation(s):
// \cpu|Reg[1][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N39
cyclonev_lcell_comb \cpu|Reg[21][7]~37 (
// Equation(s):
// \cpu|Reg[21][7]~37_combout  = ( !\cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|IP [7] & (\cpu|Pmem|WideOr19~3_combout  & \cpu|Pmem|WideOr12~4_combout )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr19~3_combout ),
	.datac(!\cpu|Pmem|WideOr12~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][7]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][7]~37 .extended_lut = "off";
defparam \cpu|Reg[21][7]~37 .lut_mask = 64'h0202020200000000;
defparam \cpu|Reg[21][7]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N51
cyclonev_lcell_comb \cpu|Reg[1][0]~46 (
// Equation(s):
// \cpu|Reg[1][0]~46_combout  = ( \cpu|Reg[21][7]~37_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Reg[29][0]~2_combout  & \cpu|Reg[1][0]~45_combout )) # (\cpu|Reg[0][7]~42_combout ))) ) ) # ( !\cpu|Reg[21][7]~37_combout  & ( (\cpu|Reg[0][0]~4_combout  & 
// (\cpu|Reg[29][0]~2_combout  & \cpu|Reg[1][0]~45_combout )) ) )

	.dataa(!\cpu|Reg[0][7]~42_combout ),
	.datab(!\cpu|Reg[0][0]~4_combout ),
	.datac(!\cpu|Reg[29][0]~2_combout ),
	.datad(!\cpu|Reg[1][0]~45_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[21][7]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][0]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][0]~46 .extended_lut = "off";
defparam \cpu|Reg[1][0]~46 .lut_mask = 64'h0003000311131113;
defparam \cpu|Reg[1][0]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N40
dffeas \cpu|Reg[1][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][1] .is_wysiwyg = "true";
defparam \cpu|Reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N33
cyclonev_lcell_comb \cpu|Reg[25][1]~feeder (
// Equation(s):
// \cpu|Reg[25][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[25][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \cpu|Reg[25][0]~22 (
// Equation(s):
// \cpu|Reg[25][0]~22_combout  = ( !\cpu|Selector19~0_combout  & ( (\cpu|Reg[28][1]~0_combout  & (\cpu|Pmem|WideOr19~3_combout  & (!\cpu|Pmem|WideOr18~0_combout  & \cpu|Pmem|WideOr12~5_combout ))) ) )

	.dataa(!\cpu|Reg[28][1]~0_combout ),
	.datab(!\cpu|Pmem|WideOr19~3_combout ),
	.datac(!\cpu|Pmem|WideOr18~0_combout ),
	.datad(!\cpu|Pmem|WideOr12~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][0]~22 .extended_lut = "off";
defparam \cpu|Reg[25][0]~22 .lut_mask = 64'h0010001000000000;
defparam \cpu|Reg[25][0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N3
cyclonev_lcell_comb \cpu|Reg[25][0]~23 (
// Equation(s):
// \cpu|Reg[25][0]~23_combout  = ( \cpu|Reg[25][0]~22_combout  & ( \cpu|Reg[0][0]~4_combout  ) ) # ( !\cpu|Reg[25][0]~22_combout  & ( (\cpu|Reg[0][0]~4_combout  & (\cpu|Reg[24][0]~20_combout  & \cpu|Reg[29][0]~2_combout )) ) )

	.dataa(!\cpu|Reg[0][0]~4_combout ),
	.datab(!\cpu|Reg[24][0]~20_combout ),
	.datac(!\cpu|Reg[29][0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[25][0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][0]~23 .extended_lut = "off";
defparam \cpu|Reg[25][0]~23 .lut_mask = 64'h0101010155555555;
defparam \cpu|Reg[25][0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N34
dffeas \cpu|Reg[25][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][1] .is_wysiwyg = "true";
defparam \cpu|Reg[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N54
cyclonev_lcell_comb \cpu|Mux37~2 (
// Equation(s):
// \cpu|Mux37~2_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Reg[25][1]~q  & ( (!\cpu|Selector30~0_combout  & ((\cpu|Reg[5][1]~q ))) # (\cpu|Selector30~0_combout  & (\cpu|Reg[29][1]~DUPLICATE_q )) ) ) ) # ( !\cpu|Selector32~0_combout  & ( 
// \cpu|Reg[25][1]~q  & ( (\cpu|Reg[1][1]~q ) # (\cpu|Selector30~0_combout ) ) ) ) # ( \cpu|Selector32~0_combout  & ( !\cpu|Reg[25][1]~q  & ( (!\cpu|Selector30~0_combout  & ((\cpu|Reg[5][1]~q ))) # (\cpu|Selector30~0_combout  & (\cpu|Reg[29][1]~DUPLICATE_q 
// )) ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Reg[25][1]~q  & ( (!\cpu|Selector30~0_combout  & \cpu|Reg[1][1]~q ) ) ) )

	.dataa(!\cpu|Selector30~0_combout ),
	.datab(!\cpu|Reg[29][1]~DUPLICATE_q ),
	.datac(!\cpu|Reg[1][1]~q ),
	.datad(!\cpu|Reg[5][1]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Reg[25][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~2 .extended_lut = "off";
defparam \cpu|Mux37~2 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \cpu|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N30
cyclonev_lcell_comb \cpu|Selector33~0 (
// Equation(s):
// \cpu|Selector33~0_combout  = ( !\cpu|IP [4] & ( ((!\cpu|IP [6]) # ((!\cpu|Pmem|WideOr10~1_combout ) # ((!\cpu|Pmem|WideOr7~3_combout )))) # (\cpu|IP [7]) ) ) # ( \cpu|IP [4] & ( ((((!\cpu|Pmem|WideOr10~0_combout ) # (!\cpu|Pmem|WideOr7~3_combout )) # 
// (\cpu|IP[3]~DUPLICATE_q )) # (\cpu|IP [6])) # (\cpu|IP [7]) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr10~0_combout ),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|Pmem|WideOr7~3_combout ),
	.datag(!\cpu|Pmem|WideOr10~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector33~0 .extended_lut = "on";
defparam \cpu|Selector33~0 .lut_mask = 64'hFFFFFFFFFDFDFF7F;
defparam \cpu|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N15
cyclonev_lcell_comb \cpu|Selector34~0 (
// Equation(s):
// \cpu|Selector34~0_combout  = ( \cpu|Pmem|WideOr7~3_combout  & ( (!\cpu|IP [7] & \cpu|Pmem|WideOr11~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr11~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector34~0 .extended_lut = "off";
defparam \cpu|Selector34~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \cpu|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N9
cyclonev_lcell_comb \cpu|Reg[4][1]~feeder (
// Equation(s):
// \cpu|Reg[4][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N24
cyclonev_lcell_comb \cpu|Reg[4][0]~35 (
// Equation(s):
// \cpu|Reg[4][0]~35_combout  = ( !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr8~0_combout  & (\cpu|Reg[29][0]~3_combout  & !\cpu|Pmem|WideOr10~2_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr8~0_combout ),
	.datab(!\cpu|Reg[29][0]~3_combout ),
	.datac(!\cpu|Pmem|WideOr10~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][0]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][0]~35 .extended_lut = "off";
defparam \cpu|Reg[4][0]~35 .lut_mask = 64'h2020202000000000;
defparam \cpu|Reg[4][0]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N36
cyclonev_lcell_comb \cpu|Reg[20][7]~34 (
// Equation(s):
// \cpu|Reg[20][7]~34_combout  = ( \cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|IP [7] & \cpu|Pmem|WideOr12~4_combout ) ) ) # ( !\cpu|Pmem|WideOr18~0_combout  & ( (!\cpu|IP [7] & (\cpu|Pmem|WideOr19~3_combout  & \cpu|Pmem|WideOr12~4_combout )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr19~3_combout ),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr12~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][7]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][7]~34 .extended_lut = "off";
defparam \cpu|Reg[20][7]~34 .lut_mask = 64'h0022002200AA00AA;
defparam \cpu|Reg[20][7]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N6
cyclonev_lcell_comb \cpu|Reg[4][0]~36 (
// Equation(s):
// \cpu|Reg[4][0]~36_combout  = ( \cpu|Reg[20][7]~34_combout  & ( (\cpu|Reg[4][0]~35_combout  & \cpu|Reg[0][0]~4_combout ) ) ) # ( !\cpu|Reg[20][7]~34_combout  & ( (\cpu|Reg[0][0]~4_combout  & ((\cpu|Reg[4][0]~33_combout ) # (\cpu|Reg[4][0]~35_combout ))) ) 
// )

	.dataa(!\cpu|Reg[4][0]~35_combout ),
	.datab(!\cpu|Reg[0][0]~4_combout ),
	.datac(!\cpu|Reg[4][0]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[20][7]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][0]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][0]~36 .extended_lut = "off";
defparam \cpu|Reg[4][0]~36 .lut_mask = 64'h1313131311111111;
defparam \cpu|Reg[4][0]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N10
dffeas \cpu|Reg[4][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[4][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][1] .is_wysiwyg = "true";
defparam \cpu|Reg[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N0
cyclonev_lcell_comb \cpu|Reg[24][1]~feeder (
// Equation(s):
// \cpu|Reg[24][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[24][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N27
cyclonev_lcell_comb \cpu|Reg[24][0]~19 (
// Equation(s):
// \cpu|Reg[24][0]~19_combout  = ( \cpu|Pmem|WideOr12~5_combout  & ( (\cpu|Reg[28][1]~0_combout  & (!\cpu|Pmem|WideOr19~3_combout  & (!\cpu|Selector19~0_combout  & !\cpu|Pmem|WideOr18~0_combout ))) ) ) # ( !\cpu|Pmem|WideOr12~5_combout  & ( 
// (\cpu|Reg[28][1]~0_combout  & !\cpu|Selector19~0_combout ) ) )

	.dataa(!\cpu|Reg[28][1]~0_combout ),
	.datab(!\cpu|Pmem|WideOr19~3_combout ),
	.datac(!\cpu|Selector19~0_combout ),
	.datad(!\cpu|Pmem|WideOr18~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][0]~19 .extended_lut = "off";
defparam \cpu|Reg[24][0]~19 .lut_mask = 64'h5050505040004000;
defparam \cpu|Reg[24][0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \cpu|Reg[24][0]~21 (
// Equation(s):
// \cpu|Reg[24][0]~21_combout  = ( \cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Reg[0][0]~4_combout  & \cpu|Reg[24][0]~19_combout ) ) ) # ( !\cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Reg[24][0]~20_combout  & 
// !\cpu|Pmem|WideOr11~1_combout )) # (\cpu|Reg[24][0]~19_combout ))) ) )

	.dataa(!\cpu|Reg[0][0]~4_combout ),
	.datab(!\cpu|Reg[24][0]~20_combout ),
	.datac(!\cpu|Reg[24][0]~19_combout ),
	.datad(!\cpu|Pmem|WideOr11~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][0]~21 .extended_lut = "off";
defparam \cpu|Reg[24][0]~21 .lut_mask = 64'h1505150505050505;
defparam \cpu|Reg[24][0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N1
dffeas \cpu|Reg[24][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][1] .is_wysiwyg = "true";
defparam \cpu|Reg[24][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N18
cyclonev_lcell_comb \cpu|sync_btns|buff[3]~feeder (
// Equation(s):
// \cpu|sync_btns|buff[3]~feeder_combout  = ( \KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns|buff[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns|buff[3]~feeder .extended_lut = "off";
defparam \cpu|sync_btns|buff[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_btns|buff[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N19
dffeas \cpu|sync_btns|buff[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns|buff[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|buff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|buff[3] .is_wysiwyg = "true";
defparam \cpu|sync_btns|buff[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N5
dffeas \cpu|sync_btns|y[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|buff [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|y[3] .is_wysiwyg = "true";
defparam \cpu|sync_btns|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N35
dffeas \cpu|pb[3].dfe|buff (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[3].dfe|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[3].dfe|buff .is_wysiwyg = "true";
defparam \cpu|pb[3].dfe|buff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N33
cyclonev_lcell_comb \cpu|Reg~27 (
// Equation(s):
// \cpu|Reg~27_combout  = ( \cpu|pb[3].dfe|buff~q  & ( (!\db|y~q  & !\cpu|sync_btns|y [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|y~q ),
	.datad(!\cpu|sync_btns|y [3]),
	.datae(gnd),
	.dataf(!\cpu|pb[3].dfe|buff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~27 .extended_lut = "off";
defparam \cpu|Reg~27 .lut_mask = 64'h00000000F000F000;
defparam \cpu|Reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N78
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y11_N23
dffeas \cpu|sync_din|buff[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[1] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N58
dffeas \cpu|sync_din|y[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[1] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N33
cyclonev_lcell_comb \cpu|Reg~28 (
// Equation(s):
// \cpu|Reg~28_combout  = ( \cpu|Selector15~0_combout  & ( (!\cpu|Reg~27_combout  & ((!\cpu|Pmem|WideOr2~2_combout ) # ((\cpu|cnum~2_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [1])))) ) ) # ( !\cpu|Selector15~0_combout  & ( 
// (!\cpu|Reg~27_combout  & (\cpu|Pmem|WideOr2~2_combout  & ((\cpu|cnum~2_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [1])))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg~27_combout ),
	.datac(!\cpu|sync_din|y [1]),
	.datad(!\cpu|cnum~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~28 .extended_lut = "off";
defparam \cpu|Reg~28 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu|Reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N51
cyclonev_lcell_comb \cpu|Reg[28][1]~31 (
// Equation(s):
// \cpu|Reg[28][1]~31_combout  = ( \cpu|Reg[29][0]~3_combout  & ( (!\cpu|Pmem|WideOr10~2_combout  & (!\cpu|Pmem|WideOr11~1_combout  & \cpu|Pmem|WideOr8~0_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr10~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr11~1_combout ),
	.datad(!\cpu|Pmem|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[29][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][1]~31 .extended_lut = "off";
defparam \cpu|Reg[28][1]~31 .lut_mask = 64'h0000000000A000A0;
defparam \cpu|Reg[28][1]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N27
cyclonev_lcell_comb \cpu|Reg[29][4]~29 (
// Equation(s):
// \cpu|Reg[29][4]~29_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr2~1_combout  & ( !\cpu|Pmem|WideOr3~3_combout  ) ) ) # ( !\cpu|IP [7] & ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Pmem|WideOr3~3_combout  ) ) )

	.dataa(!\cpu|Pmem|WideOr3~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][4]~29 .extended_lut = "off";
defparam \cpu|Reg[29][4]~29 .lut_mask = 64'h55550000AAAA0000;
defparam \cpu|Reg[29][4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N33
cyclonev_lcell_comb \cpu|Reg[28][1]~30 (
// Equation(s):
// \cpu|Reg[28][1]~30_combout  = ( \cpu|Reg[28][1]~0_combout  & ( (\cpu|Selector19~0_combout  & ((!\cpu|Pmem|WideOr12~5_combout ) # ((!\cpu|Pmem|WideOr19~3_combout  & !\cpu|Pmem|WideOr18~0_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr12~5_combout ),
	.datab(!\cpu|Selector19~0_combout ),
	.datac(!\cpu|Pmem|WideOr19~3_combout ),
	.datad(!\cpu|Pmem|WideOr18~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[28][1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][1]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][1]~30 .extended_lut = "off";
defparam \cpu|Reg[28][1]~30 .lut_mask = 64'h0000000032223222;
defparam \cpu|Reg[28][1]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N54
cyclonev_lcell_comb \cpu|Reg[28][1]~32 (
// Equation(s):
// \cpu|Reg[28][1]~32_combout  = ( \cpu|s_word[0]~0_combout  & ( \cpu|Pmem|WideOr1~1_combout  & ( \cpu|Reg~27_combout  ) ) ) # ( !\cpu|s_word[0]~0_combout  & ( \cpu|Pmem|WideOr1~1_combout  & ( \cpu|Reg~27_combout  ) ) ) # ( \cpu|s_word[0]~0_combout  & ( 
// !\cpu|Pmem|WideOr1~1_combout  & ( ((\cpu|Reg[29][4]~29_combout  & ((\cpu|Reg[28][1]~30_combout ) # (\cpu|Reg[28][1]~31_combout )))) # (\cpu|Reg~27_combout ) ) ) ) # ( !\cpu|s_word[0]~0_combout  & ( !\cpu|Pmem|WideOr1~1_combout  & ( \cpu|Reg~27_combout  ) 
// ) )

	.dataa(!\cpu|Reg[28][1]~31_combout ),
	.datab(!\cpu|Reg[29][4]~29_combout ),
	.datac(!\cpu|Reg[28][1]~30_combout ),
	.datad(!\cpu|Reg~27_combout ),
	.datae(!\cpu|s_word[0]~0_combout ),
	.dataf(!\cpu|Pmem|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][1]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][1]~32 .extended_lut = "off";
defparam \cpu|Reg[28][1]~32 .lut_mask = 64'h00FF13FF00FF00FF;
defparam \cpu|Reg[28][1]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N34
dffeas \cpu|Reg[28][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][1] .is_wysiwyg = "true";
defparam \cpu|Reg[28][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N33
cyclonev_lcell_comb \cpu|Reg[0][1]~feeder (
// Equation(s):
// \cpu|Reg[0][1]~feeder_combout  = \cpu|Selector15~0_combout 

	.dataa(!\cpu|Selector15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N48
cyclonev_lcell_comb \cpu|Reg[0][7]~43 (
// Equation(s):
// \cpu|Reg[0][7]~43_combout  = ( \cpu|Pmem|WideOr7~0_combout  & ( (((\cpu|Pmem|WideOr8~0_combout ) # (\cpu|Pmem|WideOr9~0_combout )) # (\cpu|Pmem|WideOr11~1_combout )) # (\cpu|Pmem|WideOr10~2_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr10~2_combout ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(!\cpu|Pmem|WideOr9~0_combout ),
	.datad(!\cpu|Pmem|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~43 .extended_lut = "off";
defparam \cpu|Reg[0][7]~43 .lut_mask = 64'h000000007FFF7FFF;
defparam \cpu|Reg[0][7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N12
cyclonev_lcell_comb \cpu|Reg[0][0]~44 (
// Equation(s):
// \cpu|Reg[0][0]~44_combout  = ( \cpu|Reg[20][7]~34_combout  & ( (\cpu|Pmem|WideOr2~2_combout  & (\cpu|Reg[0][0]~4_combout  & !\cpu|Reg[0][7]~43_combout )) ) ) # ( !\cpu|Reg[20][7]~34_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Pmem|WideOr2~2_combout  
// & !\cpu|Reg[0][7]~43_combout )) # (\cpu|Reg[0][7]~42_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg[0][0]~4_combout ),
	.datac(!\cpu|Reg[0][7]~42_combout ),
	.datad(!\cpu|Reg[0][7]~43_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[20][7]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~44 .extended_lut = "off";
defparam \cpu|Reg[0][0]~44 .lut_mask = 64'h1303130311001100;
defparam \cpu|Reg[0][0]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N34
dffeas \cpu|Reg[0][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[0][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][1] .is_wysiwyg = "true";
defparam \cpu|Reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N12
cyclonev_lcell_comb \cpu|Mux37~3 (
// Equation(s):
// \cpu|Mux37~3_combout  = ( \cpu|Selector30~0_combout  & ( \cpu|Reg[0][1]~q  & ( (!\cpu|Selector32~0_combout  & (\cpu|Reg[24][1]~q )) # (\cpu|Selector32~0_combout  & ((\cpu|Reg[28][1]~q ))) ) ) ) # ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[0][1]~q  & ( 
// (!\cpu|Selector32~0_combout ) # (\cpu|Reg[4][1]~q ) ) ) ) # ( \cpu|Selector30~0_combout  & ( !\cpu|Reg[0][1]~q  & ( (!\cpu|Selector32~0_combout  & (\cpu|Reg[24][1]~q )) # (\cpu|Selector32~0_combout  & ((\cpu|Reg[28][1]~q ))) ) ) ) # ( 
// !\cpu|Selector30~0_combout  & ( !\cpu|Reg[0][1]~q  & ( (\cpu|Reg[4][1]~q  & \cpu|Selector32~0_combout ) ) ) )

	.dataa(!\cpu|Reg[4][1]~q ),
	.datab(!\cpu|Reg[24][1]~q ),
	.datac(!\cpu|Reg[28][1]~q ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Selector30~0_combout ),
	.dataf(!\cpu|Reg[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~3 .extended_lut = "off";
defparam \cpu|Mux37~3 .lut_mask = 64'h0055330FFF55330F;
defparam \cpu|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N30
cyclonev_lcell_comb \cpu|Mux37~4 (
// Equation(s):
// \cpu|Mux37~4_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Mux37~3_combout  & ( (!\cpu|Selector33~0_combout  & (\cpu|Mux37~0_combout )) # (\cpu|Selector33~0_combout  & ((\cpu|Mux37~2_combout ))) ) ) ) # ( !\cpu|Selector34~0_combout  & ( 
// \cpu|Mux37~3_combout  & ( (\cpu|Selector33~0_combout ) # (\cpu|Mux37~1_combout ) ) ) ) # ( \cpu|Selector34~0_combout  & ( !\cpu|Mux37~3_combout  & ( (!\cpu|Selector33~0_combout  & (\cpu|Mux37~0_combout )) # (\cpu|Selector33~0_combout  & 
// ((\cpu|Mux37~2_combout ))) ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Mux37~3_combout  & ( (\cpu|Mux37~1_combout  & !\cpu|Selector33~0_combout ) ) ) )

	.dataa(!\cpu|Mux37~1_combout ),
	.datab(!\cpu|Mux37~0_combout ),
	.datac(!\cpu|Mux37~2_combout ),
	.datad(!\cpu|Selector33~0_combout ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Mux37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~4 .extended_lut = "off";
defparam \cpu|Mux37~4 .lut_mask = 64'h5500330F55FF330F;
defparam \cpu|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr17~0 (
// Equation(s):
// \cpu|Pmem|WideOr17~0_combout  = ( \cpu|Pmem|WideOr17~3_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr17~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr17~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu|Pmem|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr19~0 (
// Equation(s):
// \cpu|Pmem|WideOr19~0_combout  = ( \cpu|Pmem|WideOr19~3_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr19~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr19~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|Pmem|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr18~1 (
// Equation(s):
// \cpu|Pmem|WideOr18~1_combout  = ( \cpu|Pmem|WideOr18~0_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr18~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr18~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu|Pmem|WideOr18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N30
cyclonev_lcell_comb \cpu|Selector28~6 (
// Equation(s):
// \cpu|Selector28~6_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[7][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[6][1]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[5][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[4][1]~q  ) ) )

	.dataa(!\cpu|Reg[5][1]~q ),
	.datab(!\cpu|Reg[7][1]~q ),
	.datac(!\cpu|Reg[4][1]~q ),
	.datad(!\cpu|Reg[6][1]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~6 .extended_lut = "off";
defparam \cpu|Selector28~6 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N57
cyclonev_lcell_comb \cpu|Reg[15][7]~59 (
// Equation(s):
// \cpu|Reg[15][7]~59_combout  = ( \cpu|Pmem|WideOr12~4_combout  & ( (!\cpu|IP [7] & (!\cpu|Pmem|WideOr15~2_combout  & \cpu|Pmem|WideOr16~3_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr15~2_combout ),
	.datad(!\cpu|Pmem|WideOr16~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][7]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][7]~59 .extended_lut = "off";
defparam \cpu|Reg[15][7]~59 .lut_mask = 64'h0000000000C000C0;
defparam \cpu|Reg[15][7]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N57
cyclonev_lcell_comb \cpu|Reg[13][7]~65 (
// Equation(s):
// \cpu|Reg[13][7]~65_combout  = ( \cpu|Reg[15][7]~59_combout  & ( \cpu|Reg[21][7]~37_combout  & ( (\cpu|s_word[0]~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & (\cpu|Selector114~0_combout  & \cpu|Selector19~0_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|Selector114~0_combout ),
	.datad(!\cpu|Selector19~0_combout ),
	.datae(!\cpu|Reg[15][7]~59_combout ),
	.dataf(!\cpu|Reg[21][7]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[13][7]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[13][7]~65 .extended_lut = "off";
defparam \cpu|Reg[13][7]~65 .lut_mask = 64'h0000000000000004;
defparam \cpu|Reg[13][7]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N40
dffeas \cpu|Reg[13][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[13][7]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][1] .is_wysiwyg = "true";
defparam \cpu|Reg[13][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N48
cyclonev_lcell_comb \cpu|Reg[12][7]~64 (
// Equation(s):
// \cpu|Reg[12][7]~64_combout  = ( \cpu|Selector19~0_combout  & ( !\cpu|Reg[20][7]~34_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Reg[15][7]~59_combout  & (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Selector114~0_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Reg[15][7]~59_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|Selector114~0_combout ),
	.datae(!\cpu|Selector19~0_combout ),
	.dataf(!\cpu|Reg[20][7]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[12][7]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[12][7]~64 .extended_lut = "off";
defparam \cpu|Reg[12][7]~64 .lut_mask = 64'h0000001000000000;
defparam \cpu|Reg[12][7]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N5
dffeas \cpu|Reg[12][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[12][7]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][1] .is_wysiwyg = "true";
defparam \cpu|Reg[12][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N9
cyclonev_lcell_comb \cpu|Reg[15][7]~67 (
// Equation(s):
// \cpu|Reg[15][7]~67_combout  = ( \cpu|Reg[15][7]~59_combout  & ( \cpu|Selector114~0_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Decoder0~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Selector19~0_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Decoder0~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|Selector19~0_combout ),
	.datae(!\cpu|Reg[15][7]~59_combout ),
	.dataf(!\cpu|Selector114~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[15][7]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[15][7]~67 .extended_lut = "off";
defparam \cpu|Reg[15][7]~67 .lut_mask = 64'h0000000000000010;
defparam \cpu|Reg[15][7]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N38
dffeas \cpu|Reg[15][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[15][7]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][1] .is_wysiwyg = "true";
defparam \cpu|Reg[15][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N54
cyclonev_lcell_comb \cpu|Reg[14][7]~66 (
// Equation(s):
// \cpu|Reg[14][7]~66_combout  = ( \cpu|Reg[15][7]~59_combout  & ( \cpu|Reg[22][7]~16_combout  & ( (\cpu|s_word[0]~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & (\cpu|Selector19~0_combout  & \cpu|Selector114~0_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|Selector19~0_combout ),
	.datad(!\cpu|Selector114~0_combout ),
	.datae(!\cpu|Reg[15][7]~59_combout ),
	.dataf(!\cpu|Reg[22][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[14][7]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[14][7]~66 .extended_lut = "off";
defparam \cpu|Reg[14][7]~66 .lut_mask = 64'h0000000000000004;
defparam \cpu|Reg[14][7]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y16_N28
dffeas \cpu|Reg[14][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[14][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][1] .is_wysiwyg = "true";
defparam \cpu|Reg[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N36
cyclonev_lcell_comb \cpu|Selector28~8 (
// Equation(s):
// \cpu|Selector28~8_combout  = ( \cpu|Reg[15][1]~q  & ( \cpu|Reg[14][1]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][1]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][1]~q ))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( 
// !\cpu|Reg[15][1]~q  & ( \cpu|Reg[14][1]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][1]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][1]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & 
// (((!\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( \cpu|Reg[15][1]~q  & ( !\cpu|Reg[14][1]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][1]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][1]~q )))) # 
// (\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( !\cpu|Reg[15][1]~q  & ( !\cpu|Reg[14][1]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][1]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & 
// (\cpu|Reg[13][1]~q )))) ) ) )

	.dataa(!\cpu|Reg[13][1]~q ),
	.datab(!\cpu|Reg[12][1]~q ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Pmem|WideOr19~0_combout ),
	.datae(!\cpu|Reg[15][1]~q ),
	.dataf(!\cpu|Reg[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~8 .extended_lut = "off";
defparam \cpu|Selector28~8 .lut_mask = 64'h3050305F3F503F5F;
defparam \cpu|Selector28~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N12
cyclonev_lcell_comb \cpu|Reg[9][7]~61 (
// Equation(s):
// \cpu|Reg[9][7]~61_combout  = ( \cpu|Reg[15][7]~59_combout  & ( \cpu|Reg[21][7]~37_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Selector114~0_combout  & (!\cpu|Selector19~0_combout  & !\cpu|Pmem|WideOr1~1_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Selector114~0_combout ),
	.datac(!\cpu|Selector19~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Reg[15][7]~59_combout ),
	.dataf(!\cpu|Reg[21][7]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][7]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][7]~61 .extended_lut = "off";
defparam \cpu|Reg[9][7]~61 .lut_mask = 64'h0000000000001000;
defparam \cpu|Reg[9][7]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N40
dffeas \cpu|Reg[9][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][1] .is_wysiwyg = "true";
defparam \cpu|Reg[9][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N45
cyclonev_lcell_comb \cpu|Reg[8][7]~60 (
// Equation(s):
// \cpu|Reg[8][7]~60_combout  = ( \cpu|Reg[15][7]~59_combout  & ( \cpu|Selector114~0_combout  & ( (!\cpu|Selector19~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & (!\cpu|Reg[20][7]~34_combout  & \cpu|s_word[0]~0_combout ))) ) ) )

	.dataa(!\cpu|Selector19~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|Reg[20][7]~34_combout ),
	.datad(!\cpu|s_word[0]~0_combout ),
	.datae(!\cpu|Reg[15][7]~59_combout ),
	.dataf(!\cpu|Selector114~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[8][7]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[8][7]~60 .extended_lut = "off";
defparam \cpu|Reg[8][7]~60 .lut_mask = 64'h0000000000000080;
defparam \cpu|Reg[8][7]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N16
dffeas \cpu|Reg[8][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[8][7]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][1] .is_wysiwyg = "true";
defparam \cpu|Reg[8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N51
cyclonev_lcell_comb \cpu|Reg[11][7]~63 (
// Equation(s):
// \cpu|Reg[11][7]~63_combout  = ( \cpu|Decoder0~0_combout  & ( !\cpu|Selector19~0_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Reg[15][7]~59_combout  & (\cpu|Selector114~0_combout  & !\cpu|Pmem|WideOr1~1_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Reg[15][7]~59_combout ),
	.datac(!\cpu|Selector114~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Decoder0~0_combout ),
	.dataf(!\cpu|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[11][7]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[11][7]~63 .extended_lut = "off";
defparam \cpu|Reg[11][7]~63 .lut_mask = 64'h0000010000000000;
defparam \cpu|Reg[11][7]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N2
dffeas \cpu|Reg[11][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[11][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][1] .is_wysiwyg = "true";
defparam \cpu|Reg[11][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N0
cyclonev_lcell_comb \cpu|Reg[10][1]~feeder (
// Equation(s):
// \cpu|Reg[10][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[10][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N15
cyclonev_lcell_comb \cpu|Reg[10][7]~62 (
// Equation(s):
// \cpu|Reg[10][7]~62_combout  = ( \cpu|Reg[15][7]~59_combout  & ( \cpu|Reg[22][7]~16_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Selector114~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & !\cpu|Selector19~0_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Selector114~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|Selector19~0_combout ),
	.datae(!\cpu|Reg[15][7]~59_combout ),
	.dataf(!\cpu|Reg[22][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][7]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][7]~62 .extended_lut = "off";
defparam \cpu|Reg[10][7]~62 .lut_mask = 64'h0000000000001000;
defparam \cpu|Reg[10][7]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N1
dffeas \cpu|Reg[10][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[10][7]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][1] .is_wysiwyg = "true";
defparam \cpu|Reg[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N0
cyclonev_lcell_comb \cpu|Selector28~7 (
// Equation(s):
// \cpu|Selector28~7_combout  = ( \cpu|Reg[11][1]~q  & ( \cpu|Reg[10][1]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][1]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][1]~q ))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Reg[11][1]~q  
// & ( \cpu|Reg[10][1]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[8][1]~q ) # (\cpu|Pmem|WideOr18~1_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][1]~q  & (!\cpu|Pmem|WideOr18~1_combout ))) ) ) ) # ( \cpu|Reg[11][1]~q  & ( 
// !\cpu|Reg[10][1]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout  & \cpu|Reg[8][1]~q )))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Pmem|WideOr18~1_combout )) # (\cpu|Reg[9][1]~q ))) ) ) ) # ( !\cpu|Reg[11][1]~q  & ( 
// !\cpu|Reg[10][1]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][1]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][1]~q )))) ) ) )

	.dataa(!\cpu|Reg[9][1]~q ),
	.datab(!\cpu|Pmem|WideOr19~0_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Reg[8][1]~q ),
	.datae(!\cpu|Reg[11][1]~q ),
	.dataf(!\cpu|Reg[10][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~7 .extended_lut = "off";
defparam \cpu|Selector28~7 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu|Selector28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N6
cyclonev_lcell_comb \cpu|Selector28~5 (
// Equation(s):
// \cpu|Selector28~5_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[3][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[2][1]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[1][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[0][1]~q  ) ) )

	.dataa(!\cpu|Reg[0][1]~q ),
	.datab(!\cpu|Reg[1][1]~q ),
	.datac(!\cpu|Reg[2][1]~q ),
	.datad(!\cpu|Reg[3][1]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~5 .extended_lut = "off";
defparam \cpu|Selector28~5 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N42
cyclonev_lcell_comb \cpu|Selector28~9 (
// Equation(s):
// \cpu|Selector28~9_combout  = ( \cpu|Selector28~7_combout  & ( \cpu|Selector28~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout ) # ((!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector28~6_combout )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector28~8_combout 
// )))) ) ) ) # ( !\cpu|Selector28~7_combout  & ( \cpu|Selector28~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector28~6_combout )) # 
// (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector28~8_combout ))))) ) ) ) # ( \cpu|Selector28~7_combout  & ( !\cpu|Selector28~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector28~6_combout )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector28~8_combout ))))) ) ) ) # ( !\cpu|Selector28~7_combout  & ( !\cpu|Selector28~5_combout  & ( (\cpu|Pmem|WideOr17~0_combout  & 
// ((!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector28~6_combout )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector28~8_combout ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Selector28~6_combout ),
	.datac(!\cpu|Selector28~8_combout ),
	.datad(!\cpu|Pmem|WideOr16~0_combout ),
	.datae(!\cpu|Selector28~7_combout ),
	.dataf(!\cpu|Selector28~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~9 .extended_lut = "off";
defparam \cpu|Selector28~9 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu|Selector28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N18
cyclonev_lcell_comb \cpu|Reg[23][7]~50 (
// Equation(s):
// \cpu|Reg[23][7]~50_combout  = ( \cpu|Pmem|WideOr12~4_combout  & ( (!\cpu|Pmem|WideOr16~3_combout  & (\cpu|Pmem|WideOr15~2_combout  & !\cpu|IP [7])) ) )

	.dataa(!\cpu|Pmem|WideOr16~3_combout ),
	.datab(!\cpu|Pmem|WideOr15~2_combout ),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][7]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][7]~50 .extended_lut = "off";
defparam \cpu|Reg[23][7]~50 .lut_mask = 64'h0000000022002200;
defparam \cpu|Reg[23][7]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N0
cyclonev_lcell_comb \cpu|Reg[22][7]~56 (
// Equation(s):
// \cpu|Reg[22][7]~56_combout  = ( \cpu|Reg[23][7]~50_combout  & ( \cpu|Reg[22][7]~16_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Selector114~0_combout  & (\cpu|Selector19~0_combout  & !\cpu|Pmem|WideOr1~1_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Selector114~0_combout ),
	.datac(!\cpu|Selector19~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Reg[23][7]~50_combout ),
	.dataf(!\cpu|Reg[22][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[22][7]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[22][7]~56 .extended_lut = "off";
defparam \cpu|Reg[22][7]~56 .lut_mask = 64'h0000000000000100;
defparam \cpu|Reg[22][7]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N44
dffeas \cpu|Reg[22][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[22][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][1] .is_wysiwyg = "true";
defparam \cpu|Reg[22][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N27
cyclonev_lcell_comb \cpu|Reg[18][7]~55 (
// Equation(s):
// \cpu|Reg[18][7]~55_combout  = ( \cpu|Reg[23][7]~50_combout  & ( \cpu|Reg[22][7]~16_combout  & ( (!\cpu|Selector19~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & (\cpu|Selector114~0_combout  & \cpu|s_word[0]~0_combout ))) ) ) )

	.dataa(!\cpu|Selector19~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|Selector114~0_combout ),
	.datad(!\cpu|s_word[0]~0_combout ),
	.datae(!\cpu|Reg[23][7]~50_combout ),
	.dataf(!\cpu|Reg[22][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][7]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][7]~55 .extended_lut = "off";
defparam \cpu|Reg[18][7]~55 .lut_mask = 64'h0000000000000008;
defparam \cpu|Reg[18][7]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N22
dffeas \cpu|Reg[18][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[18][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][1] .is_wysiwyg = "true";
defparam \cpu|Reg[18][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N42
cyclonev_lcell_comb \cpu|Selector28~2 (
// Equation(s):
// \cpu|Selector28~2_combout  = ( \cpu|Reg[22][1]~q  & ( \cpu|Reg[18][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout ) # ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[26][1]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[30][1]~q )))) ) ) ) # ( 
// !\cpu|Reg[22][1]~q  & ( \cpu|Reg[18][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[26][1]~q )) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Reg[30][1]~q ))))) ) ) ) # ( \cpu|Reg[22][1]~q  & ( !\cpu|Reg[18][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[26][1]~q )) # 
// (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[30][1]~q ))))) ) ) ) # ( !\cpu|Reg[22][1]~q  & ( !\cpu|Reg[18][1]~q  & ( (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[26][1]~q )) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Reg[30][1]~q ))))) ) ) )

	.dataa(!\cpu|Reg[26][1]~q ),
	.datab(!\cpu|Reg[30][1]~q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Reg[22][1]~q ),
	.dataf(!\cpu|Reg[18][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~2 .extended_lut = "off";
defparam \cpu|Selector28~2 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N6
cyclonev_lcell_comb \cpu|Reg[23][7]~58 (
// Equation(s):
// \cpu|Reg[23][7]~58_combout  = ( \cpu|Selector114~0_combout  & ( \cpu|Reg[23][7]~50_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Decoder0~0_combout  & (\cpu|Selector19~0_combout  & !\cpu|Pmem|WideOr1~1_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Decoder0~0_combout ),
	.datac(!\cpu|Selector19~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Selector114~0_combout ),
	.dataf(!\cpu|Reg[23][7]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[23][7]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[23][7]~58 .extended_lut = "off";
defparam \cpu|Reg[23][7]~58 .lut_mask = 64'h0000000000000100;
defparam \cpu|Reg[23][7]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N2
dffeas \cpu|Reg[23][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[23][7]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][1] .is_wysiwyg = "true";
defparam \cpu|Reg[23][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N21
cyclonev_lcell_comb \cpu|Reg[19][7]~57 (
// Equation(s):
// \cpu|Reg[19][7]~57_combout  = ( \cpu|Decoder0~0_combout  & ( !\cpu|Selector19~0_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Selector114~0_combout  & (\cpu|Reg[23][7]~50_combout  & !\cpu|Pmem|WideOr1~1_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Selector114~0_combout ),
	.datac(!\cpu|Reg[23][7]~50_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Decoder0~0_combout ),
	.dataf(!\cpu|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][7]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][7]~57 .extended_lut = "off";
defparam \cpu|Reg[19][7]~57 .lut_mask = 64'h0000010000000000;
defparam \cpu|Reg[19][7]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N28
dffeas \cpu|Reg[19][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[19][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][1] .is_wysiwyg = "true";
defparam \cpu|Reg[19][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N0
cyclonev_lcell_comb \cpu|Selector28~3 (
// Equation(s):
// \cpu|Selector28~3_combout  = ( \cpu|Reg[23][1]~q  & ( \cpu|Reg[19][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout ) # ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][1]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[31][1]~DUPLICATE_q )))) ) ) ) # ( 
// !\cpu|Reg[23][1]~q  & ( \cpu|Reg[19][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][1]~q )) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Reg[31][1]~DUPLICATE_q ))))) ) ) ) # ( \cpu|Reg[23][1]~q  & ( !\cpu|Reg[19][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][1]~q )) 
// # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[31][1]~DUPLICATE_q ))))) ) ) ) # ( !\cpu|Reg[23][1]~q  & ( !\cpu|Reg[19][1]~q  & ( (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][1]~q )) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Reg[31][1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~0_combout ),
	.datab(!\cpu|Reg[27][1]~q ),
	.datac(!\cpu|Pmem|WideOr17~0_combout ),
	.datad(!\cpu|Reg[31][1]~DUPLICATE_q ),
	.datae(!\cpu|Reg[23][1]~q ),
	.dataf(!\cpu|Reg[19][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~3 .extended_lut = "off";
defparam \cpu|Selector28~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N24
cyclonev_lcell_comb \cpu|Reg[17][7]~53 (
// Equation(s):
// \cpu|Reg[17][7]~53_combout  = ( \cpu|Reg[21][7]~37_combout  & ( \cpu|Reg[23][7]~50_combout  & ( (!\cpu|Selector19~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & (\cpu|s_word[0]~0_combout  & \cpu|Selector114~0_combout ))) ) ) )

	.dataa(!\cpu|Selector19~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|s_word[0]~0_combout ),
	.datad(!\cpu|Selector114~0_combout ),
	.datae(!\cpu|Reg[21][7]~37_combout ),
	.dataf(!\cpu|Reg[23][7]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][7]~53 .extended_lut = "off";
defparam \cpu|Reg[17][7]~53 .lut_mask = 64'h0000000000000008;
defparam \cpu|Reg[17][7]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N4
dffeas \cpu|Reg[17][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[17][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][1] .is_wysiwyg = "true";
defparam \cpu|Reg[17][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N3
cyclonev_lcell_comb \cpu|Reg[21][7]~54 (
// Equation(s):
// \cpu|Reg[21][7]~54_combout  = ( \cpu|Reg[21][7]~37_combout  & ( \cpu|Reg[23][7]~50_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Selector114~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Selector19~0_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Selector114~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|Selector19~0_combout ),
	.datae(!\cpu|Reg[21][7]~37_combout ),
	.dataf(!\cpu|Reg[23][7]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[21][7]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[21][7]~54 .extended_lut = "off";
defparam \cpu|Reg[21][7]~54 .lut_mask = 64'h0000000000000010;
defparam \cpu|Reg[21][7]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N38
dffeas \cpu|Reg[21][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[21][7]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][1] .is_wysiwyg = "true";
defparam \cpu|Reg[21][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N36
cyclonev_lcell_comb \cpu|Selector28~1 (
// Equation(s):
// \cpu|Selector28~1_combout  = ( \cpu|Reg[21][1]~q  & ( \cpu|Reg[25][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Reg[17][1]~q )))) # (\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout )) # 
// (\cpu|Reg[29][1]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg[21][1]~q  & ( \cpu|Reg[25][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Reg[17][1]~q  & !\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout )) # 
// (\cpu|Reg[29][1]~DUPLICATE_q ))) ) ) ) # ( \cpu|Reg[21][1]~q  & ( !\cpu|Reg[25][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Reg[17][1]~q )))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[29][1]~DUPLICATE_q  & 
// ((\cpu|Pmem|WideOr17~0_combout )))) ) ) ) # ( !\cpu|Reg[21][1]~q  & ( !\cpu|Reg[25][1]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Reg[17][1]~q  & !\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[29][1]~DUPLICATE_q  & 
// ((\cpu|Pmem|WideOr17~0_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~0_combout ),
	.datab(!\cpu|Reg[29][1]~DUPLICATE_q ),
	.datac(!\cpu|Reg[17][1]~q ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Reg[21][1]~q ),
	.dataf(!\cpu|Reg[25][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~1 .extended_lut = "off";
defparam \cpu|Selector28~1 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \cpu|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N42
cyclonev_lcell_comb \cpu|Reg[16][7]~51 (
// Equation(s):
// \cpu|Reg[16][7]~51_combout  = ( \cpu|Selector114~0_combout  & ( \cpu|Reg[23][7]~50_combout  & ( (!\cpu|Selector19~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & (\cpu|s_word[0]~0_combout  & !\cpu|Reg[20][7]~34_combout ))) ) ) )

	.dataa(!\cpu|Selector19~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|s_word[0]~0_combout ),
	.datad(!\cpu|Reg[20][7]~34_combout ),
	.datae(!\cpu|Selector114~0_combout ),
	.dataf(!\cpu|Reg[23][7]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][7]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][7]~51 .extended_lut = "off";
defparam \cpu|Reg[16][7]~51 .lut_mask = 64'h0000000000000800;
defparam \cpu|Reg[16][7]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N16
dffeas \cpu|Reg[16][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[16][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][1] .is_wysiwyg = "true";
defparam \cpu|Reg[16][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N18
cyclonev_lcell_comb \cpu|Reg[20][7]~52 (
// Equation(s):
// \cpu|Reg[20][7]~52_combout  = ( \cpu|Selector19~0_combout  & ( !\cpu|Reg[20][7]~34_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Selector114~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Reg[23][7]~50_combout ))) ) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(!\cpu|Selector114~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|Reg[23][7]~50_combout ),
	.datae(!\cpu|Selector19~0_combout ),
	.dataf(!\cpu|Reg[20][7]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[20][7]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[20][7]~52 .extended_lut = "off";
defparam \cpu|Reg[20][7]~52 .lut_mask = 64'h0000001000000000;
defparam \cpu|Reg[20][7]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N50
dffeas \cpu|Reg[20][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[20][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][1] .is_wysiwyg = "true";
defparam \cpu|Reg[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N48
cyclonev_lcell_comb \cpu|Selector28~0 (
// Equation(s):
// \cpu|Selector28~0_combout  = ( \cpu|Reg[20][1]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[28][1]~q ) ) ) ) # ( !\cpu|Reg[20][1]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Reg[28][1]~q  & 
// \cpu|Pmem|WideOr16~0_combout ) ) ) ) # ( \cpu|Reg[20][1]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[16][1]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[24][1]~q ))) ) ) ) # ( !\cpu|Reg[20][1]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[16][1]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[24][1]~q ))) ) ) )

	.dataa(!\cpu|Reg[28][1]~q ),
	.datab(!\cpu|Pmem|WideOr16~0_combout ),
	.datac(!\cpu|Reg[16][1]~q ),
	.datad(!\cpu|Reg[24][1]~q ),
	.datae(!\cpu|Reg[20][1]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~0 .extended_lut = "off";
defparam \cpu|Selector28~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \cpu|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N54
cyclonev_lcell_comb \cpu|Selector28~4 (
// Equation(s):
// \cpu|Selector28~4_combout  = ( \cpu|Selector28~1_combout  & ( \cpu|Selector28~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout ) # ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector28~2_combout )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector28~3_combout 
// )))) ) ) ) # ( !\cpu|Selector28~1_combout  & ( \cpu|Selector28~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout )))) # (\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector28~2_combout )) # 
// (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector28~3_combout ))))) ) ) ) # ( \cpu|Selector28~1_combout  & ( !\cpu|Selector28~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout )))) # (\cpu|Pmem|WideOr18~1_combout  & 
// ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector28~2_combout )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector28~3_combout ))))) ) ) ) # ( !\cpu|Selector28~1_combout  & ( !\cpu|Selector28~0_combout  & ( (\cpu|Pmem|WideOr18~1_combout  & 
// ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector28~2_combout )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector28~3_combout ))))) ) ) )

	.dataa(!\cpu|Selector28~2_combout ),
	.datab(!\cpu|Selector28~3_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Pmem|WideOr19~0_combout ),
	.datae(!\cpu|Selector28~1_combout ),
	.dataf(!\cpu|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~4 .extended_lut = "off";
defparam \cpu|Selector28~4 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu|Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N18
cyclonev_lcell_comb \cpu|Selector28~10 (
// Equation(s):
// \cpu|Selector28~10_combout  = ( \cpu|Selector28~4_combout  & ( \cpu|Pmem|WideOr12~4_combout  & ( (!\cpu|IP [7] & (((\cpu|Selector28~9_combout )) # (\cpu|Pmem|WideOr15~2_combout ))) # (\cpu|IP [7] & (((\cpu|Pmem|WideOr18~1_combout )))) ) ) ) # ( 
// !\cpu|Selector28~4_combout  & ( \cpu|Pmem|WideOr12~4_combout  & ( (!\cpu|IP [7] & (!\cpu|Pmem|WideOr15~2_combout  & (\cpu|Selector28~9_combout ))) # (\cpu|IP [7] & (((\cpu|Pmem|WideOr18~1_combout )))) ) ) ) # ( \cpu|Selector28~4_combout  & ( 
// !\cpu|Pmem|WideOr12~4_combout  & ( \cpu|Pmem|WideOr18~1_combout  ) ) ) # ( !\cpu|Selector28~4_combout  & ( !\cpu|Pmem|WideOr12~4_combout  & ( \cpu|Pmem|WideOr18~1_combout  ) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|Selector28~9_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Selector28~4_combout ),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~10 .extended_lut = "off";
defparam \cpu|Selector28~10 .lut_mask = 64'h0F0F0F0F220F770F;
defparam \cpu|Selector28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N39
cyclonev_lcell_comb \cpu|cnum~1 (
// Equation(s):
// \cpu|cnum~1_combout  = ( \cpu|Mux37~4_combout  & ( \cpu|Selector28~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( !\cpu|Mux37~4_combout  & ( 
// \cpu|Selector28~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((!\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( \cpu|Mux37~4_combout  & ( !\cpu|Selector28~10_combout  & ( (\cpu|Pmem|WideOr4~3_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|WideOr6~3_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr5~3_combout ),
	.datae(!\cpu|Mux37~4_combout ),
	.dataf(!\cpu|Selector28~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~1 .extended_lut = "off";
defparam \cpu|cnum~1 .lut_mask = 64'h00001020FFEFEFFF;
defparam \cpu|cnum~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N24
cyclonev_lcell_comb \cpu|Selector28~11 (
// Equation(s):
// \cpu|Selector28~11_combout  = ( \cpu|Selector28~9_combout  & ( (!\cpu|Pmem|WideOr15~2_combout ) # ((\cpu|Selector28~4_combout ) # (\cpu|IP [7])) ) ) # ( !\cpu|Selector28~9_combout  & ( (\cpu|Pmem|WideOr15~2_combout  & (!\cpu|IP [7] & 
// \cpu|Selector28~4_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector28~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~11 .extended_lut = "off";
defparam \cpu|Selector28~11 .lut_mask = 64'h04040404BFBFBFBF;
defparam \cpu|Selector28~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N34
dffeas \cpu|Reg[13][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[13][7]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][0] .is_wysiwyg = "true";
defparam \cpu|Reg[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N16
dffeas \cpu|Reg[14][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[14][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][0] .is_wysiwyg = "true";
defparam \cpu|Reg[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N44
dffeas \cpu|Reg[15][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[15][7]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][0] .is_wysiwyg = "true";
defparam \cpu|Reg[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N22
dffeas \cpu|Reg[12][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[12][7]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][0] .is_wysiwyg = "true";
defparam \cpu|Reg[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N42
cyclonev_lcell_comb \cpu|Selector29~8 (
// Equation(s):
// \cpu|Selector29~8_combout  = ( \cpu|Reg[15][0]~q  & ( \cpu|Reg[12][0]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout ) # (\cpu|Reg[14][0]~q )))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Pmem|WideOr18~1_combout )) # 
// (\cpu|Reg[13][0]~q ))) ) ) ) # ( !\cpu|Reg[15][0]~q  & ( \cpu|Reg[12][0]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout ) # (\cpu|Reg[14][0]~q )))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][0]~q  & 
// ((!\cpu|Pmem|WideOr18~1_combout )))) ) ) ) # ( \cpu|Reg[15][0]~q  & ( !\cpu|Reg[12][0]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[14][0]~q  & \cpu|Pmem|WideOr18~1_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Pmem|WideOr18~1_combout )) 
// # (\cpu|Reg[13][0]~q ))) ) ) ) # ( !\cpu|Reg[15][0]~q  & ( !\cpu|Reg[12][0]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[14][0]~q  & \cpu|Pmem|WideOr18~1_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][0]~q  & 
// ((!\cpu|Pmem|WideOr18~1_combout )))) ) ) )

	.dataa(!\cpu|Reg[13][0]~q ),
	.datab(!\cpu|Reg[14][0]~q ),
	.datac(!\cpu|Pmem|WideOr19~0_combout ),
	.datad(!\cpu|Pmem|WideOr18~1_combout ),
	.datae(!\cpu|Reg[15][0]~q ),
	.dataf(!\cpu|Reg[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~8 .extended_lut = "off";
defparam \cpu|Selector29~8 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu|Selector29~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N15
cyclonev_lcell_comb \cpu|Reg[5][0]~feeder (
// Equation(s):
// \cpu|Reg[5][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N4
dffeas \cpu|Reg[29][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][0] .is_wysiwyg = "true";
defparam \cpu|Reg[29][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N3
cyclonev_lcell_comb \cpu|Reg[30][0]~feeder (
// Equation(s):
// \cpu|Reg[30][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[30][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N4
dffeas \cpu|Reg[30][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][0] .is_wysiwyg = "true";
defparam \cpu|Reg[30][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N15
cyclonev_lcell_comb \cpu|sync_din|buff[0]~feeder (
// Equation(s):
// \cpu|sync_din|buff[0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_din|buff[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_din|buff[0]~feeder .extended_lut = "off";
defparam \cpu|sync_din|buff[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_din|buff[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N17
dffeas \cpu|sync_din|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_din|buff[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[0] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N35
dffeas \cpu|sync_din|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[0] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N36
cyclonev_lcell_comb \cpu|Reg~49 (
// Equation(s):
// \cpu|Reg~49_combout  = ( \cpu|cnum~0_combout  & ( (!\cpu|Reg~27_combout  & (((\cpu|Selector16~0_combout )) # (\cpu|Pmem|WideOr2~2_combout ))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [0])))) ) ) # ( !\cpu|cnum~0_combout  & ( (!\cpu|Reg~27_combout  & 
// (!\cpu|Pmem|WideOr2~2_combout  & (\cpu|Selector16~0_combout ))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [0])))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg~27_combout ),
	.datac(!\cpu|Selector16~0_combout ),
	.datad(!\cpu|sync_din|y [0]),
	.datae(gnd),
	.dataf(!\cpu|cnum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~49 .extended_lut = "off";
defparam \cpu|Reg~49 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N38
dffeas \cpu|Reg[28][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][0] .is_wysiwyg = "true";
defparam \cpu|Reg[28][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \cpu|sync_btns|buff[0]~feeder (
// Equation(s):
// \cpu|sync_btns|buff[0]~feeder_combout  = ( \KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns|buff[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns|buff[0]~feeder .extended_lut = "off";
defparam \cpu|sync_btns|buff[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_btns|buff[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \cpu|sync_btns|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns|buff[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|buff[0] .is_wysiwyg = "true";
defparam \cpu|sync_btns|buff[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \cpu|sync_btns|y[0]~feeder (
// Equation(s):
// \cpu|sync_btns|y[0]~feeder_combout  = \cpu|sync_btns|buff [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|sync_btns|buff [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns|y[0]~feeder .extended_lut = "off";
defparam \cpu|sync_btns|y[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|sync_btns|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N35
dffeas \cpu|sync_btns|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|y[0] .is_wysiwyg = "true";
defparam \cpu|sync_btns|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N49
dffeas \cpu|pb[0].dfe|buff (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[0].dfe|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[0].dfe|buff .is_wysiwyg = "true";
defparam \cpu|pb[0].dfe|buff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N57
cyclonev_lcell_comb \cpu|Mux89~0 (
// Equation(s):
// \cpu|Mux89~0_combout  = ( \cpu|Pmem|WideOr6~0_combout  & ( (!\cpu|Mux86~2_combout  & (!\cpu|Pmem|WideOr4~0_combout  & \cpu|Pmem|WideOr5~0_combout )) ) )

	.dataa(!\cpu|Mux86~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr4~0_combout ),
	.datad(!\cpu|Pmem|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux89~0 .extended_lut = "off";
defparam \cpu|Mux89~0 .lut_mask = 64'h0000000000A000A0;
defparam \cpu|Mux89~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N9
cyclonev_lcell_comb \cpu|Mux89~1 (
// Equation(s):
// \cpu|Mux89~1_combout  = (!\cpu|Pmem|WideOr3~0_combout  & (!\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Decoder0~1_combout )))) # (\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr2~2_combout  & (\cpu|Decoder1~1_combout )))

	.dataa(!\cpu|Pmem|WideOr3~0_combout ),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(!\cpu|Decoder1~1_combout ),
	.datad(!\cpu|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux89~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux89~1 .extended_lut = "off";
defparam \cpu|Mux89~1 .lut_mask = 64'h0189018901890189;
defparam \cpu|Mux89~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N51
cyclonev_lcell_comb \cpu|Mux89~2 (
// Equation(s):
// \cpu|Mux89~2_combout  = ( \cpu|Mux89~1_combout  & ( (\cpu|s_word[0]~0_combout  & ((!\cpu|Pmem|WideOr1~1_combout ) # (\cpu|Mux89~0_combout ))) ) ) # ( !\cpu|Mux89~1_combout  & ( (\cpu|s_word[0]~0_combout  & (\cpu|Mux89~0_combout  & 
// \cpu|Pmem|WideOr1~1_combout )) ) )

	.dataa(!\cpu|s_word[0]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux89~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux89~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux89~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux89~2 .extended_lut = "off";
defparam \cpu|Mux89~2 .lut_mask = 64'h0005000555055505;
defparam \cpu|Mux89~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N48
cyclonev_lcell_comb \cpu|Mux89~3 (
// Equation(s):
// \cpu|Mux89~3_combout  = ( \cpu|Reg[31][0]~q  & ( (!\cpu|Mux89~2_combout ) # ((\cpu|pb[0].dfe|buff~q  & !\cpu|sync_btns|y [0])) ) ) # ( !\cpu|Reg[31][0]~q  & ( (\cpu|pb[0].dfe|buff~q  & !\cpu|sync_btns|y [0]) ) )

	.dataa(gnd),
	.datab(!\cpu|pb[0].dfe|buff~q ),
	.datac(!\cpu|Mux89~2_combout ),
	.datad(!\cpu|sync_btns|y [0]),
	.datae(gnd),
	.dataf(!\cpu|Reg[31][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux89~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux89~3 .extended_lut = "off";
defparam \cpu|Mux89~3 .lut_mask = 64'h33003300F3F0F3F0;
defparam \cpu|Mux89~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N12
cyclonev_lcell_comb \cpu|Mux89~4 (
// Equation(s):
// \cpu|Mux89~4_combout  = ( \cpu|Selector16~0_combout  & ( \cpu|cnum~0_combout  & ( ((\cpu|Reg[23][7]~6_combout  & ((\cpu|Mux86~0_combout ) # (\cpu|Mux86~1_combout )))) # (\cpu|Mux89~3_combout ) ) ) ) # ( !\cpu|Selector16~0_combout  & ( \cpu|cnum~0_combout  
// & ( ((\cpu|Mux86~0_combout  & \cpu|Reg[23][7]~6_combout )) # (\cpu|Mux89~3_combout ) ) ) ) # ( \cpu|Selector16~0_combout  & ( !\cpu|cnum~0_combout  & ( ((\cpu|Mux86~1_combout  & \cpu|Reg[23][7]~6_combout )) # (\cpu|Mux89~3_combout ) ) ) ) # ( 
// !\cpu|Selector16~0_combout  & ( !\cpu|cnum~0_combout  & ( \cpu|Mux89~3_combout  ) ) )

	.dataa(!\cpu|Mux86~1_combout ),
	.datab(!\cpu|Mux86~0_combout ),
	.datac(!\cpu|Mux89~3_combout ),
	.datad(!\cpu|Reg[23][7]~6_combout ),
	.datae(!\cpu|Selector16~0_combout ),
	.dataf(!\cpu|cnum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux89~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux89~4 .extended_lut = "off";
defparam \cpu|Mux89~4 .lut_mask = 64'h0F0F0F5F0F3F0F7F;
defparam \cpu|Mux89~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N13
dffeas \cpu|Reg[31][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux89~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][0] .is_wysiwyg = "true";
defparam \cpu|Reg[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N18
cyclonev_lcell_comb \cpu|Mux38~0 (
// Equation(s):
// \cpu|Mux38~0_combout  = ( \cpu|Reg[31][0]~q  & ( \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[28][0]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[29][0]~q )) ) ) ) # ( !\cpu|Reg[31][0]~q  & ( \cpu|Selector33~0_combout  & ( 
// (!\cpu|Selector34~0_combout  & ((\cpu|Reg[28][0]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[29][0]~q )) ) ) ) # ( \cpu|Reg[31][0]~q  & ( !\cpu|Selector33~0_combout  & ( (\cpu|Selector34~0_combout ) # (\cpu|Reg[30][0]~q ) ) ) ) # ( !\cpu|Reg[31][0]~q  
// & ( !\cpu|Selector33~0_combout  & ( (\cpu|Reg[30][0]~q  & !\cpu|Selector34~0_combout ) ) ) )

	.dataa(!\cpu|Reg[29][0]~q ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\cpu|Reg[28][0]~q ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(!\cpu|Reg[31][0]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~0 .extended_lut = "off";
defparam \cpu|Mux38~0 .lut_mask = 64'h330033FF0F550F55;
defparam \cpu|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N33
cyclonev_lcell_comb \cpu|Reg[27][0]~feeder (
// Equation(s):
// \cpu|Reg[27][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[27][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N35
dffeas \cpu|Reg[27][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][0] .is_wysiwyg = "true";
defparam \cpu|Reg[27][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N33
cyclonev_lcell_comb \cpu|Reg[25][0]~feeder (
// Equation(s):
// \cpu|Reg[25][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(!\cpu|Selector16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N34
dffeas \cpu|Reg[25][0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[25][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N0
cyclonev_lcell_comb \cpu|Reg[26][0]~feeder (
// Equation(s):
// \cpu|Reg[26][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[26][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N1
dffeas \cpu|Reg[26][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][0] .is_wysiwyg = "true";
defparam \cpu|Reg[26][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N30
cyclonev_lcell_comb \cpu|Reg[24][0]~feeder (
// Equation(s):
// \cpu|Reg[24][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[24][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N31
dffeas \cpu|Reg[24][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][0] .is_wysiwyg = "true";
defparam \cpu|Reg[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N24
cyclonev_lcell_comb \cpu|Mux38~1 (
// Equation(s):
// \cpu|Mux38~1_combout  = ( \cpu|Reg[24][0]~q  & ( \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout ) # (\cpu|Reg[25][0]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[24][0]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Selector34~0_combout  & 
// \cpu|Reg[25][0]~DUPLICATE_q ) ) ) ) # ( \cpu|Reg[24][0]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[26][0]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[27][0]~q )) ) ) ) # ( !\cpu|Reg[24][0]~q  & ( 
// !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[26][0]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[27][0]~q )) ) ) )

	.dataa(!\cpu|Reg[27][0]~q ),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Reg[25][0]~DUPLICATE_q ),
	.datad(!\cpu|Reg[26][0]~q ),
	.datae(!\cpu|Reg[24][0]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~1 .extended_lut = "off";
defparam \cpu|Mux38~1 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \cpu|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N18
cyclonev_lcell_comb \cpu|Reg[6][0]~feeder (
// Equation(s):
// \cpu|Reg[6][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N19
dffeas \cpu|Reg[6][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[6][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][0] .is_wysiwyg = "true";
defparam \cpu|Reg[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N24
cyclonev_lcell_comb \cpu|Reg[7][0]~feeder (
// Equation(s):
// \cpu|Reg[7][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N25
dffeas \cpu|Reg[7][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][0] .is_wysiwyg = "true";
defparam \cpu|Reg[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N18
cyclonev_lcell_comb \cpu|Reg[4][0]~feeder (
// Equation(s):
// \cpu|Reg[4][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N19
dffeas \cpu|Reg[4][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[4][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][0] .is_wysiwyg = "true";
defparam \cpu|Reg[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N0
cyclonev_lcell_comb \cpu|Mux38~2 (
// Equation(s):
// \cpu|Mux38~2_combout  = ( \cpu|Reg[4][0]~q  & ( \cpu|Selector34~0_combout  & ( (!\cpu|Selector33~0_combout  & ((\cpu|Reg[7][0]~q ))) # (\cpu|Selector33~0_combout  & (\cpu|Reg[5][0]~q )) ) ) ) # ( !\cpu|Reg[4][0]~q  & ( \cpu|Selector34~0_combout  & ( 
// (!\cpu|Selector33~0_combout  & ((\cpu|Reg[7][0]~q ))) # (\cpu|Selector33~0_combout  & (\cpu|Reg[5][0]~q )) ) ) ) # ( \cpu|Reg[4][0]~q  & ( !\cpu|Selector34~0_combout  & ( (\cpu|Reg[6][0]~q ) # (\cpu|Selector33~0_combout ) ) ) ) # ( !\cpu|Reg[4][0]~q  & ( 
// !\cpu|Selector34~0_combout  & ( (!\cpu|Selector33~0_combout  & \cpu|Reg[6][0]~q ) ) ) )

	.dataa(!\cpu|Selector33~0_combout ),
	.datab(!\cpu|Reg[6][0]~q ),
	.datac(!\cpu|Reg[5][0]~q ),
	.datad(!\cpu|Reg[7][0]~q ),
	.datae(!\cpu|Reg[4][0]~q ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~2 .extended_lut = "off";
defparam \cpu|Mux38~2 .lut_mask = 64'h2222777705AF05AF;
defparam \cpu|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N0
cyclonev_lcell_comb \cpu|Reg[2][0]~feeder (
// Equation(s):
// \cpu|Reg[2][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N1
dffeas \cpu|Reg[2][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][0] .is_wysiwyg = "true";
defparam \cpu|Reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N18
cyclonev_lcell_comb \cpu|Reg[0][0]~feeder (
// Equation(s):
// \cpu|Reg[0][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N19
dffeas \cpu|Reg[0][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[0][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][0] .is_wysiwyg = "true";
defparam \cpu|Reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N24
cyclonev_lcell_comb \cpu|Reg[3][0]~feeder (
// Equation(s):
// \cpu|Reg[3][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N26
dffeas \cpu|Reg[3][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[3][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][0] .is_wysiwyg = "true";
defparam \cpu|Reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N54
cyclonev_lcell_comb \cpu|Reg[1][0]~feeder (
// Equation(s):
// \cpu|Reg[1][0]~feeder_combout  = \cpu|Selector16~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N55
dffeas \cpu|Reg[1][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][0] .is_wysiwyg = "true";
defparam \cpu|Reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N48
cyclonev_lcell_comb \cpu|Mux38~3 (
// Equation(s):
// \cpu|Mux38~3_combout  = ( \cpu|Reg[1][0]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Selector34~0_combout ) # (\cpu|Reg[0][0]~q ) ) ) ) # ( !\cpu|Reg[1][0]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Reg[0][0]~q  & !\cpu|Selector34~0_combout ) ) ) ) # ( 
// \cpu|Reg[1][0]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Reg[2][0]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[3][0]~q ))) ) ) ) # ( !\cpu|Reg[1][0]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  
// & (\cpu|Reg[2][0]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[3][0]~q ))) ) ) )

	.dataa(!\cpu|Reg[2][0]~q ),
	.datab(!\cpu|Reg[0][0]~q ),
	.datac(!\cpu|Reg[3][0]~q ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(!\cpu|Reg[1][0]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~3 .extended_lut = "off";
defparam \cpu|Mux38~3 .lut_mask = 64'h550F550F330033FF;
defparam \cpu|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N36
cyclonev_lcell_comb \cpu|Mux38~4 (
// Equation(s):
// \cpu|Mux38~4_combout  = ( \cpu|Mux38~2_combout  & ( \cpu|Mux38~3_combout  & ( (!\cpu|Selector30~0_combout ) # ((!\cpu|Selector32~0_combout  & ((\cpu|Mux38~1_combout ))) # (\cpu|Selector32~0_combout  & (\cpu|Mux38~0_combout ))) ) ) ) # ( 
// !\cpu|Mux38~2_combout  & ( \cpu|Mux38~3_combout  & ( (!\cpu|Selector30~0_combout  & (((!\cpu|Selector32~0_combout )))) # (\cpu|Selector30~0_combout  & ((!\cpu|Selector32~0_combout  & ((\cpu|Mux38~1_combout ))) # (\cpu|Selector32~0_combout  & 
// (\cpu|Mux38~0_combout )))) ) ) ) # ( \cpu|Mux38~2_combout  & ( !\cpu|Mux38~3_combout  & ( (!\cpu|Selector30~0_combout  & (((\cpu|Selector32~0_combout )))) # (\cpu|Selector30~0_combout  & ((!\cpu|Selector32~0_combout  & ((\cpu|Mux38~1_combout ))) # 
// (\cpu|Selector32~0_combout  & (\cpu|Mux38~0_combout )))) ) ) ) # ( !\cpu|Mux38~2_combout  & ( !\cpu|Mux38~3_combout  & ( (\cpu|Selector30~0_combout  & ((!\cpu|Selector32~0_combout  & ((\cpu|Mux38~1_combout ))) # (\cpu|Selector32~0_combout  & 
// (\cpu|Mux38~0_combout )))) ) ) )

	.dataa(!\cpu|Mux38~0_combout ),
	.datab(!\cpu|Selector30~0_combout ),
	.datac(!\cpu|Mux38~1_combout ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Mux38~2_combout ),
	.dataf(!\cpu|Mux38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~4 .extended_lut = "off";
defparam \cpu|Mux38~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \cpu|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N31
dffeas \cpu|Reg[18][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[18][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][0] .is_wysiwyg = "true";
defparam \cpu|Reg[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N2
dffeas \cpu|Reg[26][0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[26][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N38
dffeas \cpu|Reg[22][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[22][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][0] .is_wysiwyg = "true";
defparam \cpu|Reg[22][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N36
cyclonev_lcell_comb \cpu|Selector29~2 (
// Equation(s):
// \cpu|Selector29~2_combout  = ( \cpu|Reg[22][0]~q  & ( \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[26][0]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[30][0]~q )) ) ) ) # ( !\cpu|Reg[22][0]~q  & ( 
// \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[26][0]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[30][0]~q )) ) ) ) # ( \cpu|Reg[22][0]~q  & ( !\cpu|Pmem|WideOr16~0_combout  & ( 
// (\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Reg[18][0]~q ) ) ) ) # ( !\cpu|Reg[22][0]~q  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (\cpu|Reg[18][0]~q  & !\cpu|Pmem|WideOr17~0_combout ) ) ) )

	.dataa(!\cpu|Reg[18][0]~q ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\cpu|Reg[26][0]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Reg[22][0]~q ),
	.dataf(!\cpu|Pmem|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~2 .extended_lut = "off";
defparam \cpu|Selector29~2 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N25
dffeas \cpu|Reg[17][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[17][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][0] .is_wysiwyg = "true";
defparam \cpu|Reg[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N35
dffeas \cpu|Reg[25][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][0] .is_wysiwyg = "true";
defparam \cpu|Reg[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N44
dffeas \cpu|Reg[21][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[21][7]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][0] .is_wysiwyg = "true";
defparam \cpu|Reg[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N42
cyclonev_lcell_comb \cpu|Selector29~1 (
// Equation(s):
// \cpu|Selector29~1_combout  = ( \cpu|Reg[21][0]~q  & ( \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[25][0]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[29][0]~q ))) ) ) ) # ( !\cpu|Reg[21][0]~q  & ( 
// \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[25][0]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[29][0]~q ))) ) ) ) # ( \cpu|Reg[21][0]~q  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (\cpu|Pmem|WideOr17~0_combout ) # 
// (\cpu|Reg[17][0]~q ) ) ) ) # ( !\cpu|Reg[21][0]~q  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (\cpu|Reg[17][0]~q  & !\cpu|Pmem|WideOr17~0_combout ) ) ) )

	.dataa(!\cpu|Reg[17][0]~q ),
	.datab(!\cpu|Pmem|WideOr17~0_combout ),
	.datac(!\cpu|Reg[25][0]~q ),
	.datad(!\cpu|Reg[29][0]~q ),
	.datae(!\cpu|Reg[21][0]~q ),
	.dataf(!\cpu|Pmem|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~1 .extended_lut = "off";
defparam \cpu|Selector29~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N41
dffeas \cpu|Reg[16][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[16][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][0] .is_wysiwyg = "true";
defparam \cpu|Reg[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N56
dffeas \cpu|Reg[20][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[20][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][0] .is_wysiwyg = "true";
defparam \cpu|Reg[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N54
cyclonev_lcell_comb \cpu|Selector29~0 (
// Equation(s):
// \cpu|Selector29~0_combout  = ( \cpu|Reg[20][0]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[28][0]~q ) ) ) ) # ( !\cpu|Reg[20][0]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Pmem|WideOr16~0_combout  & 
// \cpu|Reg[28][0]~q ) ) ) ) # ( \cpu|Reg[20][0]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[16][0]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[24][0]~q ))) ) ) ) # ( !\cpu|Reg[20][0]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[16][0]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[24][0]~q ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~0_combout ),
	.datab(!\cpu|Reg[28][0]~q ),
	.datac(!\cpu|Reg[16][0]~q ),
	.datad(!\cpu|Reg[24][0]~q ),
	.datae(!\cpu|Reg[20][0]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~0 .extended_lut = "off";
defparam \cpu|Selector29~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N15
cyclonev_lcell_comb \cpu|Reg[19][0]~feeder (
// Equation(s):
// \cpu|Reg[19][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N17
dffeas \cpu|Reg[19][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[19][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][0] .is_wysiwyg = "true";
defparam \cpu|Reg[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N50
dffeas \cpu|Reg[23][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[23][7]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][0] .is_wysiwyg = "true";
defparam \cpu|Reg[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N48
cyclonev_lcell_comb \cpu|Selector29~3 (
// Equation(s):
// \cpu|Selector29~3_combout  = ( \cpu|Reg[23][0]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[31][0]~q ) ) ) ) # ( !\cpu|Reg[23][0]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Reg[31][0]~q  & 
// \cpu|Pmem|WideOr16~0_combout ) ) ) ) # ( \cpu|Reg[23][0]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[19][0]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[27][0]~q )) ) ) ) # ( !\cpu|Reg[23][0]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[19][0]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[27][0]~q )) ) ) )

	.dataa(!\cpu|Reg[27][0]~q ),
	.datab(!\cpu|Reg[31][0]~q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Reg[19][0]~q ),
	.datae(!\cpu|Reg[23][0]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~3 .extended_lut = "off";
defparam \cpu|Selector29~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \cpu|Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N0
cyclonev_lcell_comb \cpu|Selector29~4 (
// Equation(s):
// \cpu|Selector29~4_combout  = ( \cpu|Selector29~0_combout  & ( \cpu|Selector29~3_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~1_combout ) # ((\cpu|Selector29~2_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & 
// (((\cpu|Selector29~1_combout )) # (\cpu|Pmem|WideOr18~1_combout ))) ) ) ) # ( !\cpu|Selector29~0_combout  & ( \cpu|Selector29~3_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector29~2_combout ))) # 
// (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Selector29~1_combout )) # (\cpu|Pmem|WideOr18~1_combout ))) ) ) ) # ( \cpu|Selector29~0_combout  & ( !\cpu|Selector29~3_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~1_combout ) # 
// ((\cpu|Selector29~2_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & (!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Selector29~1_combout )))) ) ) ) # ( !\cpu|Selector29~0_combout  & ( !\cpu|Selector29~3_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & 
// (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector29~2_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Selector29~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Selector29~2_combout ),
	.datad(!\cpu|Selector29~1_combout ),
	.datae(!\cpu|Selector29~0_combout ),
	.dataf(!\cpu|Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~4 .extended_lut = "off";
defparam \cpu|Selector29~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu|Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N24
cyclonev_lcell_comb \cpu|Selector29~10 (
// Equation(s):
// \cpu|Selector29~10_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr15~2_combout  & ( (!\cpu|Pmem|WideOr12~4_combout ) # ((\cpu|IP [7]) # (\cpu|Selector29~4_combout )) ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr15~2_combout 
//  & ( (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector29~4_combout  & !\cpu|IP [7])) ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr15~2_combout  & ( (!\cpu|Pmem|WideOr12~4_combout ) # ((\cpu|IP [7]) # (\cpu|Selector29~9_combout )) ) ) ) # ( 
// !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr15~2_combout  & ( (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector29~9_combout  & !\cpu|IP [7])) ) ) )

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|Selector29~9_combout ),
	.datac(!\cpu|Selector29~4_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~10 .extended_lut = "off";
defparam \cpu|Selector29~10 .lut_mask = 64'h1100BBFF0500AFFF;
defparam \cpu|Selector29~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N33
cyclonev_lcell_comb \cpu|Mux47~0 (
// Equation(s):
// \cpu|Mux47~0_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Mux38~4_combout  & !\cpu|Selector29~10_combout ) ) ) # ( !\cpu|Pmem|WideOr5~0_combout  & ( !\cpu|Selector29~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Mux38~4_combout ),
	.datad(!\cpu|Selector29~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux47~0 .extended_lut = "off";
defparam \cpu|Mux47~0 .lut_mask = 64'hFF00FF00F000F000;
defparam \cpu|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N30
cyclonev_lcell_comb \cpu|Add3~1 (
// Equation(s):
// \cpu|Add3~1_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr19~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector29~11_combout ))))) ) + ( \cpu|Mux38~4_combout  ) + ( !VCC ))
// \cpu|Add3~2  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr19~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector29~11_combout ))))) ) + ( \cpu|Mux38~4_combout  ) + ( !VCC ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr19~3_combout ),
	.datad(!\cpu|Selector29~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~1_sumout ),
	.cout(\cpu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~1 .extended_lut = "off";
defparam \cpu|Add3~1 .lut_mask = 64'h0000FF000000084C;
defparam \cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N51
cyclonev_lcell_comb \cpu|Mux47~1 (
// Equation(s):
// \cpu|Mux47~1_combout  = ( \cpu|Add3~1_sumout  & ( (!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Mux38~4_combout  & \cpu|Selector29~10_combout )) ) ) # ( !\cpu|Add3~1_sumout  & ( (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Mux38~4_combout  & 
// \cpu|Selector29~10_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux38~4_combout ),
	.datad(!\cpu|Selector29~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux47~1 .extended_lut = "off";
defparam \cpu|Mux47~1 .lut_mask = 64'h00050005AAAFAAAF;
defparam \cpu|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N3
cyclonev_lcell_comb \cpu|Mux78~0 (
// Equation(s):
// \cpu|Mux78~0_combout  = ( \cpu|Pmem|WideOr4~3_combout  & ( !\cpu|IP [7] ) ) # ( !\cpu|Pmem|WideOr4~3_combout  & ( (!\cpu|IP [7] & !\cpu|Pmem|WideOr6~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr6~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux78~0 .extended_lut = "off";
defparam \cpu|Mux78~0 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \cpu|Mux78~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N0
cyclonev_lcell_comb \cpu|Add2~1 (
// Equation(s):
// \cpu|Add2~1_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr19~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector29~11_combout ))))) ) + ( \cpu|Mux38~4_combout  ) + ( !VCC ))
// \cpu|Add2~2  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr19~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector29~11_combout ))))) ) + ( \cpu|Mux38~4_combout  ) + ( !VCC ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr19~3_combout ),
	.datad(!\cpu|Selector29~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~1_sumout ),
	.cout(\cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~1 .extended_lut = "off";
defparam \cpu|Add2~1 .lut_mask = 64'h0000FF000000084C;
defparam \cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N42
cyclonev_lcell_comb \cpu|s_word[0]~1 (
// Equation(s):
// \cpu|s_word[0]~1_combout  = ( !\cpu|Pmem|WideOr1~1_combout  & ( \cpu|IP [7] & ( (\cpu|Pmem|WideOr3~0_combout  & \cpu|Debug [0]) ) ) ) # ( !\cpu|Pmem|WideOr1~1_combout  & ( !\cpu|IP [7] & ( (!\cpu|Pmem|WideOr0~3_combout  & (!\cpu|Pmem|WideOr2~1_combout  & 
// (\cpu|Pmem|WideOr3~0_combout  & \cpu|Debug [0]))) ) ) )

	.dataa(!\cpu|Pmem|WideOr0~3_combout ),
	.datab(!\cpu|Pmem|WideOr2~1_combout ),
	.datac(!\cpu|Pmem|WideOr3~0_combout ),
	.datad(!\cpu|Debug [0]),
	.datae(!\cpu|Pmem|WideOr1~1_combout ),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[0]~1 .extended_lut = "off";
defparam \cpu|s_word[0]~1 .lut_mask = 64'h00080000000F0000;
defparam \cpu|s_word[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N17
dffeas \cpu|word[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[0] .is_wysiwyg = "true";
defparam \cpu|word[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N9
cyclonev_lcell_comb \cpu|Reg[27][2]~feeder (
// Equation(s):
// \cpu|Reg[27][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[27][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N47
dffeas \cpu|Reg[13][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[13][7]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][2] .is_wysiwyg = "true";
defparam \cpu|Reg[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y16_N13
dffeas \cpu|Reg[15][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[15][7]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][2] .is_wysiwyg = "true";
defparam \cpu|Reg[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N4
dffeas \cpu|Reg[14][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[14][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][2] .is_wysiwyg = "true";
defparam \cpu|Reg[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N10
dffeas \cpu|Reg[12][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[12][7]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][2] .is_wysiwyg = "true";
defparam \cpu|Reg[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N21
cyclonev_lcell_comb \cpu|Selector27~8 (
// Equation(s):
// \cpu|Selector27~8_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Reg[12][2]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[13][2]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[15][2]~q ))) ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( 
// \cpu|Reg[12][2]~q  & ( (!\cpu|Pmem|WideOr18~1_combout ) # (\cpu|Reg[14][2]~q ) ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Reg[12][2]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[13][2]~q )) # (\cpu|Pmem|WideOr18~1_combout  & 
// ((\cpu|Reg[15][2]~q ))) ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Reg[12][2]~q  & ( (\cpu|Pmem|WideOr18~1_combout  & \cpu|Reg[14][2]~q ) ) ) )

	.dataa(!\cpu|Reg[13][2]~q ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Reg[15][2]~q ),
	.datad(!\cpu|Reg[14][2]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Reg[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~8 .extended_lut = "off";
defparam \cpu|Selector27~8 .lut_mask = 64'h00334747CCFF4747;
defparam \cpu|Selector27~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N57
cyclonev_lcell_comb \cpu|Reg[4][2]~feeder (
// Equation(s):
// \cpu|Reg[4][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N58
dffeas \cpu|Reg[4][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[4][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][2] .is_wysiwyg = "true";
defparam \cpu|Reg[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N33
cyclonev_lcell_comb \cpu|Reg[5][2]~feeder (
// Equation(s):
// \cpu|Reg[5][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N45
cyclonev_lcell_comb \cpu|Reg[5][0]~39 (
// Equation(s):
// \cpu|Reg[5][0]~39_combout  = ( \cpu|Reg[29][0]~2_combout  & ( (\cpu|Reg[0][0]~4_combout  & (((\cpu|Reg[4][0]~33_combout  & \cpu|Reg[21][7]~37_combout )) # (\cpu|Reg[5][0]~38_combout ))) ) ) # ( !\cpu|Reg[29][0]~2_combout  & ( (\cpu|Reg[0][0]~4_combout  & 
// (\cpu|Reg[4][0]~33_combout  & \cpu|Reg[21][7]~37_combout )) ) )

	.dataa(!\cpu|Reg[5][0]~38_combout ),
	.datab(!\cpu|Reg[0][0]~4_combout ),
	.datac(!\cpu|Reg[4][0]~33_combout ),
	.datad(!\cpu|Reg[21][7]~37_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[29][0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][0]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][0]~39 .extended_lut = "off";
defparam \cpu|Reg[5][0]~39 .lut_mask = 64'h0003000311131113;
defparam \cpu|Reg[5][0]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N35
dffeas \cpu|Reg[5][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][2] .is_wysiwyg = "true";
defparam \cpu|Reg[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N21
cyclonev_lcell_comb \cpu|Reg[6][2]~feeder (
// Equation(s):
// \cpu|Reg[6][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N23
dffeas \cpu|Reg[6][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[6][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][2] .is_wysiwyg = "true";
defparam \cpu|Reg[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N27
cyclonev_lcell_comb \cpu|Reg[7][2]~feeder (
// Equation(s):
// \cpu|Reg[7][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N29
dffeas \cpu|Reg[7][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][2] .is_wysiwyg = "true";
defparam \cpu|Reg[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N30
cyclonev_lcell_comb \cpu|Selector27~6 (
// Equation(s):
// \cpu|Selector27~6_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[7][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[6][2]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[5][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[4][2]~q  ) ) )

	.dataa(!\cpu|Reg[4][2]~q ),
	.datab(!\cpu|Reg[5][2]~q ),
	.datac(!\cpu|Reg[6][2]~q ),
	.datad(!\cpu|Reg[7][2]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~6 .extended_lut = "off";
defparam \cpu|Selector27~6 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N45
cyclonev_lcell_comb \cpu|Reg[9][2]~feeder (
// Equation(s):
// \cpu|Reg[9][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N46
dffeas \cpu|Reg[9][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][2] .is_wysiwyg = "true";
defparam \cpu|Reg[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N5
dffeas \cpu|Reg[8][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[8][7]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][2] .is_wysiwyg = "true";
defparam \cpu|Reg[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N8
dffeas \cpu|Reg[11][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[11][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][2] .is_wysiwyg = "true";
defparam \cpu|Reg[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y15_N3
cyclonev_lcell_comb \cpu|Reg[10][2]~feeder (
// Equation(s):
// \cpu|Reg[10][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y15_N4
dffeas \cpu|Reg[10][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[10][7]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][2] .is_wysiwyg = "true";
defparam \cpu|Reg[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N6
cyclonev_lcell_comb \cpu|Selector27~7 (
// Equation(s):
// \cpu|Selector27~7_combout  = ( \cpu|Reg[11][2]~q  & ( \cpu|Reg[10][2]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][2]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][2]~q ))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Reg[11][2]~q  
// & ( \cpu|Reg[10][2]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[8][2]~q ) # (\cpu|Pmem|WideOr18~1_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][2]~q  & (!\cpu|Pmem|WideOr18~1_combout ))) ) ) ) # ( \cpu|Reg[11][2]~q  & ( 
// !\cpu|Reg[10][2]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout  & \cpu|Reg[8][2]~q )))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Pmem|WideOr18~1_combout )) # (\cpu|Reg[9][2]~q ))) ) ) ) # ( !\cpu|Reg[11][2]~q  & ( 
// !\cpu|Reg[10][2]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][2]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][2]~q )))) ) ) )

	.dataa(!\cpu|Reg[9][2]~q ),
	.datab(!\cpu|Pmem|WideOr19~0_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Reg[8][2]~q ),
	.datae(!\cpu|Reg[11][2]~q ),
	.dataf(!\cpu|Reg[10][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~7 .extended_lut = "off";
defparam \cpu|Selector27~7 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu|Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N3
cyclonev_lcell_comb \cpu|Reg[2][2]~feeder (
// Equation(s):
// \cpu|Reg[2][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N4
dffeas \cpu|Reg[2][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][2] .is_wysiwyg = "true";
defparam \cpu|Reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N27
cyclonev_lcell_comb \cpu|Reg[3][2]~feeder (
// Equation(s):
// \cpu|Reg[3][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N29
dffeas \cpu|Reg[3][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[3][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][2] .is_wysiwyg = "true";
defparam \cpu|Reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N21
cyclonev_lcell_comb \cpu|Reg[0][2]~feeder (
// Equation(s):
// \cpu|Reg[0][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N22
dffeas \cpu|Reg[0][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[0][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][2] .is_wysiwyg = "true";
defparam \cpu|Reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N57
cyclonev_lcell_comb \cpu|Reg[1][2]~feeder (
// Equation(s):
// \cpu|Reg[1][2]~feeder_combout  = ( \cpu|Selector14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N58
dffeas \cpu|Reg[1][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][2] .is_wysiwyg = "true";
defparam \cpu|Reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N36
cyclonev_lcell_comb \cpu|Selector27~5 (
// Equation(s):
// \cpu|Selector27~5_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[3][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[2][2]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[1][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[0][2]~q  ) ) )

	.dataa(!\cpu|Reg[2][2]~q ),
	.datab(!\cpu|Reg[3][2]~q ),
	.datac(!\cpu|Reg[0][2]~q ),
	.datad(!\cpu|Reg[1][2]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~5 .extended_lut = "off";
defparam \cpu|Selector27~5 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N12
cyclonev_lcell_comb \cpu|Selector27~9 (
// Equation(s):
// \cpu|Selector27~9_combout  = ( \cpu|Selector27~5_combout  & ( \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector27~7_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector27~8_combout )) ) ) ) # ( 
// !\cpu|Selector27~5_combout  & ( \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector27~7_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector27~8_combout )) ) ) ) # ( \cpu|Selector27~5_combout  & ( 
// !\cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Selector27~6_combout ) ) ) ) # ( !\cpu|Selector27~5_combout  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (\cpu|Selector27~6_combout  & \cpu|Pmem|WideOr17~0_combout ) ) ) )

	.dataa(!\cpu|Selector27~8_combout ),
	.datab(!\cpu|Selector27~6_combout ),
	.datac(!\cpu|Pmem|WideOr17~0_combout ),
	.datad(!\cpu|Selector27~7_combout ),
	.datae(!\cpu|Selector27~5_combout ),
	.dataf(!\cpu|Pmem|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~9 .extended_lut = "off";
defparam \cpu|Selector27~9 .lut_mask = 64'h0303F3F305F505F5;
defparam \cpu|Selector27~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N47
dffeas \cpu|Reg[19][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[19][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][2] .is_wysiwyg = "true";
defparam \cpu|Reg[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N26
dffeas \cpu|Reg[23][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[23][7]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][2] .is_wysiwyg = "true";
defparam \cpu|Reg[23][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y4_N1
dffeas \cpu|sync_btns|buff[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|buff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|buff[2] .is_wysiwyg = "true";
defparam \cpu|sync_btns|buff[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \cpu|sync_btns|y[2]~feeder (
// Equation(s):
// \cpu|sync_btns|y[2]~feeder_combout  = ( \cpu|sync_btns|buff [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|sync_btns|buff [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns|y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns|y[2]~feeder .extended_lut = "off";
defparam \cpu|sync_btns|y[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_btns|y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \cpu|sync_btns|y[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns|y[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|y[2] .is_wysiwyg = "true";
defparam \cpu|sync_btns|y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N55
dffeas \cpu|pb[2].dfe|buff (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[2].dfe|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[2].dfe|buff .is_wysiwyg = "true";
defparam \cpu|pb[2].dfe|buff .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N20
dffeas \cpu|Reg[31][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux87~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][2] .is_wysiwyg = "true";
defparam \cpu|Reg[31][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N9
cyclonev_lcell_comb \cpu|Mux87~0 (
// Equation(s):
// \cpu|Mux87~0_combout  = ( \cpu|Equal5~0_combout  & ( (\cpu|Mux88~0_combout  & ((!\cpu|Mux86~2_combout ) # (!\cpu|Pmem|WideOr1~1_combout ))) ) ) # ( !\cpu|Equal5~0_combout  & ( (\cpu|Mux88~0_combout  & !\cpu|Pmem|WideOr1~1_combout ) ) )

	.dataa(!\cpu|Mux88~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux86~2_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux87~0 .extended_lut = "off";
defparam \cpu|Mux87~0 .lut_mask = 64'h5500550055505550;
defparam \cpu|Mux87~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N54
cyclonev_lcell_comb \cpu|Mux87~1 (
// Equation(s):
// \cpu|Mux87~1_combout  = ( \cpu|Mux87~0_combout  & ( (\cpu|pb[2].dfe|buff~q  & !\cpu|sync_btns|y [2]) ) ) # ( !\cpu|Mux87~0_combout  & ( ((\cpu|pb[2].dfe|buff~q  & !\cpu|sync_btns|y [2])) # (\cpu|Reg[31][2]~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|pb[2].dfe|buff~q ),
	.datac(!\cpu|Reg[31][2]~q ),
	.datad(!\cpu|sync_btns|y [2]),
	.datae(gnd),
	.dataf(!\cpu|Mux87~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux87~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux87~1 .extended_lut = "off";
defparam \cpu|Mux87~1 .lut_mask = 64'h3F0F3F0F33003300;
defparam \cpu|Mux87~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N18
cyclonev_lcell_comb \cpu|Mux87~2 (
// Equation(s):
// \cpu|Mux87~2_combout  = ( \cpu|Mux87~1_combout  & ( \cpu|cnum~4_combout  ) ) # ( !\cpu|Mux87~1_combout  & ( \cpu|cnum~4_combout  & ( (\cpu|Reg[23][7]~6_combout  & (((\cpu|Mux86~1_combout  & \cpu|Selector14~0_combout )) # (\cpu|Mux86~0_combout ))) ) ) ) # 
// ( \cpu|Mux87~1_combout  & ( !\cpu|cnum~4_combout  ) ) # ( !\cpu|Mux87~1_combout  & ( !\cpu|cnum~4_combout  & ( (\cpu|Mux86~1_combout  & (\cpu|Selector14~0_combout  & \cpu|Reg[23][7]~6_combout )) ) ) )

	.dataa(!\cpu|Mux86~1_combout ),
	.datab(!\cpu|Selector14~0_combout ),
	.datac(!\cpu|Reg[23][7]~6_combout ),
	.datad(!\cpu|Mux86~0_combout ),
	.datae(!\cpu|Mux87~1_combout ),
	.dataf(!\cpu|cnum~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux87~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux87~2 .extended_lut = "off";
defparam \cpu|Mux87~2 .lut_mask = 64'h0101FFFF010FFFFF;
defparam \cpu|Mux87~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N19
dffeas \cpu|Reg[31][2]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux87~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N24
cyclonev_lcell_comb \cpu|Selector27~3 (
// Equation(s):
// \cpu|Selector27~3_combout  = ( \cpu|Reg[23][2]~q  & ( \cpu|Reg[31][2]~DUPLICATE_q  & ( ((!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[19][2]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[27][2]~q ))) # (\cpu|Pmem|WideOr17~0_combout ) ) ) ) # ( 
// !\cpu|Reg[23][2]~q  & ( \cpu|Reg[31][2]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[19][2]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[27][2]~q )))) # (\cpu|Pmem|WideOr17~0_combout  & 
// (((\cpu|Pmem|WideOr16~0_combout )))) ) ) ) # ( \cpu|Reg[23][2]~q  & ( !\cpu|Reg[31][2]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[19][2]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[27][2]~q )))) 
// # (\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )))) ) ) ) # ( !\cpu|Reg[23][2]~q  & ( !\cpu|Reg[31][2]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[19][2]~q ))) # 
// (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[27][2]~q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Reg[27][2]~q ),
	.datac(!\cpu|Reg[19][2]~q ),
	.datad(!\cpu|Pmem|WideOr16~0_combout ),
	.datae(!\cpu|Reg[23][2]~q ),
	.dataf(!\cpu|Reg[31][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~3 .extended_lut = "off";
defparam \cpu|Selector27~3 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu|Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N12
cyclonev_lcell_comb \cpu|sync_din|buff[2]~feeder (
// Equation(s):
// \cpu|sync_din|buff[2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_din|buff[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_din|buff[2]~feeder .extended_lut = "off";
defparam \cpu|sync_din|buff[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_din|buff[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N13
dffeas \cpu|sync_din|buff[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_din|buff[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[2] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N58
dffeas \cpu|sync_din|y[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[2] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N39
cyclonev_lcell_comb \cpu|Reg~68 (
// Equation(s):
// \cpu|Reg~68_combout  = ( \cpu|Selector14~0_combout  & ( (!\cpu|Reg~27_combout  & ((!\cpu|Pmem|WideOr2~2_combout ) # ((\cpu|cnum~4_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [2])))) ) ) # ( !\cpu|Selector14~0_combout  & ( 
// (!\cpu|Reg~27_combout  & (\cpu|Pmem|WideOr2~2_combout  & ((\cpu|cnum~4_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [2])))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg~27_combout ),
	.datac(!\cpu|sync_din|y [2]),
	.datad(!\cpu|cnum~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~68 .extended_lut = "off";
defparam \cpu|Reg~68 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu|Reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N40
dffeas \cpu|Reg[28][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][2] .is_wysiwyg = "true";
defparam \cpu|Reg[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N3
cyclonev_lcell_comb \cpu|Reg[24][2]~feeder (
// Equation(s):
// \cpu|Reg[24][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[24][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N4
dffeas \cpu|Reg[24][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][2] .is_wysiwyg = "true";
defparam \cpu|Reg[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N20
dffeas \cpu|Reg[20][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[20][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][2] .is_wysiwyg = "true";
defparam \cpu|Reg[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N52
dffeas \cpu|Reg[16][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[16][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][2] .is_wysiwyg = "true";
defparam \cpu|Reg[16][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N18
cyclonev_lcell_comb \cpu|Selector27~0 (
// Equation(s):
// \cpu|Selector27~0_combout  = ( \cpu|Reg[20][2]~q  & ( \cpu|Reg[16][2]~q  & ( (!\cpu|Pmem|WideOr16~0_combout ) # ((!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[24][2]~q ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[28][2]~q ))) ) ) ) # ( 
// !\cpu|Reg[20][2]~q  & ( \cpu|Reg[16][2]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[24][2]~q )))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[28][2]~q  & ((\cpu|Pmem|WideOr16~0_combout )))) ) ) ) # ( 
// \cpu|Reg[20][2]~q  & ( !\cpu|Reg[16][2]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Reg[24][2]~q  & \cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )) # (\cpu|Reg[28][2]~q ))) ) ) ) # ( 
// !\cpu|Reg[20][2]~q  & ( !\cpu|Reg[16][2]~q  & ( (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[24][2]~q ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[28][2]~q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Reg[28][2]~q ),
	.datac(!\cpu|Reg[24][2]~q ),
	.datad(!\cpu|Pmem|WideOr16~0_combout ),
	.datae(!\cpu|Reg[20][2]~q ),
	.dataf(!\cpu|Reg[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~0 .extended_lut = "off";
defparam \cpu|Selector27~0 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N23
dffeas \cpu|Reg[17][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[17][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][2] .is_wysiwyg = "true";
defparam \cpu|Reg[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N6
cyclonev_lcell_comb \cpu|Reg[25][2]~feeder (
// Equation(s):
// \cpu|Reg[25][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[25][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N8
dffeas \cpu|Reg[25][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][2] .is_wysiwyg = "true";
defparam \cpu|Reg[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N45
cyclonev_lcell_comb \cpu|Reg[29][2]~feeder (
// Equation(s):
// \cpu|Reg[29][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(!\cpu|Selector14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[29][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N47
dffeas \cpu|Reg[29][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][2] .is_wysiwyg = "true";
defparam \cpu|Reg[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N56
dffeas \cpu|Reg[21][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[21][7]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][2] .is_wysiwyg = "true";
defparam \cpu|Reg[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N54
cyclonev_lcell_comb \cpu|Selector27~1 (
// Equation(s):
// \cpu|Selector27~1_combout  = ( \cpu|Reg[21][2]~q  & ( \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[25][2]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[29][2]~q ))) ) ) ) # ( !\cpu|Reg[21][2]~q  & ( 
// \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[25][2]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[29][2]~q ))) ) ) ) # ( \cpu|Reg[21][2]~q  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (\cpu|Pmem|WideOr17~0_combout ) # 
// (\cpu|Reg[17][2]~q ) ) ) ) # ( !\cpu|Reg[21][2]~q  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (\cpu|Reg[17][2]~q  & !\cpu|Pmem|WideOr17~0_combout ) ) ) )

	.dataa(!\cpu|Reg[17][2]~q ),
	.datab(!\cpu|Reg[25][2]~q ),
	.datac(!\cpu|Reg[29][2]~q ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Reg[21][2]~q ),
	.dataf(!\cpu|Pmem|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~1 .extended_lut = "off";
defparam \cpu|Selector27~1 .lut_mask = 64'h550055FF330F330F;
defparam \cpu|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N35
dffeas \cpu|Reg[18][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[18][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][2] .is_wysiwyg = "true";
defparam \cpu|Reg[18][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N12
cyclonev_lcell_comb \cpu|Reg[30][2]~feeder (
// Equation(s):
// \cpu|Reg[30][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[30][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N13
dffeas \cpu|Reg[30][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][2] .is_wysiwyg = "true";
defparam \cpu|Reg[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N14
dffeas \cpu|Reg[22][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[22][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][2] .is_wysiwyg = "true";
defparam \cpu|Reg[22][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N12
cyclonev_lcell_comb \cpu|Selector27~2 (
// Equation(s):
// \cpu|Selector27~2_combout  = ( \cpu|Reg[22][2]~q  & ( \cpu|Reg[26][2]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout )) # (\cpu|Reg[18][2]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout ) # 
// (\cpu|Reg[30][2]~q )))) ) ) ) # ( !\cpu|Reg[22][2]~q  & ( \cpu|Reg[26][2]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[18][2]~q  & ((!\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout ) # 
// (\cpu|Reg[30][2]~q )))) ) ) ) # ( \cpu|Reg[22][2]~q  & ( !\cpu|Reg[26][2]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout )) # (\cpu|Reg[18][2]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Reg[30][2]~q  & 
// \cpu|Pmem|WideOr17~0_combout )))) ) ) ) # ( !\cpu|Reg[22][2]~q  & ( !\cpu|Reg[26][2]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[18][2]~q  & ((!\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Reg[30][2]~q  & 
// \cpu|Pmem|WideOr17~0_combout )))) ) ) )

	.dataa(!\cpu|Reg[18][2]~q ),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Reg[22][2]~q ),
	.dataf(!\cpu|Reg[26][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~2 .extended_lut = "off";
defparam \cpu|Selector27~2 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N0
cyclonev_lcell_comb \cpu|Selector27~4 (
// Equation(s):
// \cpu|Selector27~4_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Selector27~2_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Selector27~1_combout ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector27~3_combout )) ) ) ) # ( 
// !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Selector27~2_combout  & ( (\cpu|Selector27~0_combout ) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Selector27~2_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & 
// ((\cpu|Selector27~1_combout ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector27~3_combout )) ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Selector27~2_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & \cpu|Selector27~0_combout ) ) ) )

	.dataa(!\cpu|Selector27~3_combout ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Selector27~0_combout ),
	.datad(!\cpu|Selector27~1_combout ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~4 .extended_lut = "off";
defparam \cpu|Selector27~4 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N48
cyclonev_lcell_comb \cpu|Selector27~10 (
// Equation(s):
// \cpu|Selector27~10_combout  = ( \cpu|Pmem|WideOr15~2_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( ((!\cpu|Pmem|WideOr12~4_combout ) # (\cpu|Selector27~4_combout )) # (\cpu|IP [7]) ) ) ) # ( !\cpu|Pmem|WideOr15~2_combout  & ( \cpu|Pmem|WideOr17~0_combout 
//  & ( ((!\cpu|Pmem|WideOr12~4_combout ) # (\cpu|Selector27~9_combout )) # (\cpu|IP [7]) ) ) ) # ( \cpu|Pmem|WideOr15~2_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|IP [7] & (\cpu|Selector27~4_combout  & \cpu|Pmem|WideOr12~4_combout )) ) ) ) # ( 
// !\cpu|Pmem|WideOr15~2_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|IP [7] & (\cpu|Selector27~9_combout  & \cpu|Pmem|WideOr12~4_combout )) ) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Selector27~9_combout ),
	.datac(!\cpu|Selector27~4_combout ),
	.datad(!\cpu|Pmem|WideOr12~4_combout ),
	.datae(!\cpu|Pmem|WideOr15~2_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~10 .extended_lut = "off";
defparam \cpu|Selector27~10 .lut_mask = 64'h0022000AFF77FF5F;
defparam \cpu|Selector27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N12
cyclonev_lcell_comb \cpu|cnum~3 (
// Equation(s):
// \cpu|cnum~3_combout  = ( \cpu|Mux36~4_combout  & ( \cpu|Selector27~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((\cpu|IP [7]) # (\cpu|Pmem|WideOr5~3_combout ))) ) ) ) # ( !\cpu|Mux36~4_combout  & ( 
// \cpu|Selector27~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((!\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( \cpu|Mux36~4_combout  & ( !\cpu|Selector27~10_combout  & ( (\cpu|Pmem|WideOr4~3_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|WideOr6~3_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|WideOr5~3_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Mux36~4_combout ),
	.dataf(!\cpu|Selector27~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~3 .extended_lut = "off";
defparam \cpu|cnum~3 .lut_mask = 64'h00001200FEFFEFFF;
defparam \cpu|cnum~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N54
cyclonev_lcell_comb \cpu|Selector27~11 (
// Equation(s):
// \cpu|Selector27~11_combout  = ( \cpu|Selector27~4_combout  & ( \cpu|IP [7] & ( \cpu|Selector27~9_combout  ) ) ) # ( !\cpu|Selector27~4_combout  & ( \cpu|IP [7] & ( \cpu|Selector27~9_combout  ) ) ) # ( \cpu|Selector27~4_combout  & ( !\cpu|IP [7] & ( 
// (\cpu|Selector27~9_combout ) # (\cpu|Pmem|WideOr15~2_combout ) ) ) ) # ( !\cpu|Selector27~4_combout  & ( !\cpu|IP [7] & ( (!\cpu|Pmem|WideOr15~2_combout  & \cpu|Selector27~9_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|Selector27~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Selector27~4_combout ),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~11 .extended_lut = "off";
defparam \cpu|Selector27~11 .lut_mask = 64'h2222777733333333;
defparam \cpu|Selector27~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N3
cyclonev_lcell_comb \cpu|Add2~5 (
// Equation(s):
// \cpu|Add2~5_sumout  = SUM(( \cpu|Mux37~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr18~0_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector28~11_combout ))))) ) + ( \cpu|Add2~2  ))
// \cpu|Add2~6  = CARRY(( \cpu|Mux37~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr18~0_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector28~11_combout ))))) ) + ( \cpu|Add2~2  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr18~0_combout ),
	.datad(!\cpu|Mux37~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector28~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~5_sumout ),
	.cout(\cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~5 .extended_lut = "off";
defparam \cpu|Add2~5 .lut_mask = 64'h0000F7B3000000FF;
defparam \cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N6
cyclonev_lcell_comb \cpu|Add2~9 (
// Equation(s):
// \cpu|Add2~9_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr17~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector27~11_combout ))))) ) + ( \cpu|Mux36~4_combout  ) + ( \cpu|Add2~6  ))
// \cpu|Add2~10  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr17~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector27~11_combout ))))) ) + ( \cpu|Mux36~4_combout  ) + ( \cpu|Add2~6  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr17~3_combout ),
	.datad(!\cpu|Selector27~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux36~4_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~9_sumout ),
	.cout(\cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~9 .extended_lut = "off";
defparam \cpu|Add2~9 .lut_mask = 64'h0000FF000000084C;
defparam \cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N38
dffeas \cpu|word[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[2] .is_wysiwyg = "true";
defparam \cpu|word[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N0
cyclonev_lcell_comb \cpu|Reg[6][3]~feeder (
// Equation(s):
// \cpu|Reg[6][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N42
cyclonev_lcell_comb \cpu|Reg[29][3]~feeder (
// Equation(s):
// \cpu|Reg[29][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[29][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N43
dffeas \cpu|Reg[29][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][3] .is_wysiwyg = "true";
defparam \cpu|Reg[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N30
cyclonev_lcell_comb \cpu|Reg[17][3]~feeder (
// Equation(s):
// \cpu|Reg[17][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[17][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y18_N31
dffeas \cpu|Reg[17][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[17][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][3] .is_wysiwyg = "true";
defparam \cpu|Reg[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N38
dffeas \cpu|Reg[21][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[21][7]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][3] .is_wysiwyg = "true";
defparam \cpu|Reg[21][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N42
cyclonev_lcell_comb \cpu|Reg[25][3]~feeder (
// Equation(s):
// \cpu|Reg[25][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[25][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N43
dffeas \cpu|Reg[25][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][3] .is_wysiwyg = "true";
defparam \cpu|Reg[25][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N36
cyclonev_lcell_comb \cpu|Selector26~1 (
// Equation(s):
// \cpu|Selector26~1_combout  = ( \cpu|Reg[21][3]~q  & ( \cpu|Reg[25][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Reg[17][3]~q ) # (\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout )) # 
// (\cpu|Reg[29][3]~q ))) ) ) ) # ( !\cpu|Reg[21][3]~q  & ( \cpu|Reg[25][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout  & \cpu|Reg[17][3]~q )))) # (\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout )) # 
// (\cpu|Reg[29][3]~q ))) ) ) ) # ( \cpu|Reg[21][3]~q  & ( !\cpu|Reg[25][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Reg[17][3]~q ) # (\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[29][3]~q  & 
// (\cpu|Pmem|WideOr17~0_combout ))) ) ) ) # ( !\cpu|Reg[21][3]~q  & ( !\cpu|Reg[25][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout  & \cpu|Reg[17][3]~q )))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[29][3]~q  & 
// (\cpu|Pmem|WideOr17~0_combout ))) ) ) )

	.dataa(!\cpu|Reg[29][3]~q ),
	.datab(!\cpu|Pmem|WideOr16~0_combout ),
	.datac(!\cpu|Pmem|WideOr17~0_combout ),
	.datad(!\cpu|Reg[17][3]~q ),
	.datae(!\cpu|Reg[21][3]~q ),
	.dataf(!\cpu|Reg[25][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~1 .extended_lut = "off";
defparam \cpu|Selector26~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N33
cyclonev_lcell_comb \cpu|Reg[27][3]~feeder (
// Equation(s):
// \cpu|Reg[27][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[27][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N34
dffeas \cpu|Reg[27][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][3] .is_wysiwyg = "true";
defparam \cpu|Reg[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N30
cyclonev_lcell_comb \cpu|Mux86~3 (
// Equation(s):
// \cpu|Mux86~3_combout  = ( \cpu|Mux86~2_combout  & ( \cpu|Pmem|WideOr1~1_combout  ) ) # ( !\cpu|Mux86~2_combout  & ( (\cpu|Pmem|WideOr1~1_combout  & ((!\cpu|Mux53~0_combout ) # (\cpu|Pmem|WideOr5~0_combout ))) ) )

	.dataa(!\cpu|Mux53~0_combout ),
	.datab(!\cpu|Pmem|WideOr5~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Mux86~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux86~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux86~3 .extended_lut = "off";
defparam \cpu|Mux86~3 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \cpu|Mux86~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N2
dffeas \cpu|Reg[31][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux86~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][3] .is_wysiwyg = "true";
defparam \cpu|Reg[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N6
cyclonev_lcell_comb \cpu|Mux86~4 (
// Equation(s):
// \cpu|Mux86~4_combout  = ( \cpu|pb[3].dfe|buff~q  & ( (\cpu|sync_btns|y [3] & ((!\cpu|Reg[31][3]~q ) # ((\cpu|Mux88~0_combout  & !\cpu|Mux86~3_combout )))) ) ) # ( !\cpu|pb[3].dfe|buff~q  & ( (!\cpu|Reg[31][3]~q ) # ((\cpu|Mux88~0_combout  & 
// !\cpu|Mux86~3_combout )) ) )

	.dataa(!\cpu|Mux88~0_combout ),
	.datab(!\cpu|Mux86~3_combout ),
	.datac(!\cpu|sync_btns|y [3]),
	.datad(!\cpu|Reg[31][3]~q ),
	.datae(gnd),
	.dataf(!\cpu|pb[3].dfe|buff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux86~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux86~4 .extended_lut = "off";
defparam \cpu|Mux86~4 .lut_mask = 64'hFF44FF440F040F04;
defparam \cpu|Mux86~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N0
cyclonev_lcell_comb \cpu|Mux86~5 (
// Equation(s):
// \cpu|Mux86~5_combout  = ( \cpu|Reg[23][7]~6_combout  & ( \cpu|Selector13~0_combout  & ( ((!\cpu|Mux86~4_combout ) # ((\cpu|cnum~6_combout  & \cpu|Mux86~0_combout ))) # (\cpu|Mux86~1_combout ) ) ) ) # ( !\cpu|Reg[23][7]~6_combout  & ( 
// \cpu|Selector13~0_combout  & ( !\cpu|Mux86~4_combout  ) ) ) # ( \cpu|Reg[23][7]~6_combout  & ( !\cpu|Selector13~0_combout  & ( (!\cpu|Mux86~4_combout ) # ((\cpu|cnum~6_combout  & \cpu|Mux86~0_combout )) ) ) ) # ( !\cpu|Reg[23][7]~6_combout  & ( 
// !\cpu|Selector13~0_combout  & ( !\cpu|Mux86~4_combout  ) ) )

	.dataa(!\cpu|Mux86~1_combout ),
	.datab(!\cpu|Mux86~4_combout ),
	.datac(!\cpu|cnum~6_combout ),
	.datad(!\cpu|Mux86~0_combout ),
	.datae(!\cpu|Reg[23][7]~6_combout ),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux86~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux86~5 .extended_lut = "off";
defparam \cpu|Mux86~5 .lut_mask = 64'hCCCCCCCFCCCCDDDF;
defparam \cpu|Mux86~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N1
dffeas \cpu|Reg[31][3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux86~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N44
dffeas \cpu|Reg[23][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[23][7]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][3] .is_wysiwyg = "true";
defparam \cpu|Reg[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N35
dffeas \cpu|Reg[19][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[19][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][3] .is_wysiwyg = "true";
defparam \cpu|Reg[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N42
cyclonev_lcell_comb \cpu|Selector26~3 (
// Equation(s):
// \cpu|Selector26~3_combout  = ( \cpu|Reg[23][3]~q  & ( \cpu|Reg[19][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout ) # ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][3]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[31][3]~DUPLICATE_q )))) ) ) ) # ( 
// !\cpu|Reg[23][3]~q  & ( \cpu|Reg[19][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][3]~q )) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Reg[31][3]~DUPLICATE_q ))))) ) ) ) # ( \cpu|Reg[23][3]~q  & ( !\cpu|Reg[19][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][3]~q )) 
// # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[31][3]~DUPLICATE_q ))))) ) ) ) # ( !\cpu|Reg[23][3]~q  & ( !\cpu|Reg[19][3]~q  & ( (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][3]~q )) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Reg[31][3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\cpu|Reg[27][3]~q ),
	.datab(!\cpu|Pmem|WideOr16~0_combout ),
	.datac(!\cpu|Reg[31][3]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Reg[23][3]~q ),
	.dataf(!\cpu|Reg[19][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~3 .extended_lut = "off";
defparam \cpu|Selector26~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \cpu|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N36
cyclonev_lcell_comb \cpu|Reg[24][3]~feeder (
// Equation(s):
// \cpu|Reg[24][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[24][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N37
dffeas \cpu|Reg[24][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][3] .is_wysiwyg = "true";
defparam \cpu|Reg[24][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y8_N41
dffeas \cpu|sync_din|buff[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[3] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N36
cyclonev_lcell_comb \cpu|sync_din|y[3]~feeder (
// Equation(s):
// \cpu|sync_din|y[3]~feeder_combout  = \cpu|sync_din|buff [3]

	.dataa(gnd),
	.datab(!\cpu|sync_din|buff [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_din|y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_din|y[3]~feeder .extended_lut = "off";
defparam \cpu|sync_din|y[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|sync_din|y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N37
dffeas \cpu|sync_din|y[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_din|y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[3] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N12
cyclonev_lcell_comb \cpu|Reg~69 (
// Equation(s):
// \cpu|Reg~69_combout  = ( \cpu|sync_din|y [3] & ( ((!\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Selector13~0_combout ))) # (\cpu|Pmem|WideOr2~2_combout  & (\cpu|cnum~6_combout ))) # (\cpu|Reg~27_combout ) ) ) # ( !\cpu|sync_din|y [3] & ( (!\cpu|Reg~27_combout  
// & ((!\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Selector13~0_combout ))) # (\cpu|Pmem|WideOr2~2_combout  & (\cpu|cnum~6_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg~27_combout ),
	.datac(!\cpu|cnum~6_combout ),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|sync_din|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~69 .extended_lut = "off";
defparam \cpu|Reg~69 .lut_mask = 64'h048C048C37BF37BF;
defparam \cpu|Reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N14
dffeas \cpu|Reg[28][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][3] .is_wysiwyg = "true";
defparam \cpu|Reg[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N14
dffeas \cpu|Reg[20][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[20][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][3] .is_wysiwyg = "true";
defparam \cpu|Reg[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N34
dffeas \cpu|Reg[16][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[16][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][3] .is_wysiwyg = "true";
defparam \cpu|Reg[16][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N12
cyclonev_lcell_comb \cpu|Selector26~0 (
// Equation(s):
// \cpu|Selector26~0_combout  = ( \cpu|Reg[20][3]~q  & ( \cpu|Reg[16][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout ) # ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[24][3]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[28][3]~q )))) ) ) ) # ( 
// !\cpu|Reg[20][3]~q  & ( \cpu|Reg[16][3]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )) # (\cpu|Reg[24][3]~q ))) # (\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Reg[28][3]~q  & \cpu|Pmem|WideOr16~0_combout )))) ) ) ) # ( 
// \cpu|Reg[20][3]~q  & ( !\cpu|Reg[16][3]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[24][3]~q  & ((\cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[28][3]~q )))) ) ) ) # ( 
// !\cpu|Reg[20][3]~q  & ( !\cpu|Reg[16][3]~q  & ( (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[24][3]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[28][3]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Reg[24][3]~q ),
	.datac(!\cpu|Reg[28][3]~q ),
	.datad(!\cpu|Pmem|WideOr16~0_combout ),
	.datae(!\cpu|Reg[20][3]~q ),
	.dataf(!\cpu|Reg[16][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~0 .extended_lut = "off";
defparam \cpu|Selector26~0 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N42
cyclonev_lcell_comb \cpu|Reg[26][3]~feeder (
// Equation(s):
// \cpu|Reg[26][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N43
dffeas \cpu|Reg[26][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][3] .is_wysiwyg = "true";
defparam \cpu|Reg[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N50
dffeas \cpu|Reg[22][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[22][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][3] .is_wysiwyg = "true";
defparam \cpu|Reg[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N34
dffeas \cpu|Reg[18][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[18][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][3] .is_wysiwyg = "true";
defparam \cpu|Reg[18][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N48
cyclonev_lcell_comb \cpu|Selector26~2 (
// Equation(s):
// \cpu|Selector26~2_combout  = ( \cpu|Reg[22][3]~q  & ( \cpu|Reg[18][3]~q  & ( (!\cpu|Pmem|WideOr16~0_combout ) # ((!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[26][3]~q ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[30][3]~q ))) ) ) ) # ( 
// !\cpu|Reg[22][3]~q  & ( \cpu|Reg[18][3]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout ) # ((\cpu|Reg[26][3]~q )))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[30][3]~q ))) ) ) ) # ( 
// \cpu|Reg[22][3]~q  & ( !\cpu|Reg[18][3]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[26][3]~q )))) # (\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout ) # ((\cpu|Reg[30][3]~q )))) ) ) ) # ( 
// !\cpu|Reg[22][3]~q  & ( !\cpu|Reg[18][3]~q  & ( (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[26][3]~q ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[30][3]~q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Pmem|WideOr16~0_combout ),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(!\cpu|Reg[26][3]~q ),
	.datae(!\cpu|Reg[22][3]~q ),
	.dataf(!\cpu|Reg[18][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~2 .extended_lut = "off";
defparam \cpu|Selector26~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N48
cyclonev_lcell_comb \cpu|Selector26~4 (
// Equation(s):
// \cpu|Selector26~4_combout  = ( \cpu|Selector26~2_combout  & ( \cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector26~1_combout )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Selector26~3_combout ))) ) ) ) # ( 
// !\cpu|Selector26~2_combout  & ( \cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector26~1_combout )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Selector26~3_combout ))) ) ) ) # ( \cpu|Selector26~2_combout  & ( 
// !\cpu|Pmem|WideOr19~0_combout  & ( (\cpu|Selector26~0_combout ) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Selector26~2_combout  & ( !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & \cpu|Selector26~0_combout ) ) ) )

	.dataa(!\cpu|Selector26~1_combout ),
	.datab(!\cpu|Selector26~3_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Selector26~0_combout ),
	.datae(!\cpu|Selector26~2_combout ),
	.dataf(!\cpu|Pmem|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~4 .extended_lut = "off";
defparam \cpu|Selector26~4 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu|Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N48
cyclonev_lcell_comb \cpu|Reg[2][3]~feeder (
// Equation(s):
// \cpu|Reg[2][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N49
dffeas \cpu|Reg[2][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][3] .is_wysiwyg = "true";
defparam \cpu|Reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N18
cyclonev_lcell_comb \cpu|Reg[3][3]~feeder (
// Equation(s):
// \cpu|Reg[3][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N19
dffeas \cpu|Reg[3][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[3][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][3] .is_wysiwyg = "true";
defparam \cpu|Reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N12
cyclonev_lcell_comb \cpu|Reg[1][3]~feeder (
// Equation(s):
// \cpu|Reg[1][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N13
dffeas \cpu|Reg[1][3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[1][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N6
cyclonev_lcell_comb \cpu|Reg[0][3]~feeder (
// Equation(s):
// \cpu|Reg[0][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N7
dffeas \cpu|Reg[0][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[0][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][3] .is_wysiwyg = "true";
defparam \cpu|Reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N24
cyclonev_lcell_comb \cpu|Selector26~5 (
// Equation(s):
// \cpu|Selector26~5_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[3][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[2][3]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[1][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[0][3]~q  ) ) )

	.dataa(!\cpu|Reg[2][3]~q ),
	.datab(!\cpu|Reg[3][3]~q ),
	.datac(!\cpu|Reg[1][3]~DUPLICATE_q ),
	.datad(!\cpu|Reg[0][3]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~5 .extended_lut = "off";
defparam \cpu|Selector26~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N22
dffeas \cpu|Reg[8][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[8][7]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][3] .is_wysiwyg = "true";
defparam \cpu|Reg[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N11
dffeas \cpu|Reg[9][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][3] .is_wysiwyg = "true";
defparam \cpu|Reg[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N44
dffeas \cpu|Reg[11][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[11][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][3] .is_wysiwyg = "true";
defparam \cpu|Reg[11][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N6
cyclonev_lcell_comb \cpu|Reg[10][3]~feeder (
// Equation(s):
// \cpu|Reg[10][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N8
dffeas \cpu|Reg[10][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[10][7]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][3] .is_wysiwyg = "true";
defparam \cpu|Reg[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \cpu|Selector26~7 (
// Equation(s):
// \cpu|Selector26~7_combout  = ( \cpu|Reg[11][3]~q  & ( \cpu|Reg[10][3]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[8][3]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[9][3]~q )))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Reg[11][3]~q  
// & ( \cpu|Reg[10][3]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[8][3]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[9][3]~q ))))) # (\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout )))) ) ) ) 
// # ( \cpu|Reg[11][3]~q  & ( !\cpu|Reg[10][3]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[8][3]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[9][3]~q ))))) # (\cpu|Pmem|WideOr18~1_combout  & 
// (((\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( !\cpu|Reg[11][3]~q  & ( !\cpu|Reg[10][3]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[8][3]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[9][3]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr18~1_combout ),
	.datab(!\cpu|Reg[8][3]~q ),
	.datac(!\cpu|Pmem|WideOr19~0_combout ),
	.datad(!\cpu|Reg[9][3]~q ),
	.datae(!\cpu|Reg[11][3]~q ),
	.dataf(!\cpu|Reg[10][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~7 .extended_lut = "off";
defparam \cpu|Selector26~7 .lut_mask = 64'h202A252F707A757F;
defparam \cpu|Selector26~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N58
dffeas \cpu|Reg[13][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[13][7]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][3] .is_wysiwyg = "true";
defparam \cpu|Reg[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N4
dffeas \cpu|Reg[12][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[12][7]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][3] .is_wysiwyg = "true";
defparam \cpu|Reg[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N2
dffeas \cpu|Reg[15][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[15][7]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][3] .is_wysiwyg = "true";
defparam \cpu|Reg[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N10
dffeas \cpu|Reg[14][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[14][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][3] .is_wysiwyg = "true";
defparam \cpu|Reg[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N0
cyclonev_lcell_comb \cpu|Selector26~8 (
// Equation(s):
// \cpu|Selector26~8_combout  = ( \cpu|Reg[15][3]~q  & ( \cpu|Reg[14][3]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][3]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][3]~q ))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( 
// !\cpu|Reg[15][3]~q  & ( \cpu|Reg[14][3]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[12][3]~q ) # (\cpu|Pmem|WideOr18~1_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][3]~q  & (!\cpu|Pmem|WideOr18~1_combout ))) ) ) ) # ( 
// \cpu|Reg[15][3]~q  & ( !\cpu|Reg[14][3]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout  & \cpu|Reg[12][3]~q )))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Pmem|WideOr18~1_combout )) # (\cpu|Reg[13][3]~q ))) ) ) ) # ( 
// !\cpu|Reg[15][3]~q  & ( !\cpu|Reg[14][3]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][3]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][3]~q )))) ) ) )

	.dataa(!\cpu|Reg[13][3]~q ),
	.datab(!\cpu|Pmem|WideOr19~0_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Reg[12][3]~q ),
	.datae(!\cpu|Reg[15][3]~q ),
	.dataf(!\cpu|Reg[14][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~8 .extended_lut = "off";
defparam \cpu|Selector26~8 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu|Selector26~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N36
cyclonev_lcell_comb \cpu|Reg[7][3]~feeder (
// Equation(s):
// \cpu|Reg[7][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N38
dffeas \cpu|Reg[7][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][3] .is_wysiwyg = "true";
defparam \cpu|Reg[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N21
cyclonev_lcell_comb \cpu|Reg[4][3]~feeder (
// Equation(s):
// \cpu|Reg[4][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N22
dffeas \cpu|Reg[4][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[4][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][3] .is_wysiwyg = "true";
defparam \cpu|Reg[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N36
cyclonev_lcell_comb \cpu|Reg[5][3]~feeder (
// Equation(s):
// \cpu|Reg[5][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N37
dffeas \cpu|Reg[5][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][3] .is_wysiwyg = "true";
defparam \cpu|Reg[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N48
cyclonev_lcell_comb \cpu|Selector26~6 (
// Equation(s):
// \cpu|Selector26~6_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[7][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[6][3]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[5][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[4][3]~q  ) ) )

	.dataa(!\cpu|Reg[7][3]~q ),
	.datab(!\cpu|Reg[4][3]~q ),
	.datac(!\cpu|Reg[5][3]~q ),
	.datad(!\cpu|Reg[6][3]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~6 .extended_lut = "off";
defparam \cpu|Selector26~6 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|Selector26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \cpu|Selector26~9 (
// Equation(s):
// \cpu|Selector26~9_combout  = ( \cpu|Pmem|WideOr16~0_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Selector26~8_combout  ) ) ) # ( !\cpu|Pmem|WideOr16~0_combout  & ( \cpu|Pmem|WideOr17~0_combout  & ( \cpu|Selector26~6_combout  ) ) ) # ( 
// \cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Selector26~7_combout  ) ) ) # ( !\cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Pmem|WideOr17~0_combout  & ( \cpu|Selector26~5_combout  ) ) )

	.dataa(!\cpu|Selector26~5_combout ),
	.datab(!\cpu|Selector26~7_combout ),
	.datac(!\cpu|Selector26~8_combout ),
	.datad(!\cpu|Selector26~6_combout ),
	.datae(!\cpu|Pmem|WideOr16~0_combout ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~9 .extended_lut = "off";
defparam \cpu|Selector26~9 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Selector26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N12
cyclonev_lcell_comb \cpu|Selector26~11 (
// Equation(s):
// \cpu|Selector26~11_combout  = ( \cpu|Pmem|WideOr15~2_combout  & ( (!\cpu|IP [7] & (\cpu|Selector26~4_combout )) # (\cpu|IP [7] & ((\cpu|Selector26~9_combout ))) ) ) # ( !\cpu|Pmem|WideOr15~2_combout  & ( \cpu|Selector26~9_combout  ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Selector26~4_combout ),
	.datac(!\cpu|Selector26~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~11 .extended_lut = "off";
defparam \cpu|Selector26~11 .lut_mask = 64'h0F0F0F0F27272727;
defparam \cpu|Selector26~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N33
cyclonev_lcell_comb \cpu|Add3~5 (
// Equation(s):
// \cpu|Add3~5_sumout  = SUM(( \cpu|Mux37~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr18~0_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector28~11_combout ))))) ) + ( \cpu|Add3~2  ))
// \cpu|Add3~6  = CARRY(( \cpu|Mux37~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr18~0_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector28~11_combout ))))) ) + ( \cpu|Add3~2  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr18~0_combout ),
	.datad(!\cpu|Mux37~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector28~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~5_sumout ),
	.cout(\cpu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~5 .extended_lut = "off";
defparam \cpu|Add3~5 .lut_mask = 64'h0000F7B3000000FF;
defparam \cpu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N36
cyclonev_lcell_comb \cpu|Add3~9 (
// Equation(s):
// \cpu|Add3~9_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr17~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector27~11_combout ))))) ) + ( \cpu|Mux36~4_combout  ) + ( \cpu|Add3~6  ))
// \cpu|Add3~10  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr17~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector27~11_combout ))))) ) + ( \cpu|Mux36~4_combout  ) + ( \cpu|Add3~6  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr17~3_combout ),
	.datad(!\cpu|Selector27~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux36~4_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~9_sumout ),
	.cout(\cpu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~9 .extended_lut = "off";
defparam \cpu|Add3~9 .lut_mask = 64'h0000FF000000084C;
defparam \cpu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N39
cyclonev_lcell_comb \cpu|Add3~13 (
// Equation(s):
// \cpu|Add3~13_sumout  = SUM(( \cpu|Mux35~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr16~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector26~11_combout ))))) ) + ( \cpu|Add3~10  ))
// \cpu|Add3~14  = CARRY(( \cpu|Mux35~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr16~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector26~11_combout ))))) ) + ( \cpu|Add3~10  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr16~3_combout ),
	.datad(!\cpu|Mux35~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector26~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~13_sumout ),
	.cout(\cpu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~13 .extended_lut = "off";
defparam \cpu|Add3~13 .lut_mask = 64'h0000F7B3000000FF;
defparam \cpu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N44
dffeas \cpu|s_word[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[3] .is_wysiwyg = "true";
defparam \cpu|s_word[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N3
cyclonev_lcell_comb \cpu|Reg[3][4]~feeder (
// Equation(s):
// \cpu|Reg[3][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N0
cyclonev_lcell_comb \cpu|Reg[26][4]~feeder (
// Equation(s):
// \cpu|Reg[26][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[26][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N2
dffeas \cpu|Reg[26][4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[26][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N0
cyclonev_lcell_comb \cpu|Reg[30][4]~feeder (
// Equation(s):
// \cpu|Reg[30][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[30][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N1
dffeas \cpu|Reg[30][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][4] .is_wysiwyg = "true";
defparam \cpu|Reg[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N58
dffeas \cpu|Reg[18][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[18][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][4] .is_wysiwyg = "true";
defparam \cpu|Reg[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N26
dffeas \cpu|Reg[22][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[22][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][4] .is_wysiwyg = "true";
defparam \cpu|Reg[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N24
cyclonev_lcell_comb \cpu|Selector25~2 (
// Equation(s):
// \cpu|Selector25~2_combout  = ( \cpu|Reg[22][4]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[30][4]~q ) ) ) ) # ( !\cpu|Reg[22][4]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Reg[30][4]~q  & 
// \cpu|Pmem|WideOr16~0_combout ) ) ) ) # ( \cpu|Reg[22][4]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[18][4]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[26][4]~DUPLICATE_q )) ) ) ) # ( !\cpu|Reg[22][4]~q  & 
// ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[18][4]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[26][4]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|Reg[26][4]~DUPLICATE_q ),
	.datab(!\cpu|Reg[30][4]~q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Reg[18][4]~q ),
	.datae(!\cpu|Reg[22][4]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~2 .extended_lut = "off";
defparam \cpu|Selector25~2 .lut_mask = 64'h05F505F50303F3F3;
defparam \cpu|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N30
cyclonev_lcell_comb \cpu|Reg[25][4]~feeder (
// Equation(s):
// \cpu|Reg[25][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[25][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N31
dffeas \cpu|Reg[25][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][4] .is_wysiwyg = "true";
defparam \cpu|Reg[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y16_N11
dffeas \cpu|Reg[17][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[17][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][4] .is_wysiwyg = "true";
defparam \cpu|Reg[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N20
dffeas \cpu|Reg[21][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[21][7]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][4] .is_wysiwyg = "true";
defparam \cpu|Reg[21][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N18
cyclonev_lcell_comb \cpu|Selector25~1 (
// Equation(s):
// \cpu|Selector25~1_combout  = ( \cpu|Reg[21][4]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[29][4]~q ) ) ) ) # ( !\cpu|Reg[21][4]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Pmem|WideOr16~0_combout  & 
// \cpu|Reg[29][4]~q ) ) ) ) # ( \cpu|Reg[21][4]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[17][4]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[25][4]~q )) ) ) ) # ( !\cpu|Reg[21][4]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[17][4]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[25][4]~q )) ) ) )

	.dataa(!\cpu|Reg[25][4]~q ),
	.datab(!\cpu|Reg[17][4]~q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Reg[29][4]~q ),
	.datae(!\cpu|Reg[21][4]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~1 .extended_lut = "off";
defparam \cpu|Selector25~1 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y8_N19
dffeas \cpu|sync_din|buff[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[4] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N58
dffeas \cpu|sync_din|y[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[4] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N30
cyclonev_lcell_comb \cpu|Reg~70 (
// Equation(s):
// \cpu|Reg~70_combout  = ( \cpu|Selector12~0_combout  & ( (!\cpu|Reg~27_combout  & ((!\cpu|Pmem|WideOr2~2_combout ) # ((\cpu|cnum~7_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [4])))) ) ) # ( !\cpu|Selector12~0_combout  & ( 
// (!\cpu|Reg~27_combout  & (\cpu|Pmem|WideOr2~2_combout  & ((\cpu|cnum~7_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [4])))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg~27_combout ),
	.datac(!\cpu|sync_din|y [4]),
	.datad(!\cpu|cnum~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~70 .extended_lut = "off";
defparam \cpu|Reg~70 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu|Reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N31
dffeas \cpu|Reg[28][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][4] .is_wysiwyg = "true";
defparam \cpu|Reg[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N58
dffeas \cpu|Reg[16][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[16][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][4] .is_wysiwyg = "true";
defparam \cpu|Reg[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N44
dffeas \cpu|Reg[20][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[20][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][4] .is_wysiwyg = "true";
defparam \cpu|Reg[20][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N33
cyclonev_lcell_comb \cpu|Reg[24][4]~feeder (
// Equation(s):
// \cpu|Reg[24][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(!\cpu|Selector12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N35
dffeas \cpu|Reg[24][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][4] .is_wysiwyg = "true";
defparam \cpu|Reg[24][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N42
cyclonev_lcell_comb \cpu|Selector25~0 (
// Equation(s):
// \cpu|Selector25~0_combout  = ( \cpu|Reg[20][4]~q  & ( \cpu|Reg[24][4]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Reg[16][4]~q ) # (\cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )) # 
// (\cpu|Reg[28][4]~q ))) ) ) ) # ( !\cpu|Reg[20][4]~q  & ( \cpu|Reg[24][4]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Reg[16][4]~q ) # (\cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[28][4]~q  & 
// (\cpu|Pmem|WideOr16~0_combout ))) ) ) ) # ( \cpu|Reg[20][4]~q  & ( !\cpu|Reg[24][4]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout  & \cpu|Reg[16][4]~q )))) # (\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )) 
// # (\cpu|Reg[28][4]~q ))) ) ) ) # ( !\cpu|Reg[20][4]~q  & ( !\cpu|Reg[24][4]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout  & \cpu|Reg[16][4]~q )))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[28][4]~q  & 
// (\cpu|Pmem|WideOr16~0_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Reg[28][4]~q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Reg[16][4]~q ),
	.datae(!\cpu|Reg[20][4]~q ),
	.dataf(!\cpu|Reg[24][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~0 .extended_lut = "off";
defparam \cpu|Selector25~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \cpu|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N6
cyclonev_lcell_comb \cpu|Reg~11 (
// Equation(s):
// \cpu|Reg~11_combout  = ( \cpu|s_word[0]~0_combout  & ( ((!\cpu|Pmem|WideOr3~0_combout  & (!\cpu|Pmem|WideOr2~2_combout  $ (\cpu|Pmem|WideOr1~1_combout ))) # (\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr2~2_combout  & !\cpu|Pmem|WideOr1~1_combout ))) # 
// (\db|y~q ) ) ) # ( !\cpu|s_word[0]~0_combout  & ( \db|y~q  ) )

	.dataa(!\cpu|Pmem|WideOr3~0_combout ),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|s_word[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~11 .extended_lut = "off";
defparam \cpu|Reg~11 .lut_mask = 64'h00FF00FF92FF92FF;
defparam \cpu|Reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N1
dffeas \cpu|Reg[31][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4] .is_wysiwyg = "true";
defparam \cpu|Reg[31][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N45
cyclonev_lcell_comb \cpu|Reg~9 (
// Equation(s):
// \cpu|Reg~9_combout  = ( !\cpu|Pmem|WideOr3~0_combout  & ( (\cpu|Reg[31][4]~q  & ((!\cpu|Pmem|WideOr6~0_combout ) # ((!\cpu|Pmem|WideOr4~0_combout ) # (!\cpu|Pmem|WideOr5~0_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~0_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Reg[31][4]~q ),
	.datad(!\cpu|Pmem|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~9 .extended_lut = "off";
defparam \cpu|Reg~9 .lut_mask = 64'h0F0E0F0E00000000;
defparam \cpu|Reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N27
cyclonev_lcell_comb \cpu|Reg~7 (
// Equation(s):
// \cpu|Reg~7_combout  = ( \cpu|Selector12~0_combout  & ( (\cpu|Decoder0~1_combout ) # (\cpu|Reg[31][4]~q ) ) ) # ( !\cpu|Selector12~0_combout  & ( (\cpu|Reg[31][4]~q  & !\cpu|Decoder0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[31][4]~q ),
	.datad(!\cpu|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~7 .extended_lut = "off";
defparam \cpu|Reg~7 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|Reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N9
cyclonev_lcell_comb \cpu|Add2~13 (
// Equation(s):
// \cpu|Add2~13_sumout  = SUM(( \cpu|Mux35~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr16~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector26~11_combout ))))) ) + ( \cpu|Add2~10  ))
// \cpu|Add2~14  = CARRY(( \cpu|Mux35~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr16~3_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector26~11_combout ))))) ) + ( \cpu|Add2~10  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr16~3_combout ),
	.datad(!\cpu|Mux35~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector26~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~13_sumout ),
	.cout(\cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~13 .extended_lut = "off";
defparam \cpu|Add2~13 .lut_mask = 64'h0000F7B3000000FF;
defparam \cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N12
cyclonev_lcell_comb \cpu|Add2~17 (
// Equation(s):
// \cpu|Add2~17_sumout  = SUM(( \cpu|Mux34~4_combout  ) + ( \cpu|Selector25~13_combout  ) + ( \cpu|Add2~14  ))
// \cpu|Add2~18  = CARRY(( \cpu|Mux34~4_combout  ) + ( \cpu|Selector25~13_combout  ) + ( \cpu|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector25~13_combout ),
	.datad(!\cpu|Mux34~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~17_sumout ),
	.cout(\cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~17 .extended_lut = "off";
defparam \cpu|Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N20
dffeas \cpu|word[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[4] .is_wysiwyg = "true";
defparam \cpu|word[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y8_N31
dffeas \cpu|sync_din|buff[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[5] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \cpu|sync_din|y[5]~feeder (
// Equation(s):
// \cpu|sync_din|y[5]~feeder_combout  = ( \cpu|sync_din|buff [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|sync_din|buff [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_din|y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_din|y[5]~feeder .extended_lut = "off";
defparam \cpu|sync_din|y[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_din|y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N13
dffeas \cpu|sync_din|y[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_din|y[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[5] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr14~1 (
// Equation(s):
// \cpu|Pmem|WideOr14~1_combout  = ( !\cpu|IP [4] & ( \cpu|IP [6] & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [3] & \cpu|IP [1])) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [3] & (\cpu|IP [1] & \cpu|IP [0]))) ) ) ) # ( 
// !\cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & (!\cpu|IP [1] & \cpu|IP [0]))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr14~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr14~1 .lut_mask = 64'h0020000804040000;
defparam \cpu|Pmem|WideOr14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr14~0 (
// Equation(s):
// \cpu|Pmem|WideOr14~0_combout  = ( !\cpu|IP [4] & ( \cpu|IP [6] & ( (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & !\cpu|IP [1])) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & (\cpu|IP [1] & !\cpu|IP [0]))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr14~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr14~0 .lut_mask = 64'h0000020010100000;
defparam \cpu|Pmem|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr14~2 (
// Equation(s):
// \cpu|Pmem|WideOr14~2_combout  = ( \cpu|Pmem|WideOr14~0_combout  & ( (!\cpu|IP [5]) # (\cpu|Pmem|WideOr14~1_combout ) ) ) # ( !\cpu|Pmem|WideOr14~0_combout  & ( (\cpu|IP [5] & \cpu|Pmem|WideOr14~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|Pmem|WideOr14~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr14~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr14~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu|Pmem|WideOr14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N20
dffeas \cpu|Reg[9][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][5] .is_wysiwyg = "true";
defparam \cpu|Reg[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y15_N52
dffeas \cpu|Reg[8][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[8][7]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][5] .is_wysiwyg = "true";
defparam \cpu|Reg[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y14_N20
dffeas \cpu|Reg[11][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[11][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][5] .is_wysiwyg = "true";
defparam \cpu|Reg[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y14_N17
dffeas \cpu|Reg[10][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[10][7]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][5] .is_wysiwyg = "true";
defparam \cpu|Reg[10][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N18
cyclonev_lcell_comb \cpu|Selector24~7 (
// Equation(s):
// \cpu|Selector24~7_combout  = ( \cpu|Reg[11][5]~q  & ( \cpu|Reg[10][5]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][5]~q ))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Reg[11][5]~q  
// & ( \cpu|Reg[10][5]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][5]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout )))) ) ) ) 
// # ( \cpu|Reg[11][5]~q  & ( !\cpu|Reg[10][5]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][5]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & 
// (((\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( !\cpu|Reg[11][5]~q  & ( !\cpu|Reg[10][5]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][5]~q )))) ) ) )

	.dataa(!\cpu|Reg[9][5]~q ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Reg[8][5]~q ),
	.datad(!\cpu|Pmem|WideOr19~0_combout ),
	.datae(!\cpu|Reg[11][5]~q ),
	.dataf(!\cpu|Reg[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~7 .extended_lut = "off";
defparam \cpu|Selector24~7 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu|Selector24~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N30
cyclonev_lcell_comb \cpu|Reg[0][5]~feeder (
// Equation(s):
// \cpu|Reg[0][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N31
dffeas \cpu|Reg[0][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[0][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][5] .is_wysiwyg = "true";
defparam \cpu|Reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N42
cyclonev_lcell_comb \cpu|Reg[2][5]~feeder (
// Equation(s):
// \cpu|Reg[2][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N43
dffeas \cpu|Reg[2][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][5] .is_wysiwyg = "true";
defparam \cpu|Reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N36
cyclonev_lcell_comb \cpu|Reg[1][5]~feeder (
// Equation(s):
// \cpu|Reg[1][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N37
dffeas \cpu|Reg[1][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][5] .is_wysiwyg = "true";
defparam \cpu|Reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N12
cyclonev_lcell_comb \cpu|Reg[3][5]~feeder (
// Equation(s):
// \cpu|Reg[3][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N13
dffeas \cpu|Reg[3][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[3][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][5] .is_wysiwyg = "true";
defparam \cpu|Reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N6
cyclonev_lcell_comb \cpu|Selector24~5 (
// Equation(s):
// \cpu|Selector24~5_combout  = ( \cpu|Reg[3][5]~q  & ( \cpu|Pmem|WideOr19~0_combout  & ( (\cpu|Reg[1][5]~q ) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Reg[3][5]~q  & ( \cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & 
// \cpu|Reg[1][5]~q ) ) ) ) # ( \cpu|Reg[3][5]~q  & ( !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[0][5]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[2][5]~q ))) ) ) ) # ( !\cpu|Reg[3][5]~q  & ( 
// !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[0][5]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[2][5]~q ))) ) ) )

	.dataa(!\cpu|Reg[0][5]~q ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Reg[2][5]~q ),
	.datad(!\cpu|Reg[1][5]~q ),
	.datae(!\cpu|Reg[3][5]~q ),
	.dataf(!\cpu|Pmem|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~5 .extended_lut = "off";
defparam \cpu|Selector24~5 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N39
cyclonev_lcell_comb \cpu|Reg[7][5]~feeder (
// Equation(s):
// \cpu|Reg[7][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(!\cpu|Selector11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N40
dffeas \cpu|Reg[7][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][5] .is_wysiwyg = "true";
defparam \cpu|Reg[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N3
cyclonev_lcell_comb \cpu|Reg[6][5]~feeder (
// Equation(s):
// \cpu|Reg[6][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(!\cpu|Selector11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N4
dffeas \cpu|Reg[6][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[6][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][5] .is_wysiwyg = "true";
defparam \cpu|Reg[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N42
cyclonev_lcell_comb \cpu|Reg[4][5]~feeder (
// Equation(s):
// \cpu|Reg[4][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N43
dffeas \cpu|Reg[4][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[4][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][5] .is_wysiwyg = "true";
defparam \cpu|Reg[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y15_N36
cyclonev_lcell_comb \cpu|Selector24~6 (
// Equation(s):
// \cpu|Selector24~6_combout  = ( \cpu|Reg[5][5]~q  & ( \cpu|Pmem|WideOr18~1_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[6][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[7][5]~q )) ) ) ) # ( !\cpu|Reg[5][5]~q  & ( 
// \cpu|Pmem|WideOr18~1_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[6][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[7][5]~q )) ) ) ) # ( \cpu|Reg[5][5]~q  & ( !\cpu|Pmem|WideOr18~1_combout  & ( (\cpu|Pmem|WideOr19~0_combout ) # 
// (\cpu|Reg[4][5]~q ) ) ) ) # ( !\cpu|Reg[5][5]~q  & ( !\cpu|Pmem|WideOr18~1_combout  & ( (\cpu|Reg[4][5]~q  & !\cpu|Pmem|WideOr19~0_combout ) ) ) )

	.dataa(!\cpu|Reg[7][5]~q ),
	.datab(!\cpu|Reg[6][5]~q ),
	.datac(!\cpu|Reg[4][5]~q ),
	.datad(!\cpu|Pmem|WideOr19~0_combout ),
	.datae(!\cpu|Reg[5][5]~q ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~6 .extended_lut = "off";
defparam \cpu|Selector24~6 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu|Selector24~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y17_N40
dffeas \cpu|Reg[13][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[13][7]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][5] .is_wysiwyg = "true";
defparam \cpu|Reg[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N10
dffeas \cpu|Reg[12][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[12][7]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][5] .is_wysiwyg = "true";
defparam \cpu|Reg[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y14_N26
dffeas \cpu|Reg[15][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[15][7]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][5] .is_wysiwyg = "true";
defparam \cpu|Reg[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N2
dffeas \cpu|Reg[14][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[14][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][5] .is_wysiwyg = "true";
defparam \cpu|Reg[14][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N24
cyclonev_lcell_comb \cpu|Selector24~8 (
// Equation(s):
// \cpu|Selector24~8_combout  = ( \cpu|Reg[15][5]~q  & ( \cpu|Reg[14][5]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][5]~q ))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( 
// !\cpu|Reg[15][5]~q  & ( \cpu|Reg[14][5]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][5]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & 
// (((!\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( \cpu|Reg[15][5]~q  & ( !\cpu|Reg[14][5]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[13][5]~q )))) # 
// (\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( !\cpu|Reg[15][5]~q  & ( !\cpu|Reg[14][5]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[12][5]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & 
// (\cpu|Reg[13][5]~q )))) ) ) )

	.dataa(!\cpu|Reg[13][5]~q ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Reg[12][5]~q ),
	.datad(!\cpu|Pmem|WideOr19~0_combout ),
	.datae(!\cpu|Reg[15][5]~q ),
	.dataf(!\cpu|Reg[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~8 .extended_lut = "off";
defparam \cpu|Selector24~8 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu|Selector24~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N0
cyclonev_lcell_comb \cpu|Selector24~9 (
// Equation(s):
// \cpu|Selector24~9_combout  = ( \cpu|Pmem|WideOr16~0_combout  & ( \cpu|Selector24~8_combout  & ( (\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Selector24~7_combout ) ) ) ) # ( !\cpu|Pmem|WideOr16~0_combout  & ( \cpu|Selector24~8_combout  & ( 
// (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector24~5_combout )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector24~6_combout ))) ) ) ) # ( \cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Selector24~8_combout  & ( (\cpu|Selector24~7_combout  & 
// !\cpu|Pmem|WideOr17~0_combout ) ) ) ) # ( !\cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Selector24~8_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector24~5_combout )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector24~6_combout ))) ) ) )

	.dataa(!\cpu|Selector24~7_combout ),
	.datab(!\cpu|Selector24~5_combout ),
	.datac(!\cpu|Pmem|WideOr17~0_combout ),
	.datad(!\cpu|Selector24~6_combout ),
	.datae(!\cpu|Pmem|WideOr16~0_combout ),
	.dataf(!\cpu|Selector24~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~9 .extended_lut = "off";
defparam \cpu|Selector24~9 .lut_mask = 64'h303F5050303F5F5F;
defparam \cpu|Selector24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N9
cyclonev_lcell_comb \cpu|Reg[29][5]~feeder (
// Equation(s):
// \cpu|Reg[29][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N10
dffeas \cpu|Reg[29][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[29][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N45
cyclonev_lcell_comb \cpu|Reg[25][5]~feeder (
// Equation(s):
// \cpu|Reg[25][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(!\cpu|Selector11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[25][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N46
dffeas \cpu|Reg[25][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][5] .is_wysiwyg = "true";
defparam \cpu|Reg[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N2
dffeas \cpu|Reg[17][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[17][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][5] .is_wysiwyg = "true";
defparam \cpu|Reg[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N8
dffeas \cpu|Reg[21][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[21][7]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][5] .is_wysiwyg = "true";
defparam \cpu|Reg[21][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N6
cyclonev_lcell_comb \cpu|Selector24~1 (
// Equation(s):
// \cpu|Selector24~1_combout  = ( \cpu|Reg[21][5]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[29][5]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[21][5]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Reg[29][5]~DUPLICATE_q  & 
// \cpu|Pmem|WideOr16~0_combout ) ) ) ) # ( \cpu|Reg[21][5]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[17][5]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[25][5]~q )) ) ) ) # ( !\cpu|Reg[21][5]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[17][5]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[25][5]~q )) ) ) )

	.dataa(!\cpu|Reg[29][5]~DUPLICATE_q ),
	.datab(!\cpu|Reg[25][5]~q ),
	.datac(!\cpu|Reg[17][5]~q ),
	.datad(!\cpu|Pmem|WideOr16~0_combout ),
	.datae(!\cpu|Reg[21][5]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~1 .extended_lut = "off";
defparam \cpu|Selector24~1 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N52
dffeas \cpu|Reg[18][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[18][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][5] .is_wysiwyg = "true";
defparam \cpu|Reg[18][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N3
cyclonev_lcell_comb \cpu|Reg[30][5]~feeder (
// Equation(s):
// \cpu|Reg[30][5]~feeder_combout  = ( \cpu|Selector11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N4
dffeas \cpu|Reg[30][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5] .is_wysiwyg = "true";
defparam \cpu|Reg[30][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N51
cyclonev_lcell_comb \cpu|Reg[26][5]~feeder (
// Equation(s):
// \cpu|Reg[26][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(!\cpu|Selector11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[26][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N52
dffeas \cpu|Reg[26][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][5] .is_wysiwyg = "true";
defparam \cpu|Reg[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N32
dffeas \cpu|Reg[22][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[22][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][5] .is_wysiwyg = "true";
defparam \cpu|Reg[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N30
cyclonev_lcell_comb \cpu|Selector24~2 (
// Equation(s):
// \cpu|Selector24~2_combout  = ( \cpu|Reg[22][5]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[30][5]~q ) ) ) ) # ( !\cpu|Reg[22][5]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Reg[30][5]~q  & 
// \cpu|Pmem|WideOr16~0_combout ) ) ) ) # ( \cpu|Reg[22][5]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[18][5]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[26][5]~q ))) ) ) ) # ( !\cpu|Reg[22][5]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[18][5]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[26][5]~q ))) ) ) )

	.dataa(!\cpu|Reg[18][5]~q ),
	.datab(!\cpu|Reg[30][5]~q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Reg[26][5]~q ),
	.datae(!\cpu|Reg[22][5]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~2 .extended_lut = "off";
defparam \cpu|Selector24~2 .lut_mask = 64'h505F505F0303F3F3;
defparam \cpu|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N30
cyclonev_lcell_comb \cpu|Reg[24][5]~feeder (
// Equation(s):
// \cpu|Reg[24][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N32
dffeas \cpu|Reg[24][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][5] .is_wysiwyg = "true";
defparam \cpu|Reg[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N19
dffeas \cpu|Reg[16][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[16][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][5] .is_wysiwyg = "true";
defparam \cpu|Reg[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N56
dffeas \cpu|Reg[20][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[20][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][5] .is_wysiwyg = "true";
defparam \cpu|Reg[20][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N54
cyclonev_lcell_comb \cpu|Selector24~0 (
// Equation(s):
// \cpu|Selector24~0_combout  = ( \cpu|Reg[20][5]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[28][5]~q ) ) ) ) # ( !\cpu|Reg[20][5]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Pmem|WideOr16~0_combout  & 
// \cpu|Reg[28][5]~q ) ) ) ) # ( \cpu|Reg[20][5]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[16][5]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[24][5]~q )) ) ) ) # ( !\cpu|Reg[20][5]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[16][5]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[24][5]~q )) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~0_combout ),
	.datab(!\cpu|Reg[24][5]~q ),
	.datac(!\cpu|Reg[28][5]~q ),
	.datad(!\cpu|Reg[16][5]~q ),
	.datae(!\cpu|Reg[20][5]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~0 .extended_lut = "off";
defparam \cpu|Selector24~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \cpu|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N54
cyclonev_lcell_comb \cpu|Reg~14 (
// Equation(s):
// \cpu|Reg~14_combout  = ( \cpu|Pmem|WideOr3~0_combout  & ( \cpu|Decoder1~1_combout  ) ) # ( !\cpu|Pmem|WideOr3~0_combout  & ( (!\cpu|Pmem|WideOr6~0_combout  & (\cpu|Pmem|WideOr4~0_combout  & \cpu|Pmem|WideOr5~0_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr6~0_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(!\cpu|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~14 .extended_lut = "off";
defparam \cpu|Reg~14 .lut_mask = 64'h0202020200FF00FF;
defparam \cpu|Reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N27
cyclonev_lcell_comb \cpu|Reg[1][7]~feeder (
// Equation(s):
// \cpu|Reg[1][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N51
cyclonev_lcell_comb \cpu|Reg[6][7]~feeder (
// Equation(s):
// \cpu|Reg[6][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N52
dffeas \cpu|Reg[6][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[6][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][7] .is_wysiwyg = "true";
defparam \cpu|Reg[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N57
cyclonev_lcell_comb \cpu|Reg[7][7]~feeder (
// Equation(s):
// \cpu|Reg[7][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N59
dffeas \cpu|Reg[7][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][7] .is_wysiwyg = "true";
defparam \cpu|Reg[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N27
cyclonev_lcell_comb \cpu|Reg[4][7]~feeder (
// Equation(s):
// \cpu|Reg[4][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N28
dffeas \cpu|Reg[4][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[4][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][7] .is_wysiwyg = "true";
defparam \cpu|Reg[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N51
cyclonev_lcell_comb \cpu|Reg[5][7]~feeder (
// Equation(s):
// \cpu|Reg[5][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N53
dffeas \cpu|Reg[5][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][7] .is_wysiwyg = "true";
defparam \cpu|Reg[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N24
cyclonev_lcell_comb \cpu|Selector22~6 (
// Equation(s):
// \cpu|Selector22~6_combout  = ( \cpu|Reg[4][7]~q  & ( \cpu|Reg[5][7]~q  & ( (!\cpu|Pmem|WideOr18~1_combout ) # ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[6][7]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[7][7]~q )))) ) ) ) # ( !\cpu|Reg[4][7]~q  & 
// ( \cpu|Reg[5][7]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[6][7]~q  & ((\cpu|Pmem|WideOr18~1_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout ) # (\cpu|Reg[7][7]~q )))) ) ) ) # ( \cpu|Reg[4][7]~q  & ( 
// !\cpu|Reg[5][7]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout )) # (\cpu|Reg[6][7]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[7][7]~q  & \cpu|Pmem|WideOr18~1_combout )))) ) ) ) # ( !\cpu|Reg[4][7]~q  & ( 
// !\cpu|Reg[5][7]~q  & ( (\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[6][7]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[7][7]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Reg[6][7]~q ),
	.datac(!\cpu|Reg[7][7]~q ),
	.datad(!\cpu|Pmem|WideOr18~1_combout ),
	.datae(!\cpu|Reg[4][7]~q ),
	.dataf(!\cpu|Reg[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~6 .extended_lut = "off";
defparam \cpu|Selector22~6 .lut_mask = 64'h0027AA275527FF27;
defparam \cpu|Selector22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N41
dffeas \cpu|Reg[12][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[12][7]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][7] .is_wysiwyg = "true";
defparam \cpu|Reg[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N52
dffeas \cpu|Reg[14][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[14][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][7] .is_wysiwyg = "true";
defparam \cpu|Reg[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y14_N2
dffeas \cpu|Reg[15][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[15][7]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][7] .is_wysiwyg = "true";
defparam \cpu|Reg[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N10
dffeas \cpu|Reg[13][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[13][7]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][7] .is_wysiwyg = "true";
defparam \cpu|Reg[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N0
cyclonev_lcell_comb \cpu|Selector22~8 (
// Equation(s):
// \cpu|Selector22~8_combout  = ( \cpu|Reg[15][7]~q  & ( \cpu|Reg[13][7]~q  & ( ((!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[12][7]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[14][7]~q )))) # (\cpu|Pmem|WideOr19~0_combout ) ) ) ) # ( 
// !\cpu|Reg[15][7]~q  & ( \cpu|Reg[13][7]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[12][7]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[14][7]~q ))))) # (\cpu|Pmem|WideOr19~0_combout  & 
// (!\cpu|Pmem|WideOr18~1_combout )) ) ) ) # ( \cpu|Reg[15][7]~q  & ( !\cpu|Reg[13][7]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[12][7]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[14][7]~q ))))) # 
// (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Pmem|WideOr18~1_combout )) ) ) ) # ( !\cpu|Reg[15][7]~q  & ( !\cpu|Reg[13][7]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[12][7]~q )) # (\cpu|Pmem|WideOr18~1_combout  & 
// ((\cpu|Reg[14][7]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Reg[12][7]~q ),
	.datad(!\cpu|Reg[14][7]~q ),
	.datae(!\cpu|Reg[15][7]~q ),
	.dataf(!\cpu|Reg[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~8 .extended_lut = "off";
defparam \cpu|Selector22~8 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu|Selector22~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N5
dffeas \cpu|Reg[9][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][7] .is_wysiwyg = "true";
defparam \cpu|Reg[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y15_N29
dffeas \cpu|Reg[8][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[8][7]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][7] .is_wysiwyg = "true";
defparam \cpu|Reg[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y15_N59
dffeas \cpu|Reg[11][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[11][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][7] .is_wysiwyg = "true";
defparam \cpu|Reg[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y15_N15
cyclonev_lcell_comb \cpu|Reg[10][7]~feeder (
// Equation(s):
// \cpu|Reg[10][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[10][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[10][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y15_N16
dffeas \cpu|Reg[10][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[10][7]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][7] .is_wysiwyg = "true";
defparam \cpu|Reg[10][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N57
cyclonev_lcell_comb \cpu|Selector22~7 (
// Equation(s):
// \cpu|Selector22~7_combout  = ( \cpu|Reg[11][7]~q  & ( \cpu|Reg[10][7]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][7]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][7]~q ))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Reg[11][7]~q  
// & ( \cpu|Reg[10][7]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[8][7]~q ) # (\cpu|Pmem|WideOr18~1_combout )))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][7]~q  & (!\cpu|Pmem|WideOr18~1_combout ))) ) ) ) # ( \cpu|Reg[11][7]~q  & ( 
// !\cpu|Reg[10][7]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout  & \cpu|Reg[8][7]~q )))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Pmem|WideOr18~1_combout )) # (\cpu|Reg[9][7]~q ))) ) ) ) # ( !\cpu|Reg[11][7]~q  & ( 
// !\cpu|Reg[10][7]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[8][7]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[9][7]~q )))) ) ) )

	.dataa(!\cpu|Reg[9][7]~q ),
	.datab(!\cpu|Pmem|WideOr19~0_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Reg[8][7]~q ),
	.datae(!\cpu|Reg[11][7]~q ),
	.dataf(!\cpu|Reg[10][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~7 .extended_lut = "off";
defparam \cpu|Selector22~7 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu|Selector22~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N9
cyclonev_lcell_comb \cpu|Reg[3][7]~feeder (
// Equation(s):
// \cpu|Reg[3][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N11
dffeas \cpu|Reg[3][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[3][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][7] .is_wysiwyg = "true";
defparam \cpu|Reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N36
cyclonev_lcell_comb \cpu|Reg[0][7]~feeder (
// Equation(s):
// \cpu|Reg[0][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N37
dffeas \cpu|Reg[0][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[0][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][7] .is_wysiwyg = "true";
defparam \cpu|Reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N9
cyclonev_lcell_comb \cpu|Reg[2][7]~feeder (
// Equation(s):
// \cpu|Reg[2][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N10
dffeas \cpu|Reg[2][7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[2][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N18
cyclonev_lcell_comb \cpu|Selector22~5 (
// Equation(s):
// \cpu|Selector22~5_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Reg[2][7]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[1][7]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[3][7]~q ))) ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( 
// \cpu|Reg[2][7]~DUPLICATE_q  & ( (\cpu|Reg[0][7]~q ) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Reg[2][7]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[1][7]~q )) # (\cpu|Pmem|WideOr18~1_combout  & 
// ((\cpu|Reg[3][7]~q ))) ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Reg[2][7]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr18~1_combout  & \cpu|Reg[0][7]~q ) ) ) )

	.dataa(!\cpu|Reg[1][7]~q ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Reg[3][7]~q ),
	.datad(!\cpu|Reg[0][7]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Reg[2][7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~5 .extended_lut = "off";
defparam \cpu|Selector22~5 .lut_mask = 64'h00CC474733FF4747;
defparam \cpu|Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N36
cyclonev_lcell_comb \cpu|Selector22~9 (
// Equation(s):
// \cpu|Selector22~9_combout  = ( \cpu|Pmem|WideOr16~0_combout  & ( \cpu|Selector22~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector22~7_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector22~8_combout )) ) ) ) # ( 
// !\cpu|Pmem|WideOr16~0_combout  & ( \cpu|Selector22~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Selector22~6_combout ) ) ) ) # ( \cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Selector22~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Selector22~7_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector22~8_combout )) ) ) ) # ( !\cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Selector22~5_combout  & ( (\cpu|Selector22~6_combout  & \cpu|Pmem|WideOr17~0_combout ) ) ) )

	.dataa(!\cpu|Selector22~6_combout ),
	.datab(!\cpu|Pmem|WideOr17~0_combout ),
	.datac(!\cpu|Selector22~8_combout ),
	.datad(!\cpu|Selector22~7_combout ),
	.datae(!\cpu|Pmem|WideOr16~0_combout ),
	.dataf(!\cpu|Selector22~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~9 .extended_lut = "off";
defparam \cpu|Selector22~9 .lut_mask = 64'h111103CFDDDD03CF;
defparam \cpu|Selector22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N48
cyclonev_lcell_comb \cpu|Selector22~11 (
// Equation(s):
// \cpu|Selector22~11_combout  = ( \cpu|Pmem|WideOr15~2_combout  & ( (!\cpu|IP [7] & (\cpu|Selector22~4_combout )) # (\cpu|IP [7] & ((\cpu|Selector22~9_combout ))) ) ) # ( !\cpu|Pmem|WideOr15~2_combout  & ( \cpu|Selector22~9_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|Selector22~4_combout ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Selector22~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~11 .extended_lut = "off";
defparam \cpu|Selector22~11 .lut_mask = 64'h00FF00FF303F303F;
defparam \cpu|Selector22~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N30
cyclonev_lcell_comb \cpu|Reg[27][7]~feeder (
// Equation(s):
// \cpu|Reg[27][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[27][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N31
dffeas \cpu|Reg[27][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][7] .is_wysiwyg = "true";
defparam \cpu|Reg[27][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N27
cyclonev_lcell_comb \cpu|Reg~77 (
// Equation(s):
// \cpu|Reg~77_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (\cpu|Decoder1~1_combout  & \cpu|Pmem|WideOr3~0_combout ) ) ) # ( !\cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr3~0_combout  & (!\cpu|Pmem|WideOr6~0_combout  & (\cpu|Pmem|WideOr4~0_combout 
// ))) # (\cpu|Pmem|WideOr3~0_combout  & (((\cpu|Decoder1~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~0_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Decoder1~1_combout ),
	.datad(!\cpu|Pmem|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~77 .extended_lut = "off";
defparam \cpu|Reg~77 .lut_mask = 64'h220F220F000F000F;
defparam \cpu|Reg~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N24
cyclonev_lcell_comb \cpu|Reg~78 (
// Equation(s):
// \cpu|Reg~78_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( \cpu|Reg~77_combout  ) ) # ( !\cpu|Pmem|WideOr2~2_combout  & ( \cpu|Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg~77_combout ),
	.datad(!\cpu|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~78 .extended_lut = "off";
defparam \cpu|Reg~78 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|Reg~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N36
cyclonev_lcell_comb \cpu|Reg~79 (
// Equation(s):
// \cpu|Reg~79_combout  = ( \cpu|Reg[31][7]~q  & ( \cpu|Selector9~0_combout  & ( (!\cpu|Pmem|WideOr2~2_combout ) # ((!\cpu|Reg~78_combout ) # ((\cpu|Pmem|WideOr3~0_combout  & \cpu|cnum~12_combout ))) ) ) ) # ( !\cpu|Reg[31][7]~q  & ( \cpu|Selector9~0_combout 
//  & ( (\cpu|Reg~78_combout  & ((!\cpu|Pmem|WideOr2~2_combout ) # ((\cpu|Pmem|WideOr3~0_combout  & \cpu|cnum~12_combout )))) ) ) ) # ( \cpu|Reg[31][7]~q  & ( !\cpu|Selector9~0_combout  & ( (!\cpu|Reg~78_combout ) # ((\cpu|Pmem|WideOr3~0_combout  & 
// (\cpu|Pmem|WideOr2~2_combout  & \cpu|cnum~12_combout ))) ) ) ) # ( !\cpu|Reg[31][7]~q  & ( !\cpu|Selector9~0_combout  & ( (\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr2~2_combout  & (\cpu|Reg~78_combout  & \cpu|cnum~12_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr3~0_combout ),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(!\cpu|Reg~78_combout ),
	.datad(!\cpu|cnum~12_combout ),
	.datae(!\cpu|Reg[31][7]~q ),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~79 .extended_lut = "off";
defparam \cpu|Reg~79 .lut_mask = 64'h0001F0F10C0DFCFD;
defparam \cpu|Reg~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N37
dffeas \cpu|Reg[31][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][7] .is_wysiwyg = "true";
defparam \cpu|Reg[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N54
cyclonev_lcell_comb \cpu|Mux32~0 (
// Equation(s):
// \cpu|Mux32~0_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[31][7]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[27][7]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector30~0_combout  & ( \cpu|Reg[7][7]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[3][7]~q  ) ) )

	.dataa(!\cpu|Reg[27][7]~q ),
	.datab(!\cpu|Reg[7][7]~q ),
	.datac(!\cpu|Reg[31][7]~q ),
	.datad(!\cpu|Reg[3][7]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux32~0 .extended_lut = "off";
defparam \cpu|Mux32~0 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y4_N10
dffeas \cpu|sync_din|buff[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[7] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N34
dffeas \cpu|sync_din|y[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[7] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N51
cyclonev_lcell_comb \cpu|Reg~76 (
// Equation(s):
// \cpu|Reg~76_combout  = ( \cpu|cnum~12_combout  & ( (!\cpu|Reg~27_combout  & (((\cpu|Selector9~0_combout )) # (\cpu|Pmem|WideOr2~2_combout ))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [7])))) ) ) # ( !\cpu|cnum~12_combout  & ( (!\cpu|Reg~27_combout  & 
// (!\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Selector9~0_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [7])))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg~27_combout ),
	.datac(!\cpu|sync_din|y [7]),
	.datad(!\cpu|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~76 .extended_lut = "off";
defparam \cpu|Reg~76 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu|Reg~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N52
dffeas \cpu|Reg[28][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][7] .is_wysiwyg = "true";
defparam \cpu|Reg[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N3
cyclonev_lcell_comb \cpu|Reg[24][7]~feeder (
// Equation(s):
// \cpu|Reg[24][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[24][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N4
dffeas \cpu|Reg[24][7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[24][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N27
cyclonev_lcell_comb \cpu|Mux32~3 (
// Equation(s):
// \cpu|Mux32~3_combout  = ( \cpu|Reg[24][7]~DUPLICATE_q  & ( \cpu|Selector32~0_combout  & ( (!\cpu|Selector30~0_combout  & (\cpu|Reg[4][7]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[28][7]~q ))) ) ) ) # ( !\cpu|Reg[24][7]~DUPLICATE_q  & ( 
// \cpu|Selector32~0_combout  & ( (!\cpu|Selector30~0_combout  & (\cpu|Reg[4][7]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[28][7]~q ))) ) ) ) # ( \cpu|Reg[24][7]~DUPLICATE_q  & ( !\cpu|Selector32~0_combout  & ( (\cpu|Selector30~0_combout ) # 
// (\cpu|Reg[0][7]~q ) ) ) ) # ( !\cpu|Reg[24][7]~DUPLICATE_q  & ( !\cpu|Selector32~0_combout  & ( (\cpu|Reg[0][7]~q  & !\cpu|Selector30~0_combout ) ) ) )

	.dataa(!\cpu|Reg[0][7]~q ),
	.datab(!\cpu|Reg[4][7]~q ),
	.datac(!\cpu|Reg[28][7]~q ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(!\cpu|Reg[24][7]~DUPLICATE_q ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux32~3 .extended_lut = "off";
defparam \cpu|Mux32~3 .lut_mask = 64'h550055FF330F330F;
defparam \cpu|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N11
dffeas \cpu|Reg[2][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][7] .is_wysiwyg = "true";
defparam \cpu|Reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N27
cyclonev_lcell_comb \cpu|Reg[26][7]~feeder (
// Equation(s):
// \cpu|Reg[26][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(!\cpu|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[26][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N28
dffeas \cpu|Reg[26][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][7] .is_wysiwyg = "true";
defparam \cpu|Reg[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N3
cyclonev_lcell_comb \cpu|Reg[30][7]~feeder (
// Equation(s):
// \cpu|Reg[30][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N4
dffeas \cpu|Reg[30][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][7] .is_wysiwyg = "true";
defparam \cpu|Reg[30][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \cpu|Mux32~1 (
// Equation(s):
// \cpu|Mux32~1_combout  = ( \cpu|Reg[30][7]~q  & ( \cpu|Selector32~0_combout  & ( (\cpu|Reg[6][7]~q ) # (\cpu|Selector30~0_combout ) ) ) ) # ( !\cpu|Reg[30][7]~q  & ( \cpu|Selector32~0_combout  & ( (!\cpu|Selector30~0_combout  & \cpu|Reg[6][7]~q ) ) ) ) # ( 
// \cpu|Reg[30][7]~q  & ( !\cpu|Selector32~0_combout  & ( (!\cpu|Selector30~0_combout  & (\cpu|Reg[2][7]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[26][7]~q ))) ) ) ) # ( !\cpu|Reg[30][7]~q  & ( !\cpu|Selector32~0_combout  & ( 
// (!\cpu|Selector30~0_combout  & (\cpu|Reg[2][7]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[26][7]~q ))) ) ) )

	.dataa(!\cpu|Selector30~0_combout ),
	.datab(!\cpu|Reg[2][7]~q ),
	.datac(!\cpu|Reg[6][7]~q ),
	.datad(!\cpu|Reg[26][7]~q ),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux32~1 .extended_lut = "off";
defparam \cpu|Mux32~1 .lut_mask = 64'h227722770A0A5F5F;
defparam \cpu|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N30
cyclonev_lcell_comb \cpu|Reg[29][7]~feeder (
// Equation(s):
// \cpu|Reg[29][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[29][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N31
dffeas \cpu|Reg[29][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][7] .is_wysiwyg = "true";
defparam \cpu|Reg[29][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \cpu|Mux32~2 (
// Equation(s):
// \cpu|Mux32~2_combout  = ( \cpu|Reg[1][7]~q  & ( \cpu|Selector32~0_combout  & ( (!\cpu|Selector30~0_combout  & ((\cpu|Reg[5][7]~q ))) # (\cpu|Selector30~0_combout  & (\cpu|Reg[29][7]~q )) ) ) ) # ( !\cpu|Reg[1][7]~q  & ( \cpu|Selector32~0_combout  & ( 
// (!\cpu|Selector30~0_combout  & ((\cpu|Reg[5][7]~q ))) # (\cpu|Selector30~0_combout  & (\cpu|Reg[29][7]~q )) ) ) ) # ( \cpu|Reg[1][7]~q  & ( !\cpu|Selector32~0_combout  & ( (!\cpu|Selector30~0_combout ) # (\cpu|Reg[25][7]~q ) ) ) ) # ( !\cpu|Reg[1][7]~q  & 
// ( !\cpu|Selector32~0_combout  & ( (\cpu|Reg[25][7]~q  & \cpu|Selector30~0_combout ) ) ) )

	.dataa(!\cpu|Reg[29][7]~q ),
	.datab(!\cpu|Reg[25][7]~q ),
	.datac(!\cpu|Selector30~0_combout ),
	.datad(!\cpu|Reg[5][7]~q ),
	.datae(!\cpu|Reg[1][7]~q ),
	.dataf(!\cpu|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux32~2 .extended_lut = "off";
defparam \cpu|Mux32~2 .lut_mask = 64'h0303F3F305F505F5;
defparam \cpu|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N48
cyclonev_lcell_comb \cpu|Mux32~4 (
// Equation(s):
// \cpu|Mux32~4_combout  = ( \cpu|Mux32~2_combout  & ( \cpu|Selector33~0_combout  & ( (\cpu|Mux32~3_combout ) # (\cpu|Selector34~0_combout ) ) ) ) # ( !\cpu|Mux32~2_combout  & ( \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & 
// \cpu|Mux32~3_combout ) ) ) ) # ( \cpu|Mux32~2_combout  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Mux32~1_combout ))) # (\cpu|Selector34~0_combout  & (\cpu|Mux32~0_combout )) ) ) ) # ( !\cpu|Mux32~2_combout  & ( 
// !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Mux32~1_combout ))) # (\cpu|Selector34~0_combout  & (\cpu|Mux32~0_combout )) ) ) )

	.dataa(!\cpu|Mux32~0_combout ),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Mux32~3_combout ),
	.datad(!\cpu|Mux32~1_combout ),
	.datae(!\cpu|Mux32~2_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux32~4 .extended_lut = "off";
defparam \cpu|Mux32~4 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \cpu|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr13~1 (
// Equation(s):
// \cpu|Pmem|WideOr13~1_combout  = ( !\cpu|IP [4] & ( \cpu|IP [6] & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [3] & (\cpu|IP [1] & \cpu|IP [0]))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP [3] & ((!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [1] & \cpu|IP 
// [0])) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [1] & !\cpu|IP [0])))) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr13~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr13~1 .lut_mask = 64'h0000400800040000;
defparam \cpu|Pmem|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr13~0 (
// Equation(s):
// \cpu|Pmem|WideOr13~0_combout  = ( \cpu|IP [4] & ( \cpu|IP [6] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & (\cpu|IP [1] & \cpu|IP [0]))) ) ) ) # ( !\cpu|IP [4] & ( \cpu|IP [6] & ( (\cpu|IP[2]~DUPLICATE_q  & ((!\cpu|IP [3] & (\cpu|IP [1] & !\cpu|IP [0])) 
// # (\cpu|IP [3] & (!\cpu|IP [1] & \cpu|IP [0])))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [6] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [3] & \cpu|IP [1])) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr13~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr13~0 .lut_mask = 64'h0000020204100002;
defparam \cpu|Pmem|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr13~2 (
// Equation(s):
// \cpu|Pmem|WideOr13~2_combout  = ( \cpu|Pmem|WideOr13~0_combout  & ( (!\cpu|IP [5]) # (\cpu|Pmem|WideOr13~1_combout ) ) ) # ( !\cpu|Pmem|WideOr13~0_combout  & ( (\cpu|Pmem|WideOr13~1_combout  & \cpu|IP [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr13~1_combout ),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr13~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr13~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|Pmem|WideOr13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N30
cyclonev_lcell_comb \cpu|Reg[2][6]~feeder (
// Equation(s):
// \cpu|Reg[2][6]~feeder_combout  = ( \cpu|Selector10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \cpu|Reg[29][6]~feeder (
// Equation(s):
// \cpu|Reg[29][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[29][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N25
dffeas \cpu|Reg[29][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][6] .is_wysiwyg = "true";
defparam \cpu|Reg[29][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N0
cyclonev_lcell_comb \cpu|sync_din|buff[6]~feeder (
// Equation(s):
// \cpu|sync_din|buff[6]~feeder_combout  = ( \SW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_din|buff[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_din|buff[6]~feeder .extended_lut = "off";
defparam \cpu|sync_din|buff[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_din|buff[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N1
dffeas \cpu|sync_din|buff[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_din|buff[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[6] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N48
cyclonev_lcell_comb \cpu|sync_din|y[6]~feeder (
// Equation(s):
// \cpu|sync_din|y[6]~feeder_combout  = ( \cpu|sync_din|buff [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|sync_din|buff [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_din|y[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_din|y[6]~feeder .extended_lut = "off";
defparam \cpu|sync_din|y[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_din|y[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N49
dffeas \cpu|sync_din|y[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_din|y[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[6] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N48
cyclonev_lcell_comb \cpu|Reg~72 (
// Equation(s):
// \cpu|Reg~72_combout  = ( \cpu|cnum~14_combout  & ( (!\cpu|Reg~27_combout  & (((\cpu|Selector10~0_combout )) # (\cpu|Pmem|WideOr2~2_combout ))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [6])))) ) ) # ( !\cpu|cnum~14_combout  & ( (!\cpu|Reg~27_combout  & 
// (!\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Selector10~0_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [6])))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg~27_combout ),
	.datac(!\cpu|sync_din|y [6]),
	.datad(!\cpu|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~72 .extended_lut = "off";
defparam \cpu|Reg~72 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu|Reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N49
dffeas \cpu|Reg[28][6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[28][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N15
cyclonev_lcell_comb \cpu|Reg[30][6]~feeder (
// Equation(s):
// \cpu|Reg[30][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(!\cpu|Selector10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[30][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N16
dffeas \cpu|Reg[30][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][6] .is_wysiwyg = "true";
defparam \cpu|Reg[30][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N48
cyclonev_lcell_comb \cpu|Reg~73 (
// Equation(s):
// \cpu|Reg~73_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (\cpu|Pmem|WideOr3~0_combout  & \cpu|Decoder1~1_combout ) ) ) # ( !\cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr6~0_combout  & (\cpu|Pmem|WideOr4~0_combout ))) 
// # (\cpu|Pmem|WideOr3~0_combout  & (((\cpu|Decoder1~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~0_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Pmem|WideOr3~0_combout ),
	.datad(!\cpu|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~73 .extended_lut = "off";
defparam \cpu|Reg~73 .lut_mask = 64'h101F101F000F000F;
defparam \cpu|Reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N51
cyclonev_lcell_comb \cpu|Reg~74 (
// Equation(s):
// \cpu|Reg~74_combout  = ( \cpu|Reg~73_combout  & ( (\cpu|Decoder0~1_combout ) # (\cpu|Pmem|WideOr2~2_combout ) ) ) # ( !\cpu|Reg~73_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & \cpu|Decoder0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr2~2_combout ),
	.datad(!\cpu|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~74 .extended_lut = "off";
defparam \cpu|Reg~74 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|Reg~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N30
cyclonev_lcell_comb \cpu|Reg~75 (
// Equation(s):
// \cpu|Reg~75_combout  = ( \cpu|Reg[31][6]~q  & ( \cpu|Selector10~0_combout  & ( (!\cpu|Pmem|WideOr2~2_combout ) # ((!\cpu|Reg~74_combout ) # ((\cpu|Pmem|WideOr3~0_combout  & \cpu|cnum~14_combout ))) ) ) ) # ( !\cpu|Reg[31][6]~q  & ( 
// \cpu|Selector10~0_combout  & ( (\cpu|Reg~74_combout  & ((!\cpu|Pmem|WideOr2~2_combout ) # ((\cpu|Pmem|WideOr3~0_combout  & \cpu|cnum~14_combout )))) ) ) ) # ( \cpu|Reg[31][6]~q  & ( !\cpu|Selector10~0_combout  & ( (!\cpu|Reg~74_combout ) # 
// ((\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr2~2_combout  & \cpu|cnum~14_combout ))) ) ) ) # ( !\cpu|Reg[31][6]~q  & ( !\cpu|Selector10~0_combout  & ( (\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr2~2_combout  & (\cpu|Reg~74_combout  & 
// \cpu|cnum~14_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr3~0_combout ),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(!\cpu|Reg~74_combout ),
	.datad(!\cpu|cnum~14_combout ),
	.datae(!\cpu|Reg[31][6]~q ),
	.dataf(!\cpu|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~75 .extended_lut = "off";
defparam \cpu|Reg~75 .lut_mask = 64'h0001F0F10C0DFCFD;
defparam \cpu|Reg~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N31
dffeas \cpu|Reg[31][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][6] .is_wysiwyg = "true";
defparam \cpu|Reg[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N36
cyclonev_lcell_comb \cpu|Mux33~0 (
// Equation(s):
// \cpu|Mux33~0_combout  = ( \cpu|Reg[30][6]~q  & ( \cpu|Reg[31][6]~q  & ( (!\cpu|Selector33~0_combout ) # ((!\cpu|Selector34~0_combout  & ((\cpu|Reg[28][6]~DUPLICATE_q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[29][6]~q ))) ) ) ) # ( !\cpu|Reg[30][6]~q  
// & ( \cpu|Reg[31][6]~q  & ( (!\cpu|Selector33~0_combout  & (((\cpu|Selector34~0_combout )))) # (\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout  & ((\cpu|Reg[28][6]~DUPLICATE_q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[29][6]~q )))) ) ) ) # ( 
// \cpu|Reg[30][6]~q  & ( !\cpu|Reg[31][6]~q  & ( (!\cpu|Selector33~0_combout  & (((!\cpu|Selector34~0_combout )))) # (\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout  & ((\cpu|Reg[28][6]~DUPLICATE_q ))) # (\cpu|Selector34~0_combout  & 
// (\cpu|Reg[29][6]~q )))) ) ) ) # ( !\cpu|Reg[30][6]~q  & ( !\cpu|Reg[31][6]~q  & ( (\cpu|Selector33~0_combout  & ((!\cpu|Selector34~0_combout  & ((\cpu|Reg[28][6]~DUPLICATE_q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[29][6]~q )))) ) ) )

	.dataa(!\cpu|Selector33~0_combout ),
	.datab(!\cpu|Reg[29][6]~q ),
	.datac(!\cpu|Reg[28][6]~DUPLICATE_q ),
	.datad(!\cpu|Selector34~0_combout ),
	.datae(!\cpu|Reg[30][6]~q ),
	.dataf(!\cpu|Reg[31][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~0 .extended_lut = "off";
defparam \cpu|Mux33~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \cpu|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N48
cyclonev_lcell_comb \cpu|Reg[5][6]~feeder (
// Equation(s):
// \cpu|Reg[5][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N49
dffeas \cpu|Reg[5][6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[5][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N48
cyclonev_lcell_comb \cpu|Reg[6][6]~feeder (
// Equation(s):
// \cpu|Reg[6][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N49
dffeas \cpu|Reg[6][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[6][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][6] .is_wysiwyg = "true";
defparam \cpu|Reg[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N54
cyclonev_lcell_comb \cpu|Reg[7][6]~feeder (
// Equation(s):
// \cpu|Reg[7][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N55
dffeas \cpu|Reg[7][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][6] .is_wysiwyg = "true";
defparam \cpu|Reg[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N6
cyclonev_lcell_comb \cpu|Reg[4][6]~feeder (
// Equation(s):
// \cpu|Reg[4][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N7
dffeas \cpu|Reg[4][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[4][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][6] .is_wysiwyg = "true";
defparam \cpu|Reg[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N18
cyclonev_lcell_comb \cpu|Mux33~2 (
// Equation(s):
// \cpu|Mux33~2_combout  = ( \cpu|Reg[4][6]~q  & ( \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout ) # (\cpu|Reg[5][6]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[4][6]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Reg[5][6]~DUPLICATE_q  & 
// \cpu|Selector34~0_combout ) ) ) ) # ( \cpu|Reg[4][6]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Reg[6][6]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[7][6]~q ))) ) ) ) # ( !\cpu|Reg[4][6]~q  & ( 
// !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Reg[6][6]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[7][6]~q ))) ) ) )

	.dataa(!\cpu|Reg[5][6]~DUPLICATE_q ),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Reg[6][6]~q ),
	.datad(!\cpu|Reg[7][6]~q ),
	.datae(!\cpu|Reg[4][6]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~2 .extended_lut = "off";
defparam \cpu|Mux33~2 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \cpu|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N6
cyclonev_lcell_comb \cpu|Reg[3][6]~feeder (
// Equation(s):
// \cpu|Reg[3][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[3][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N7
dffeas \cpu|Reg[3][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[3][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][6] .is_wysiwyg = "true";
defparam \cpu|Reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N33
cyclonev_lcell_comb \cpu|Reg[0][6]~feeder (
// Equation(s):
// \cpu|Reg[0][6]~feeder_combout  = ( \cpu|Selector10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N34
dffeas \cpu|Reg[0][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[0][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][6] .is_wysiwyg = "true";
defparam \cpu|Reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N12
cyclonev_lcell_comb \cpu|Mux33~3 (
// Equation(s):
// \cpu|Mux33~3_combout  = ( \cpu|Reg[1][6]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Reg[0][6]~q ) # (\cpu|Selector34~0_combout ) ) ) ) # ( !\cpu|Reg[1][6]~q  & ( \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & \cpu|Reg[0][6]~q ) ) ) ) # ( 
// \cpu|Reg[1][6]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[2][6]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[3][6]~q )) ) ) ) # ( !\cpu|Reg[1][6]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  
// & ((\cpu|Reg[2][6]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[3][6]~q )) ) ) )

	.dataa(!\cpu|Reg[3][6]~q ),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Reg[2][6]~q ),
	.datad(!\cpu|Reg[0][6]~q ),
	.datae(!\cpu|Reg[1][6]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~3 .extended_lut = "off";
defparam \cpu|Mux33~3 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \cpu|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N39
cyclonev_lcell_comb \cpu|Reg[27][6]~feeder (
// Equation(s):
// \cpu|Reg[27][6]~feeder_combout  = ( \cpu|Selector10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[27][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N40
dffeas \cpu|Reg[27][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][6] .is_wysiwyg = "true";
defparam \cpu|Reg[27][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N9
cyclonev_lcell_comb \cpu|Reg[25][6]~feeder (
// Equation(s):
// \cpu|Reg[25][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(!\cpu|Selector10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[25][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N11
dffeas \cpu|Reg[25][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][6] .is_wysiwyg = "true";
defparam \cpu|Reg[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N42
cyclonev_lcell_comb \cpu|Reg[24][6]~feeder (
// Equation(s):
// \cpu|Reg[24][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[24][6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[24][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N44
dffeas \cpu|Reg[24][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][6] .is_wysiwyg = "true";
defparam \cpu|Reg[24][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N24
cyclonev_lcell_comb \cpu|Reg[26][6]~feeder (
// Equation(s):
// \cpu|Reg[26][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[26][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N25
dffeas \cpu|Reg[26][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][6] .is_wysiwyg = "true";
defparam \cpu|Reg[26][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N42
cyclonev_lcell_comb \cpu|Mux33~1 (
// Equation(s):
// \cpu|Mux33~1_combout  = ( \cpu|Reg[24][6]~q  & ( \cpu|Reg[26][6]~q  & ( (!\cpu|Selector34~0_combout ) # ((!\cpu|Selector33~0_combout  & (\cpu|Reg[27][6]~q )) # (\cpu|Selector33~0_combout  & ((\cpu|Reg[25][6]~q )))) ) ) ) # ( !\cpu|Reg[24][6]~q  & ( 
// \cpu|Reg[26][6]~q  & ( (!\cpu|Selector34~0_combout  & (((!\cpu|Selector33~0_combout )))) # (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & (\cpu|Reg[27][6]~q )) # (\cpu|Selector33~0_combout  & ((\cpu|Reg[25][6]~q ))))) ) ) ) # ( 
// \cpu|Reg[24][6]~q  & ( !\cpu|Reg[26][6]~q  & ( (!\cpu|Selector34~0_combout  & (((\cpu|Selector33~0_combout )))) # (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & (\cpu|Reg[27][6]~q )) # (\cpu|Selector33~0_combout  & ((\cpu|Reg[25][6]~q ))))) 
// ) ) ) # ( !\cpu|Reg[24][6]~q  & ( !\cpu|Reg[26][6]~q  & ( (\cpu|Selector34~0_combout  & ((!\cpu|Selector33~0_combout  & (\cpu|Reg[27][6]~q )) # (\cpu|Selector33~0_combout  & ((\cpu|Reg[25][6]~q ))))) ) ) )

	.dataa(!\cpu|Reg[27][6]~q ),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Selector33~0_combout ),
	.datad(!\cpu|Reg[25][6]~q ),
	.datae(!\cpu|Reg[24][6]~q ),
	.dataf(!\cpu|Reg[26][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~1 .extended_lut = "off";
defparam \cpu|Mux33~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \cpu|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N54
cyclonev_lcell_comb \cpu|Mux33~4 (
// Equation(s):
// \cpu|Mux33~4_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Mux33~1_combout  & ( (!\cpu|Selector30~0_combout  & ((\cpu|Mux33~2_combout ))) # (\cpu|Selector30~0_combout  & (\cpu|Mux33~0_combout )) ) ) ) # ( !\cpu|Selector32~0_combout  & ( 
// \cpu|Mux33~1_combout  & ( (\cpu|Mux33~3_combout ) # (\cpu|Selector30~0_combout ) ) ) ) # ( \cpu|Selector32~0_combout  & ( !\cpu|Mux33~1_combout  & ( (!\cpu|Selector30~0_combout  & ((\cpu|Mux33~2_combout ))) # (\cpu|Selector30~0_combout  & 
// (\cpu|Mux33~0_combout )) ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Mux33~1_combout  & ( (!\cpu|Selector30~0_combout  & \cpu|Mux33~3_combout ) ) ) )

	.dataa(!\cpu|Mux33~0_combout ),
	.datab(!\cpu|Selector30~0_combout ),
	.datac(!\cpu|Mux33~2_combout ),
	.datad(!\cpu|Mux33~3_combout ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Mux33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~4 .extended_lut = "off";
defparam \cpu|Mux33~4 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \cpu|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N54
cyclonev_lcell_comb \cpu|Selector24~11 (
// Equation(s):
// \cpu|Selector24~11_combout  = ( \cpu|Selector24~4_combout  & ( ((\cpu|Pmem|WideOr15~2_combout  & !\cpu|IP [7])) # (\cpu|Selector24~9_combout ) ) ) # ( !\cpu|Selector24~4_combout  & ( (\cpu|Selector24~9_combout  & ((!\cpu|Pmem|WideOr15~2_combout ) # 
// (\cpu|IP [7]))) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(!\cpu|Selector24~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~11 .extended_lut = "off";
defparam \cpu|Selector24~11 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \cpu|Selector24~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N42
cyclonev_lcell_comb \cpu|Add3~17 (
// Equation(s):
// \cpu|Add3~17_sumout  = SUM(( \cpu|Mux34~4_combout  ) + ( \cpu|Selector25~13_combout  ) + ( \cpu|Add3~14  ))
// \cpu|Add3~18  = CARRY(( \cpu|Mux34~4_combout  ) + ( \cpu|Selector25~13_combout  ) + ( \cpu|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector25~13_combout ),
	.datad(!\cpu|Mux34~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~17_sumout ),
	.cout(\cpu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~17 .extended_lut = "off";
defparam \cpu|Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N45
cyclonev_lcell_comb \cpu|Add3~21 (
// Equation(s):
// \cpu|Add3~21_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr14~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector24~11_combout )))) ) + ( \cpu|Mux39~4_combout  ) + ( \cpu|Add3~18  ))
// \cpu|Add3~22  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr14~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector24~11_combout )))) ) + ( \cpu|Mux39~4_combout  ) + ( \cpu|Add3~18  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector24~11_combout ),
	.datad(!\cpu|Pmem|WideOr14~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux39~4_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~21_sumout ),
	.cout(\cpu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~21 .extended_lut = "off";
defparam \cpu|Add3~21 .lut_mask = 64'h0000FF000000048C;
defparam \cpu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N48
cyclonev_lcell_comb \cpu|Add3~33 (
// Equation(s):
// \cpu|Add3~33_sumout  = SUM(( \cpu|Mux33~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr13~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector23~11_combout )))) ) + ( \cpu|Add3~22  ))
// \cpu|Add3~34  = CARRY(( \cpu|Mux33~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr13~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector23~11_combout )))) ) + ( \cpu|Add3~22  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector23~11_combout ),
	.datad(!\cpu|Mux33~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr13~2_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~33_sumout ),
	.cout(\cpu|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~33 .extended_lut = "off";
defparam \cpu|Add3~33 .lut_mask = 64'h0000FB73000000FF;
defparam \cpu|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N47
dffeas \cpu|s_word[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[6] .is_wysiwyg = "true";
defparam \cpu|s_word[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N18
cyclonev_lcell_comb \cpu|Selector26~10 (
// Equation(s):
// \cpu|Selector26~10_combout  = ( \cpu|Pmem|WideOr16~0_combout  & ( \cpu|Pmem|WideOr15~2_combout  & ( (!\cpu|Pmem|WideOr12~4_combout ) # ((\cpu|Selector26~4_combout ) # (\cpu|IP [7])) ) ) ) # ( !\cpu|Pmem|WideOr16~0_combout  & ( \cpu|Pmem|WideOr15~2_combout 
//  & ( (\cpu|Pmem|WideOr12~4_combout  & (!\cpu|IP [7] & \cpu|Selector26~4_combout )) ) ) ) # ( \cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Pmem|WideOr15~2_combout  & ( (!\cpu|Pmem|WideOr12~4_combout ) # ((\cpu|IP [7]) # (\cpu|Selector26~9_combout )) ) ) ) # ( 
// !\cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Pmem|WideOr15~2_combout  & ( (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector26~9_combout  & !\cpu|IP [7])) ) ) )

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|Selector26~9_combout ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Selector26~4_combout ),
	.datae(!\cpu|Pmem|WideOr16~0_combout ),
	.dataf(!\cpu|Pmem|WideOr15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~10 .extended_lut = "off";
defparam \cpu|Selector26~10 .lut_mask = 64'h1010BFBF0050AFFF;
defparam \cpu|Selector26~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N50
dffeas \cpu|Reg[28][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][6] .is_wysiwyg = "true";
defparam \cpu|Reg[28][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N30
cyclonev_lcell_comb \cpu|Reg[16][6]~feeder (
// Equation(s):
// \cpu|Reg[16][6]~feeder_combout  = ( \cpu|Selector10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[16][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[16][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[16][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[16][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N31
dffeas \cpu|Reg[16][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[16][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][6] .is_wysiwyg = "true";
defparam \cpu|Reg[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N56
dffeas \cpu|Reg[20][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[20][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][6] .is_wysiwyg = "true";
defparam \cpu|Reg[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N54
cyclonev_lcell_comb \cpu|Selector23~0 (
// Equation(s):
// \cpu|Selector23~0_combout  = ( \cpu|Reg[20][6]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[28][6]~q ) ) ) ) # ( !\cpu|Reg[20][6]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Pmem|WideOr16~0_combout  & 
// \cpu|Reg[28][6]~q ) ) ) ) # ( \cpu|Reg[20][6]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[16][6]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[24][6]~q ))) ) ) ) # ( !\cpu|Reg[20][6]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[16][6]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[24][6]~q ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~0_combout ),
	.datab(!\cpu|Reg[28][6]~q ),
	.datac(!\cpu|Reg[16][6]~q ),
	.datad(!\cpu|Reg[24][6]~q ),
	.datae(!\cpu|Reg[20][6]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~0 .extended_lut = "off";
defparam \cpu|Selector23~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N26
dffeas \cpu|Reg[29][6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[29][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N38
dffeas \cpu|Reg[17][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[17][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][6] .is_wysiwyg = "true";
defparam \cpu|Reg[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N26
dffeas \cpu|Reg[21][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[21][7]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][6] .is_wysiwyg = "true";
defparam \cpu|Reg[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N24
cyclonev_lcell_comb \cpu|Selector23~1 (
// Equation(s):
// \cpu|Selector23~1_combout  = ( \cpu|Reg[21][6]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[29][6]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[21][6]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Pmem|WideOr16~0_combout  & 
// \cpu|Reg[29][6]~DUPLICATE_q ) ) ) ) # ( \cpu|Reg[21][6]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[17][6]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[25][6]~q ))) ) ) ) # ( !\cpu|Reg[21][6]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[17][6]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[25][6]~q ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~0_combout ),
	.datab(!\cpu|Reg[29][6]~DUPLICATE_q ),
	.datac(!\cpu|Reg[17][6]~q ),
	.datad(!\cpu|Reg[25][6]~q ),
	.datae(!\cpu|Reg[21][6]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~1 .extended_lut = "off";
defparam \cpu|Selector23~1 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N20
dffeas \cpu|Reg[18][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[18][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][6] .is_wysiwyg = "true";
defparam \cpu|Reg[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N17
dffeas \cpu|Reg[30][6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N56
dffeas \cpu|Reg[22][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[22][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][6] .is_wysiwyg = "true";
defparam \cpu|Reg[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N26
dffeas \cpu|Reg[26][6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[26][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N54
cyclonev_lcell_comb \cpu|Selector23~2 (
// Equation(s):
// \cpu|Selector23~2_combout  = ( \cpu|Reg[22][6]~q  & ( \cpu|Reg[26][6]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout )) # (\cpu|Reg[18][6]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout ) # 
// (\cpu|Reg[30][6]~DUPLICATE_q )))) ) ) ) # ( !\cpu|Reg[22][6]~q  & ( \cpu|Reg[26][6]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[18][6]~q  & ((!\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & 
// (((!\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Reg[30][6]~DUPLICATE_q )))) ) ) ) # ( \cpu|Reg[22][6]~q  & ( !\cpu|Reg[26][6]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout )) # (\cpu|Reg[18][6]~q ))) # 
// (\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Reg[30][6]~DUPLICATE_q  & \cpu|Pmem|WideOr17~0_combout )))) ) ) ) # ( !\cpu|Reg[22][6]~q  & ( !\cpu|Reg[26][6]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[18][6]~q  & 
// ((!\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Reg[30][6]~DUPLICATE_q  & \cpu|Pmem|WideOr17~0_combout )))) ) ) )

	.dataa(!\cpu|Reg[18][6]~q ),
	.datab(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Reg[22][6]~q ),
	.dataf(!\cpu|Reg[26][6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~2 .extended_lut = "off";
defparam \cpu|Selector23~2 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N2
dffeas \cpu|Reg[23][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[23][7]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][6] .is_wysiwyg = "true";
defparam \cpu|Reg[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N40
dffeas \cpu|Reg[19][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[19][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][6] .is_wysiwyg = "true";
defparam \cpu|Reg[19][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \cpu|Selector23~3 (
// Equation(s):
// \cpu|Selector23~3_combout  = ( \cpu|Reg[23][6]~q  & ( \cpu|Reg[19][6]~q  & ( (!\cpu|Pmem|WideOr16~0_combout ) # ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][6]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[31][6]~q )))) ) ) ) # ( 
// !\cpu|Reg[23][6]~q  & ( \cpu|Reg[19][6]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((!\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][6]~q )) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Reg[31][6]~q ))))) ) ) ) # ( \cpu|Reg[23][6]~q  & ( !\cpu|Reg[19][6]~q  & ( (!\cpu|Pmem|WideOr16~0_combout  & (((\cpu|Pmem|WideOr17~0_combout )))) # (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][6]~q )) # 
// (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[31][6]~q ))))) ) ) ) # ( !\cpu|Reg[23][6]~q  & ( !\cpu|Reg[19][6]~q  & ( (\cpu|Pmem|WideOr16~0_combout  & ((!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][6]~q )) # (\cpu|Pmem|WideOr17~0_combout  & 
// ((\cpu|Reg[31][6]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~0_combout ),
	.datab(!\cpu|Reg[27][6]~q ),
	.datac(!\cpu|Pmem|WideOr17~0_combout ),
	.datad(!\cpu|Reg[31][6]~q ),
	.datae(!\cpu|Reg[23][6]~q ),
	.dataf(!\cpu|Reg[19][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~3 .extended_lut = "off";
defparam \cpu|Selector23~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N30
cyclonev_lcell_comb \cpu|Selector23~4 (
// Equation(s):
// \cpu|Selector23~4_combout  = ( \cpu|Selector23~3_combout  & ( \cpu|Pmem|WideOr19~0_combout  & ( (\cpu|Pmem|WideOr18~1_combout ) # (\cpu|Selector23~1_combout ) ) ) ) # ( !\cpu|Selector23~3_combout  & ( \cpu|Pmem|WideOr19~0_combout  & ( 
// (\cpu|Selector23~1_combout  & !\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( \cpu|Selector23~3_combout  & ( !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector23~0_combout )) # (\cpu|Pmem|WideOr18~1_combout  & 
// ((\cpu|Selector23~2_combout ))) ) ) ) # ( !\cpu|Selector23~3_combout  & ( !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector23~0_combout )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Selector23~2_combout ))) ) ) )

	.dataa(!\cpu|Selector23~0_combout ),
	.datab(!\cpu|Selector23~1_combout ),
	.datac(!\cpu|Selector23~2_combout ),
	.datad(!\cpu|Pmem|WideOr18~1_combout ),
	.datae(!\cpu|Selector23~3_combout ),
	.dataf(!\cpu|Pmem|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~4 .extended_lut = "off";
defparam \cpu|Selector23~4 .lut_mask = 64'h550F550F330033FF;
defparam \cpu|Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N48
cyclonev_lcell_comb \cpu|Selector23~10 (
// Equation(s):
// \cpu|Selector23~10_combout  = ( \cpu|Pmem|WideOr12~4_combout  & ( \cpu|Selector23~4_combout  & ( (!\cpu|IP [7] & ((\cpu|Pmem|WideOr15~2_combout ) # (\cpu|Selector23~9_combout ))) ) ) ) # ( !\cpu|Pmem|WideOr12~4_combout  & ( \cpu|Selector23~4_combout  & ( 
// (\cpu|Pmem|WideOr13~2_combout  & !\cpu|IP [7]) ) ) ) # ( \cpu|Pmem|WideOr12~4_combout  & ( !\cpu|Selector23~4_combout  & ( (\cpu|Selector23~9_combout  & (!\cpu|Pmem|WideOr15~2_combout  & !\cpu|IP [7])) ) ) ) # ( !\cpu|Pmem|WideOr12~4_combout  & ( 
// !\cpu|Selector23~4_combout  & ( (\cpu|Pmem|WideOr13~2_combout  & !\cpu|IP [7]) ) ) )

	.dataa(!\cpu|Pmem|WideOr13~2_combout ),
	.datab(!\cpu|Selector23~9_combout ),
	.datac(!\cpu|Pmem|WideOr15~2_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Pmem|WideOr12~4_combout ),
	.dataf(!\cpu|Selector23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~10 .extended_lut = "off";
defparam \cpu|Selector23~10 .lut_mask = 64'h5500300055003F00;
defparam \cpu|Selector23~10 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y14_N0
cyclonev_mac \cpu|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout ,\cpu|Mux33~4_combout ,\cpu|Mux39~4_combout ,\cpu|Mux34~4_combout ,\cpu|Mux35~4_combout ,\cpu|Mux36~4_combout ,\cpu|Mux37~4_combout ,\cpu|Mux38~4_combout }),
	.ay({\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector23~10_combout ,\cpu|Selector24~10_combout ,\cpu|Selector25~13_combout ,\cpu|Selector26~10_combout ,\cpu|Selector27~10_combout ,\cpu|Selector28~10_combout ,\cpu|Selector29~10_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout ,\cpu|Mux32~4_combout }),
	.by({\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout ,\cpu|Selector22~10_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\cpu|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \cpu|Mult1~8 .accumulate_clock = "none";
defparam \cpu|Mult1~8 .ax_clock = "none";
defparam \cpu|Mult1~8 .ax_width = 9;
defparam \cpu|Mult1~8 .ay_scan_in_clock = "none";
defparam \cpu|Mult1~8 .ay_scan_in_width = 9;
defparam \cpu|Mult1~8 .ay_use_scan_in = "false";
defparam \cpu|Mult1~8 .az_clock = "none";
defparam \cpu|Mult1~8 .bx_clock = "none";
defparam \cpu|Mult1~8 .bx_width = 9;
defparam \cpu|Mult1~8 .by_clock = "none";
defparam \cpu|Mult1~8 .by_use_scan_in = "false";
defparam \cpu|Mult1~8 .by_width = 9;
defparam \cpu|Mult1~8 .bz_clock = "none";
defparam \cpu|Mult1~8 .coef_a_0 = 0;
defparam \cpu|Mult1~8 .coef_a_1 = 0;
defparam \cpu|Mult1~8 .coef_a_2 = 0;
defparam \cpu|Mult1~8 .coef_a_3 = 0;
defparam \cpu|Mult1~8 .coef_a_4 = 0;
defparam \cpu|Mult1~8 .coef_a_5 = 0;
defparam \cpu|Mult1~8 .coef_a_6 = 0;
defparam \cpu|Mult1~8 .coef_a_7 = 0;
defparam \cpu|Mult1~8 .coef_b_0 = 0;
defparam \cpu|Mult1~8 .coef_b_1 = 0;
defparam \cpu|Mult1~8 .coef_b_2 = 0;
defparam \cpu|Mult1~8 .coef_b_3 = 0;
defparam \cpu|Mult1~8 .coef_b_4 = 0;
defparam \cpu|Mult1~8 .coef_b_5 = 0;
defparam \cpu|Mult1~8 .coef_b_6 = 0;
defparam \cpu|Mult1~8 .coef_b_7 = 0;
defparam \cpu|Mult1~8 .coef_sel_a_clock = "none";
defparam \cpu|Mult1~8 .coef_sel_b_clock = "none";
defparam \cpu|Mult1~8 .delay_scan_out_ay = "false";
defparam \cpu|Mult1~8 .delay_scan_out_by = "false";
defparam \cpu|Mult1~8 .enable_double_accum = "false";
defparam \cpu|Mult1~8 .load_const_clock = "none";
defparam \cpu|Mult1~8 .load_const_value = 0;
defparam \cpu|Mult1~8 .mode_sub_location = 0;
defparam \cpu|Mult1~8 .negate_clock = "none";
defparam \cpu|Mult1~8 .operand_source_max = "input";
defparam \cpu|Mult1~8 .operand_source_may = "input";
defparam \cpu|Mult1~8 .operand_source_mbx = "input";
defparam \cpu|Mult1~8 .operand_source_mby = "input";
defparam \cpu|Mult1~8 .operation_mode = "m9x9";
defparam \cpu|Mult1~8 .output_clock = "none";
defparam \cpu|Mult1~8 .preadder_subtract_a = "false";
defparam \cpu|Mult1~8 .preadder_subtract_b = "false";
defparam \cpu|Mult1~8 .result_a_width = 64;
defparam \cpu|Mult1~8 .signed_max = "true";
defparam \cpu|Mult1~8 .signed_may = "true";
defparam \cpu|Mult1~8 .signed_mbx = "false";
defparam \cpu|Mult1~8 .signed_mby = "false";
defparam \cpu|Mult1~8 .sub_clock = "none";
defparam \cpu|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N45
cyclonev_lcell_comb \cpu|Mux57~0 (
// Equation(s):
// \cpu|Mux57~0_combout  = ( \cpu|Mult1~14  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [6])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~33_sumout )))) ) ) # ( !\cpu|Mult1~14  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [6])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~33_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~33_sumout ),
	.datad(!\cpu|s_word [6]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux57~0 .extended_lut = "off";
defparam \cpu|Mux57~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N24
cyclonev_lcell_comb \cpu|cnum~13 (
// Equation(s):
// \cpu|cnum~13_combout  = ( \cpu|Mux33~4_combout  & ( \cpu|Selector23~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((\cpu|IP [7]) # (\cpu|Pmem|WideOr5~3_combout ))) ) ) ) # ( !\cpu|Mux33~4_combout  & ( 
// \cpu|Selector23~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((!\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( \cpu|Mux33~4_combout  & ( !\cpu|Selector23~10_combout  & ( (\cpu|Pmem|WideOr4~3_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|WideOr6~3_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|WideOr5~3_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Mux33~4_combout ),
	.dataf(!\cpu|Selector23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~13 .extended_lut = "off";
defparam \cpu|cnum~13 .lut_mask = 64'h00001200FEFFEFFF;
defparam \cpu|cnum~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N15
cyclonev_lcell_comb \cpu|Add2~21 (
// Equation(s):
// \cpu|Add2~21_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr14~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector24~11_combout )))) ) + ( \cpu|Mux39~4_combout  ) + ( \cpu|Add2~18  ))
// \cpu|Add2~22  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr14~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector24~11_combout )))) ) + ( \cpu|Mux39~4_combout  ) + ( \cpu|Add2~18  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector24~11_combout ),
	.datad(!\cpu|Pmem|WideOr14~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux39~4_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~21_sumout ),
	.cout(\cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~21 .extended_lut = "off";
defparam \cpu|Add2~21 .lut_mask = 64'h0000FF000000048C;
defparam \cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N18
cyclonev_lcell_comb \cpu|Add2~33 (
// Equation(s):
// \cpu|Add2~33_sumout  = SUM(( \cpu|Mux33~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr13~2_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector23~11_combout ))))) ) + ( \cpu|Add2~22  ))
// \cpu|Add2~34  = CARRY(( \cpu|Mux33~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr13~2_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector23~11_combout ))))) ) + ( \cpu|Add2~22  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr13~2_combout ),
	.datad(!\cpu|Mux33~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector23~11_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~33_sumout ),
	.cout(\cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~33 .extended_lut = "off";
defparam \cpu|Add2~33 .lut_mask = 64'h0000F7B3000000FF;
defparam \cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N26
dffeas \cpu|word[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[6] .is_wysiwyg = "true";
defparam \cpu|word[6] .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y16_N0
cyclonev_mac \cpu|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cpu|Mux32~4_combout ,\cpu|Mux33~4_combout ,\cpu|Mux39~4_combout ,\cpu|Mux34~4_combout ,\cpu|Mux35~4_combout ,\cpu|Mux36~4_combout ,\cpu|Mux37~4_combout ,\cpu|Mux38~4_combout }),
	.ay({\cpu|Selector22~10_combout ,\cpu|Selector23~10_combout ,\cpu|Selector24~10_combout ,\cpu|Selector25~13_combout ,\cpu|Selector26~10_combout ,\cpu|Selector27~10_combout ,\cpu|Selector28~10_combout ,\cpu|Selector29~10_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\cpu|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \cpu|Mult0~8 .accumulate_clock = "none";
defparam \cpu|Mult0~8 .ax_clock = "none";
defparam \cpu|Mult0~8 .ax_width = 8;
defparam \cpu|Mult0~8 .ay_scan_in_clock = "none";
defparam \cpu|Mult0~8 .ay_scan_in_width = 8;
defparam \cpu|Mult0~8 .ay_use_scan_in = "false";
defparam \cpu|Mult0~8 .az_clock = "none";
defparam \cpu|Mult0~8 .bx_clock = "none";
defparam \cpu|Mult0~8 .by_clock = "none";
defparam \cpu|Mult0~8 .by_use_scan_in = "false";
defparam \cpu|Mult0~8 .bz_clock = "none";
defparam \cpu|Mult0~8 .coef_a_0 = 0;
defparam \cpu|Mult0~8 .coef_a_1 = 0;
defparam \cpu|Mult0~8 .coef_a_2 = 0;
defparam \cpu|Mult0~8 .coef_a_3 = 0;
defparam \cpu|Mult0~8 .coef_a_4 = 0;
defparam \cpu|Mult0~8 .coef_a_5 = 0;
defparam \cpu|Mult0~8 .coef_a_6 = 0;
defparam \cpu|Mult0~8 .coef_a_7 = 0;
defparam \cpu|Mult0~8 .coef_b_0 = 0;
defparam \cpu|Mult0~8 .coef_b_1 = 0;
defparam \cpu|Mult0~8 .coef_b_2 = 0;
defparam \cpu|Mult0~8 .coef_b_3 = 0;
defparam \cpu|Mult0~8 .coef_b_4 = 0;
defparam \cpu|Mult0~8 .coef_b_5 = 0;
defparam \cpu|Mult0~8 .coef_b_6 = 0;
defparam \cpu|Mult0~8 .coef_b_7 = 0;
defparam \cpu|Mult0~8 .coef_sel_a_clock = "none";
defparam \cpu|Mult0~8 .coef_sel_b_clock = "none";
defparam \cpu|Mult0~8 .delay_scan_out_ay = "false";
defparam \cpu|Mult0~8 .delay_scan_out_by = "false";
defparam \cpu|Mult0~8 .enable_double_accum = "false";
defparam \cpu|Mult0~8 .load_const_clock = "none";
defparam \cpu|Mult0~8 .load_const_value = 0;
defparam \cpu|Mult0~8 .mode_sub_location = 0;
defparam \cpu|Mult0~8 .negate_clock = "none";
defparam \cpu|Mult0~8 .operand_source_max = "input";
defparam \cpu|Mult0~8 .operand_source_may = "input";
defparam \cpu|Mult0~8 .operand_source_mbx = "input";
defparam \cpu|Mult0~8 .operand_source_mby = "input";
defparam \cpu|Mult0~8 .operation_mode = "m9x9";
defparam \cpu|Mult0~8 .output_clock = "none";
defparam \cpu|Mult0~8 .preadder_subtract_a = "false";
defparam \cpu|Mult0~8 .preadder_subtract_b = "false";
defparam \cpu|Mult0~8 .result_a_width = 64;
defparam \cpu|Mult0~8 .signed_max = "false";
defparam \cpu|Mult0~8 .signed_may = "false";
defparam \cpu|Mult0~8 .signed_mbx = "false";
defparam \cpu|Mult0~8 .signed_mby = "false";
defparam \cpu|Mult0~8 .sub_clock = "none";
defparam \cpu|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N24
cyclonev_lcell_comb \cpu|Mux73~0 (
// Equation(s):
// \cpu|Mux73~0_combout  = ( \cpu|Mult0~14  & ( (!\cpu|Mux78~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add2~33_sumout )))) # (\cpu|Mux78~0_combout  & (((\cpu|word [6])))) ) ) # ( !\cpu|Mult0~14  & ( (!\cpu|Mux78~0_combout  & 
// (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~33_sumout ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [6])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Add2~33_sumout ),
	.datad(!\cpu|word [6]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux73~0 .extended_lut = "off";
defparam \cpu|Mux73~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux73~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N21
cyclonev_lcell_comb \cpu|cnum~14 (
// Equation(s):
// \cpu|cnum~14_combout  = ( \cpu|Mux73~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Mux57~0_combout )) # (\cpu|Pmem|WideOr6~0_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~13_combout )))) ) ) # ( !\cpu|Mux73~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (!\cpu|Pmem|WideOr6~0_combout  & (\cpu|Mux57~0_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~13_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~0_combout ),
	.datac(!\cpu|Mux57~0_combout ),
	.datad(!\cpu|cnum~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux73~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~14 .extended_lut = "off";
defparam \cpu|cnum~14 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \cpu|cnum~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N31
dffeas \cpu|Reg[2][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][6] .is_wysiwyg = "true";
defparam \cpu|Reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N9
cyclonev_lcell_comb \cpu|Selector23~5 (
// Equation(s):
// \cpu|Selector23~5_combout  = ( \cpu|Reg[3][6]~q  & ( \cpu|Pmem|WideOr19~0_combout  & ( (\cpu|Pmem|WideOr18~1_combout ) # (\cpu|Reg[1][6]~q ) ) ) ) # ( !\cpu|Reg[3][6]~q  & ( \cpu|Pmem|WideOr19~0_combout  & ( (\cpu|Reg[1][6]~q  & 
// !\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( \cpu|Reg[3][6]~q  & ( !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[0][6]~q ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[2][6]~q )) ) ) ) # ( !\cpu|Reg[3][6]~q  & ( 
// !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[0][6]~q ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[2][6]~q )) ) ) )

	.dataa(!\cpu|Reg[2][6]~q ),
	.datab(!\cpu|Reg[0][6]~q ),
	.datac(!\cpu|Reg[1][6]~q ),
	.datad(!\cpu|Pmem|WideOr18~1_combout ),
	.datae(!\cpu|Reg[3][6]~q ),
	.dataf(!\cpu|Pmem|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~5 .extended_lut = "off";
defparam \cpu|Selector23~5 .lut_mask = 64'h335533550F000FFF;
defparam \cpu|Selector23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y14_N40
dffeas \cpu|Reg[10][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[10][7]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][6] .is_wysiwyg = "true";
defparam \cpu|Reg[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N58
dffeas \cpu|Reg[8][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[8][7]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][6] .is_wysiwyg = "true";
defparam \cpu|Reg[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y15_N56
dffeas \cpu|Reg[11][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[11][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][6] .is_wysiwyg = "true";
defparam \cpu|Reg[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y15_N53
dffeas \cpu|Reg[9][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][6] .is_wysiwyg = "true";
defparam \cpu|Reg[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y15_N54
cyclonev_lcell_comb \cpu|Selector23~7 (
// Equation(s):
// \cpu|Selector23~7_combout  = ( \cpu|Reg[11][6]~q  & ( \cpu|Reg[9][6]~q  & ( ((!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[8][6]~q ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[10][6]~q ))) # (\cpu|Pmem|WideOr19~0_combout ) ) ) ) # ( !\cpu|Reg[11][6]~q  
// & ( \cpu|Reg[9][6]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[8][6]~q ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[10][6]~q )))) # (\cpu|Pmem|WideOr19~0_combout  & (((!\cpu|Pmem|WideOr18~1_combout )))) ) ) ) 
// # ( \cpu|Reg[11][6]~q  & ( !\cpu|Reg[9][6]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[8][6]~q ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[10][6]~q )))) # (\cpu|Pmem|WideOr19~0_combout  & 
// (((\cpu|Pmem|WideOr18~1_combout )))) ) ) ) # ( !\cpu|Reg[11][6]~q  & ( !\cpu|Reg[9][6]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[8][6]~q ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[10][6]~q )))) ) ) )

	.dataa(!\cpu|Reg[10][6]~q ),
	.datab(!\cpu|Pmem|WideOr19~0_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Reg[8][6]~q ),
	.datae(!\cpu|Reg[11][6]~q ),
	.dataf(!\cpu|Reg[9][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~7 .extended_lut = "off";
defparam \cpu|Selector23~7 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu|Selector23~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N36
cyclonev_lcell_comb \cpu|Selector23~6 (
// Equation(s):
// \cpu|Selector23~6_combout  = ( \cpu|Reg[5][6]~DUPLICATE_q  & ( \cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout ) # (\cpu|Reg[7][6]~q ) ) ) ) # ( !\cpu|Reg[5][6]~DUPLICATE_q  & ( \cpu|Pmem|WideOr19~0_combout  & ( (\cpu|Reg[7][6]~q  & 
// \cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( \cpu|Reg[5][6]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[4][6]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[6][6]~q ))) ) ) ) # ( 
// !\cpu|Reg[5][6]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr19~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[4][6]~q )) # (\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[6][6]~q ))) ) ) )

	.dataa(!\cpu|Reg[7][6]~q ),
	.datab(!\cpu|Reg[4][6]~q ),
	.datac(!\cpu|Reg[6][6]~q ),
	.datad(!\cpu|Pmem|WideOr18~1_combout ),
	.datae(!\cpu|Reg[5][6]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~6 .extended_lut = "off";
defparam \cpu|Selector23~6 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu|Selector23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y16_N25
dffeas \cpu|Reg[14][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[14][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][6] .is_wysiwyg = "true";
defparam \cpu|Reg[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N44
dffeas \cpu|Reg[13][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[13][7]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][6] .is_wysiwyg = "true";
defparam \cpu|Reg[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N56
dffeas \cpu|Reg[15][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[15][7]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][6] .is_wysiwyg = "true";
defparam \cpu|Reg[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N34
dffeas \cpu|Reg[12][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[12][7]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][6] .is_wysiwyg = "true";
defparam \cpu|Reg[12][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N54
cyclonev_lcell_comb \cpu|Selector23~8 (
// Equation(s):
// \cpu|Selector23~8_combout  = ( \cpu|Reg[15][6]~q  & ( \cpu|Reg[12][6]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout ) # (\cpu|Reg[13][6]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout )) # 
// (\cpu|Reg[14][6]~q ))) ) ) ) # ( !\cpu|Reg[15][6]~q  & ( \cpu|Reg[12][6]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout ) # (\cpu|Reg[13][6]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[14][6]~q  & 
// (!\cpu|Pmem|WideOr19~0_combout ))) ) ) ) # ( \cpu|Reg[15][6]~q  & ( !\cpu|Reg[12][6]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout  & \cpu|Reg[13][6]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout )) # 
// (\cpu|Reg[14][6]~q ))) ) ) ) # ( !\cpu|Reg[15][6]~q  & ( !\cpu|Reg[12][6]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout  & \cpu|Reg[13][6]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[14][6]~q  & 
// (!\cpu|Pmem|WideOr19~0_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr18~1_combout ),
	.datab(!\cpu|Reg[14][6]~q ),
	.datac(!\cpu|Pmem|WideOr19~0_combout ),
	.datad(!\cpu|Reg[13][6]~q ),
	.datae(!\cpu|Reg[15][6]~q ),
	.dataf(!\cpu|Reg[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~8 .extended_lut = "off";
defparam \cpu|Selector23~8 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \cpu|Selector23~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N42
cyclonev_lcell_comb \cpu|Selector23~9 (
// Equation(s):
// \cpu|Selector23~9_combout  = ( \cpu|Selector23~6_combout  & ( \cpu|Selector23~8_combout  & ( ((!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector23~5_combout )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector23~7_combout )))) # 
// (\cpu|Pmem|WideOr17~0_combout ) ) ) ) # ( !\cpu|Selector23~6_combout  & ( \cpu|Selector23~8_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector23~5_combout )) # (\cpu|Pmem|WideOr16~0_combout  & 
// ((\cpu|Selector23~7_combout ))))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Pmem|WideOr16~0_combout )) ) ) ) # ( \cpu|Selector23~6_combout  & ( !\cpu|Selector23~8_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & 
// (\cpu|Selector23~5_combout )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector23~7_combout ))))) # (\cpu|Pmem|WideOr17~0_combout  & (!\cpu|Pmem|WideOr16~0_combout )) ) ) ) # ( !\cpu|Selector23~6_combout  & ( !\cpu|Selector23~8_combout  & ( 
// (!\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector23~5_combout )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector23~7_combout ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Pmem|WideOr16~0_combout ),
	.datac(!\cpu|Selector23~5_combout ),
	.datad(!\cpu|Selector23~7_combout ),
	.datae(!\cpu|Selector23~6_combout ),
	.dataf(!\cpu|Selector23~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~9 .extended_lut = "off";
defparam \cpu|Selector23~9 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|Selector23~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N57
cyclonev_lcell_comb \cpu|Selector23~11 (
// Equation(s):
// \cpu|Selector23~11_combout  = ( \cpu|Selector23~4_combout  & ( ((\cpu|Pmem|WideOr15~2_combout  & !\cpu|IP [7])) # (\cpu|Selector23~9_combout ) ) ) # ( !\cpu|Selector23~4_combout  & ( (\cpu|Selector23~9_combout  & ((!\cpu|Pmem|WideOr15~2_combout ) # 
// (\cpu|IP [7]))) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector23~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~11 .extended_lut = "off";
defparam \cpu|Selector23~11 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \cpu|Selector23~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N51
cyclonev_lcell_comb \cpu|Add3~25 (
// Equation(s):
// \cpu|Add3~25_sumout  = SUM(( \cpu|Mux32~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr13~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector22~11_combout )))) ) + ( \cpu|Add3~34  ))
// \cpu|Add3~26  = CARRY(( \cpu|Mux32~4_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr13~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Selector22~11_combout )))) ) + ( \cpu|Add3~34  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector22~11_combout ),
	.datad(!\cpu|Mux32~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr13~2_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~25_sumout ),
	.cout(\cpu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~25 .extended_lut = "off";
defparam \cpu|Add3~25 .lut_mask = 64'h0000FB73000000FF;
defparam \cpu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N50
dffeas \cpu|s_word[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[7] .is_wysiwyg = "true";
defparam \cpu|s_word[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N48
cyclonev_lcell_comb \cpu|Mux56~0 (
// Equation(s):
// \cpu|Mux56~0_combout  = ( \cpu|Mult1~15  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [7])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~25_sumout )))) ) ) # ( !\cpu|Mult1~15  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [7])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~25_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~25_sumout ),
	.datad(!\cpu|s_word [7]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux56~0 .extended_lut = "off";
defparam \cpu|Mux56~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N27
cyclonev_lcell_comb \cpu|cnum~11 (
// Equation(s):
// \cpu|cnum~11_combout  = ( \cpu|Mux32~4_combout  & ( \cpu|Selector22~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( !\cpu|Mux32~4_combout  & ( 
// \cpu|Selector22~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((!\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( \cpu|Mux32~4_combout  & ( !\cpu|Selector22~10_combout  & ( (\cpu|Pmem|WideOr4~3_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|WideOr6~3_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr5~3_combout ),
	.datae(!\cpu|Mux32~4_combout ),
	.dataf(!\cpu|Selector22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~11 .extended_lut = "off";
defparam \cpu|cnum~11 .lut_mask = 64'h00001020FFEFEFFF;
defparam \cpu|cnum~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N21
cyclonev_lcell_comb \cpu|Add2~29 (
// Equation(s):
// \cpu|Add2~29_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr13~2_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector22~11_combout ))))) ) + ( \cpu|Mux32~4_combout  ) + ( \cpu|Add2~34  ))
// \cpu|Add2~30  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr13~2_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector22~11_combout ))))) ) + ( \cpu|Mux32~4_combout  ) + ( \cpu|Add2~34  ))

	.dataa(!\cpu|Pmem|WideOr12~4_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr13~2_combout ),
	.datad(!\cpu|Selector22~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux32~4_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~29_sumout ),
	.cout(\cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~29 .extended_lut = "off";
defparam \cpu|Add2~29 .lut_mask = 64'h0000FF000000084C;
defparam \cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N29
dffeas \cpu|word[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[7] .is_wysiwyg = "true";
defparam \cpu|word[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N27
cyclonev_lcell_comb \cpu|Mux72~0 (
// Equation(s):
// \cpu|Mux72~0_combout  = ( \cpu|Mult0~15  & ( (!\cpu|Mux78~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add2~29_sumout )))) # (\cpu|Mux78~0_combout  & (((\cpu|word [7])))) ) ) # ( !\cpu|Mult0~15  & ( (!\cpu|Mux78~0_combout  & 
// (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~29_sumout ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [7])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Add2~29_sumout ),
	.datad(!\cpu|word [7]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~0 .extended_lut = "off";
defparam \cpu|Mux72~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux72~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N24
cyclonev_lcell_comb \cpu|cnum~12 (
// Equation(s):
// \cpu|cnum~12_combout  = ( \cpu|Mux72~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Pmem|WideOr6~0_combout )) # (\cpu|Mux56~0_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~11_combout )))) ) ) # ( !\cpu|Mux72~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Mux56~0_combout  & ((!\cpu|Pmem|WideOr6~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~11_combout )))) ) )

	.dataa(!\cpu|Mux56~0_combout ),
	.datab(!\cpu|cnum~11_combout ),
	.datac(!\cpu|Pmem|WideOr6~0_combout ),
	.datad(!\cpu|Pmem|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux72~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~12 .extended_lut = "off";
defparam \cpu|cnum~12 .lut_mask = 64'h503350335F335F33;
defparam \cpu|cnum~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N28
dffeas \cpu|Reg[1][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][7] .is_wysiwyg = "true";
defparam \cpu|Reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \cpu|Selector0~3 (
// Equation(s):
// \cpu|Selector0~3_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[3][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[2][7]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[1][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[0][7]~q  ) ) )

	.dataa(!\cpu|Reg[1][7]~q ),
	.datab(!\cpu|Reg[3][7]~q ),
	.datac(!\cpu|Reg[0][7]~q ),
	.datad(!\cpu|Reg[2][7]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~3 .extended_lut = "off";
defparam \cpu|Selector0~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \cpu|Selector0~2 (
// Equation(s):
// \cpu|Selector0~2_combout  = ( \cpu|Reg[7][7]~q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Reg[6][7]~q ) ) ) ) # ( !\cpu|Reg[7][7]~q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Reg[6][7]~q  & 
// !\cpu|Pmem|WideOr11~1_combout ) ) ) ) # ( \cpu|Reg[7][7]~q  & ( !\cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[4][7]~q ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[5][7]~q )) ) ) ) # ( !\cpu|Reg[7][7]~q  & ( 
// !\cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[4][7]~q ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[5][7]~q )) ) ) )

	.dataa(!\cpu|Reg[6][7]~q ),
	.datab(!\cpu|Reg[5][7]~q ),
	.datac(!\cpu|Pmem|WideOr11~1_combout ),
	.datad(!\cpu|Reg[4][7]~q ),
	.datae(!\cpu|Reg[7][7]~q ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~2 .extended_lut = "off";
defparam \cpu|Selector0~2 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \cpu|Selector0~1 (
// Equation(s):
// \cpu|Selector0~1_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[31][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[30][7]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  
// & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[29][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[28][7]~q  ) ) )

	.dataa(!\cpu|Reg[29][7]~q ),
	.datab(!\cpu|Reg[31][7]~q ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\cpu|Reg[28][7]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~1 .extended_lut = "off";
defparam \cpu|Selector0~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N39
cyclonev_lcell_comb \cpu|Selector0~4 (
// Equation(s):
// \cpu|Selector0~4_combout  = ( \cpu|Selector0~2_combout  & ( \cpu|Selector0~1_combout  & ( ((\cpu|Selector0~3_combout  & !\cpu|Pmem|WideOr8~0_combout )) # (\cpu|Pmem|WideOr9~0_combout ) ) ) ) # ( !\cpu|Selector0~2_combout  & ( \cpu|Selector0~1_combout  & ( 
// (!\cpu|Pmem|WideOr9~0_combout  & (\cpu|Selector0~3_combout  & !\cpu|Pmem|WideOr8~0_combout )) # (\cpu|Pmem|WideOr9~0_combout  & ((\cpu|Pmem|WideOr8~0_combout ))) ) ) ) # ( \cpu|Selector0~2_combout  & ( !\cpu|Selector0~1_combout  & ( 
// (!\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Pmem|WideOr9~0_combout ) # (\cpu|Selector0~3_combout ))) ) ) ) # ( !\cpu|Selector0~2_combout  & ( !\cpu|Selector0~1_combout  & ( (\cpu|Selector0~3_combout  & (!\cpu|Pmem|WideOr9~0_combout  & 
// !\cpu|Pmem|WideOr8~0_combout )) ) ) )

	.dataa(!\cpu|Selector0~3_combout ),
	.datab(!\cpu|Pmem|WideOr9~0_combout ),
	.datac(!\cpu|Pmem|WideOr8~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Selector0~2_combout ),
	.dataf(!\cpu|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~4 .extended_lut = "off";
defparam \cpu|Selector0~4 .lut_mask = 64'h4040707043437373;
defparam \cpu|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N57
cyclonev_lcell_comb \cpu|Selector0~5 (
// Equation(s):
// \cpu|Selector0~5_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP [7] & (!\cpu|IP [5] & (!\cpu|IP [4] & !\cpu|IP [1]))) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~5 .extended_lut = "off";
defparam \cpu|Selector0~5 .lut_mask = 64'h0000000080008000;
defparam \cpu|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N6
cyclonev_lcell_comb \cpu|Selector0~6 (
// Equation(s):
// \cpu|Selector0~6_combout  = ( !\cpu|IP [6] & ( (\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & \cpu|Selector0~5_combout )) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|Selector0~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~6 .extended_lut = "off";
defparam \cpu|Selector0~6 .lut_mask = 64'h0050005000000000;
defparam \cpu|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N32
dffeas \cpu|Reg[27][7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[27][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \cpu|Selector0~0 (
// Equation(s):
// \cpu|Selector0~0_combout  = ( \cpu|Reg[24][7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[26][7]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[27][7]~DUPLICATE_q ))) ) ) ) # ( 
// !\cpu|Reg[24][7]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[26][7]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[27][7]~DUPLICATE_q ))) ) ) ) # ( \cpu|Reg[24][7]~DUPLICATE_q  & ( 
// !\cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Reg[25][7]~q ) ) ) ) # ( !\cpu|Reg[24][7]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Reg[25][7]~q  & \cpu|Pmem|WideOr11~1_combout ) ) ) )

	.dataa(!\cpu|Reg[26][7]~q ),
	.datab(!\cpu|Reg[25][7]~q ),
	.datac(!\cpu|Reg[27][7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr11~1_combout ),
	.datae(!\cpu|Reg[24][7]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~0 .extended_lut = "off";
defparam \cpu|Selector0~0 .lut_mask = 64'h0033FF33550F550F;
defparam \cpu|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \cpu|Selector0~7 (
// Equation(s):
// \cpu|Selector0~7_combout  = ( \cpu|Selector0~0_combout  & ( (!\cpu|Pmem|WideOr7~0_combout  & (((!\cpu|Selector0~6_combout )))) # (\cpu|Pmem|WideOr7~0_combout  & (!\cpu|Selector3~0_combout  & (!\cpu|Selector0~4_combout ))) ) ) # ( !\cpu|Selector0~0_combout 
//  & ( (!\cpu|Pmem|WideOr7~0_combout  & ((!\cpu|Selector0~6_combout ))) # (\cpu|Pmem|WideOr7~0_combout  & (!\cpu|Selector0~4_combout )) ) )

	.dataa(!\cpu|Selector3~0_combout ),
	.datab(!\cpu|Selector0~4_combout ),
	.datac(!\cpu|Pmem|WideOr7~0_combout ),
	.datad(!\cpu|Selector0~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~7 .extended_lut = "off";
defparam \cpu|Selector0~7 .lut_mask = 64'hFC0CFC0CF808F808;
defparam \cpu|Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N45
cyclonev_lcell_comb \cpu|Reg~12 (
// Equation(s):
// \cpu|Reg~12_combout  = ( \cpu|Selector7~5_combout  & ( (!\cpu|Equal4~0_combout  & (!\cpu|Equal5~0_combout  & ((\cpu|Reg[31][5]~DUPLICATE_q )))) # (\cpu|Equal4~0_combout  & (((!\cpu|Selector0~7_combout )))) ) ) # ( !\cpu|Selector7~5_combout  & ( 
// (!\cpu|Equal4~0_combout  & (((\cpu|Reg[31][5]~DUPLICATE_q )) # (\cpu|Equal5~0_combout ))) # (\cpu|Equal4~0_combout  & (((!\cpu|Selector0~7_combout )))) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(!\cpu|Selector0~7_combout ),
	.datac(!\cpu|Equal4~0_combout ),
	.datad(!\cpu|Reg[31][5]~DUPLICATE_q ),
	.datae(!\cpu|Selector7~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~12 .extended_lut = "off";
defparam \cpu|Reg~12 .lut_mask = 64'h5CFC0CAC5CFC0CAC;
defparam \cpu|Reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N51
cyclonev_lcell_comb \cpu|Reg~13 (
// Equation(s):
// \cpu|Reg~13_combout  = ( \cpu|Decoder0~1_combout  & ( \cpu|Selector11~0_combout  ) ) # ( !\cpu|Decoder0~1_combout  & ( \cpu|Reg~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg~12_combout ),
	.datad(!\cpu|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~13 .extended_lut = "off";
defparam \cpu|Reg~13 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|Reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N38
dffeas \cpu|Reg[31][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5] .is_wysiwyg = "true";
defparam \cpu|Reg[31][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N36
cyclonev_lcell_comb \cpu|Reg~15 (
// Equation(s):
// \cpu|Reg~15_combout  = ( \cpu|Reg[31][5]~q  & ( \cpu|Pmem|WideOr3~0_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & (((\cpu|Reg~13_combout )))) # (\cpu|Pmem|WideOr2~2_combout  & ((!\cpu|Reg~14_combout ) # ((\cpu|cnum~9_combout )))) ) ) ) # ( 
// !\cpu|Reg[31][5]~q  & ( \cpu|Pmem|WideOr3~0_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & (((\cpu|Reg~13_combout )))) # (\cpu|Pmem|WideOr2~2_combout  & (\cpu|Reg~14_combout  & ((\cpu|cnum~9_combout )))) ) ) ) # ( \cpu|Reg[31][5]~q  & ( 
// !\cpu|Pmem|WideOr3~0_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Reg~13_combout ))) # (\cpu|Pmem|WideOr2~2_combout  & (!\cpu|Reg~14_combout )) ) ) ) # ( !\cpu|Reg[31][5]~q  & ( !\cpu|Pmem|WideOr3~0_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & 
// \cpu|Reg~13_combout ) ) ) )

	.dataa(!\cpu|Reg~14_combout ),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(!\cpu|Reg~13_combout ),
	.datad(!\cpu|cnum~9_combout ),
	.datae(!\cpu|Reg[31][5]~q ),
	.dataf(!\cpu|Pmem|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~15 .extended_lut = "off";
defparam \cpu|Reg~15 .lut_mask = 64'h0C0C2E2E0C1D2E3F;
defparam \cpu|Reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N37
dffeas \cpu|Reg[31][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N52
dffeas \cpu|Reg[19][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[19][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][5] .is_wysiwyg = "true";
defparam \cpu|Reg[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N26
dffeas \cpu|Reg[23][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[23][7]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][5] .is_wysiwyg = "true";
defparam \cpu|Reg[23][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N48
cyclonev_lcell_comb \cpu|Reg[27][5]~feeder (
// Equation(s):
// \cpu|Reg[27][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[27][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N50
dffeas \cpu|Reg[27][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][5] .is_wysiwyg = "true";
defparam \cpu|Reg[27][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N24
cyclonev_lcell_comb \cpu|Selector24~3 (
// Equation(s):
// \cpu|Selector24~3_combout  = ( \cpu|Reg[23][5]~q  & ( \cpu|Reg[27][5]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Reg[19][5]~q ) # (\cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )) # 
// (\cpu|Reg[31][5]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg[23][5]~q  & ( \cpu|Reg[27][5]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Reg[19][5]~q ) # (\cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[31][5]~DUPLICATE_q  & 
// (\cpu|Pmem|WideOr16~0_combout ))) ) ) ) # ( \cpu|Reg[23][5]~q  & ( !\cpu|Reg[27][5]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout  & \cpu|Reg[19][5]~q )))) # (\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )) 
// # (\cpu|Reg[31][5]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg[23][5]~q  & ( !\cpu|Reg[27][5]~q  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout  & \cpu|Reg[19][5]~q )))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[31][5]~DUPLICATE_q  & 
// (\cpu|Pmem|WideOr16~0_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Reg[31][5]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Reg[19][5]~q ),
	.datae(!\cpu|Reg[23][5]~q ),
	.dataf(!\cpu|Reg[27][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~3 .extended_lut = "off";
defparam \cpu|Selector24~3 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \cpu|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N0
cyclonev_lcell_comb \cpu|Selector24~4 (
// Equation(s):
// \cpu|Selector24~4_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Selector24~3_combout  & ( (\cpu|Pmem|WideOr18~1_combout ) # (\cpu|Selector24~1_combout ) ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Selector24~3_combout  & ( 
// (!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Selector24~0_combout ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector24~2_combout )) ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Selector24~3_combout  & ( (\cpu|Selector24~1_combout  & 
// !\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Selector24~3_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Selector24~0_combout ))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector24~2_combout )) ) ) )

	.dataa(!\cpu|Selector24~1_combout ),
	.datab(!\cpu|Selector24~2_combout ),
	.datac(!\cpu|Pmem|WideOr18~1_combout ),
	.datad(!\cpu|Selector24~0_combout ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~4 .extended_lut = "off";
defparam \cpu|Selector24~4 .lut_mask = 64'h03F3505003F35F5F;
defparam \cpu|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N12
cyclonev_lcell_comb \cpu|Selector24~10 (
// Equation(s):
// \cpu|Selector24~10_combout  = ( \cpu|Selector24~9_combout  & ( \cpu|Selector24~4_combout  & ( (!\cpu|IP [7] & ((\cpu|Pmem|WideOr12~4_combout ) # (\cpu|Pmem|WideOr14~2_combout ))) ) ) ) # ( !\cpu|Selector24~9_combout  & ( \cpu|Selector24~4_combout  & ( 
// (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr14~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr15~2_combout )))) ) ) ) # ( \cpu|Selector24~9_combout  & ( !\cpu|Selector24~4_combout  & ( (!\cpu|IP [7] & 
// ((!\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Pmem|WideOr14~2_combout ))) # (\cpu|Pmem|WideOr12~4_combout  & (!\cpu|Pmem|WideOr15~2_combout )))) ) ) ) # ( !\cpu|Selector24~9_combout  & ( !\cpu|Selector24~4_combout  & ( (\cpu|Pmem|WideOr14~2_combout  & 
// (!\cpu|Pmem|WideOr12~4_combout  & !\cpu|IP [7])) ) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|Pmem|WideOr14~2_combout ),
	.datac(!\cpu|Pmem|WideOr12~4_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Selector24~9_combout ),
	.dataf(!\cpu|Selector24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~10 .extended_lut = "off";
defparam \cpu|Selector24~10 .lut_mask = 64'h30003A0035003F00;
defparam \cpu|Selector24~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N15
cyclonev_lcell_comb \cpu|cnum~8 (
// Equation(s):
// \cpu|cnum~8_combout  = ( \cpu|Mux39~4_combout  & ( \cpu|Selector24~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( !\cpu|Mux39~4_combout  & ( 
// \cpu|Selector24~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((!\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( \cpu|Mux39~4_combout  & ( !\cpu|Selector24~10_combout  & ( (\cpu|Pmem|WideOr4~3_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|WideOr6~3_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr5~3_combout ),
	.datae(!\cpu|Mux39~4_combout ),
	.dataf(!\cpu|Selector24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~8 .extended_lut = "off";
defparam \cpu|cnum~8 .lut_mask = 64'h00001020FFEFEFFF;
defparam \cpu|cnum~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N23
dffeas \cpu|word[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[5] .is_wysiwyg = "true";
defparam \cpu|word[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N21
cyclonev_lcell_comb \cpu|Mux74~0 (
// Equation(s):
// \cpu|Mux74~0_combout  = ( \cpu|Add2~21_sumout  & ( (!\cpu|Mux78~0_combout  & (((\cpu|Mult0~13 )) # (\cpu|Pmem|WideOr5~0_combout ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [5])))) ) ) # ( !\cpu|Add2~21_sumout  & ( (!\cpu|Mux78~0_combout  & 
// (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Mult0~13 ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [5])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Mult0~13 ),
	.datad(!\cpu|word [5]),
	.datae(gnd),
	.dataf(!\cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux74~0 .extended_lut = "off";
defparam \cpu|Mux74~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N50
dffeas \cpu|s_word[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[5] .is_wysiwyg = "true";
defparam \cpu|s_word[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N48
cyclonev_lcell_comb \cpu|Mux58~0 (
// Equation(s):
// \cpu|Mux58~0_combout  = ( \cpu|Mux53~0_combout  & ( (!\cpu|Pmem|WideOr5~0_combout  & ((\cpu|Mult1~13 ))) # (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~21_sumout )) ) ) # ( !\cpu|Mux53~0_combout  & ( \cpu|s_word [5] ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Add3~21_sumout ),
	.datac(!\cpu|Mult1~13 ),
	.datad(!\cpu|s_word [5]),
	.datae(gnd),
	.dataf(!\cpu|Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux58~0 .extended_lut = "off";
defparam \cpu|Mux58~0 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \cpu|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N57
cyclonev_lcell_comb \cpu|cnum~9 (
// Equation(s):
// \cpu|cnum~9_combout  = ( \cpu|Mux58~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Pmem|WideOr6~0_combout ) # ((\cpu|Mux74~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~8_combout )))) ) ) # ( !\cpu|Mux58~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Pmem|WideOr6~0_combout  & ((\cpu|Mux74~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~8_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~0_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|cnum~8_combout ),
	.datad(!\cpu|Mux74~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~9 .extended_lut = "off";
defparam \cpu|cnum~9 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu|cnum~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N15
cyclonev_lcell_comb \cpu|Reg~71 (
// Equation(s):
// \cpu|Reg~71_combout  = ( \cpu|Selector11~0_combout  & ( (!\cpu|Reg~27_combout  & ((!\cpu|Pmem|WideOr2~2_combout ) # ((\cpu|cnum~9_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [5])))) ) ) # ( !\cpu|Selector11~0_combout  & ( 
// (!\cpu|Reg~27_combout  & (\cpu|Pmem|WideOr2~2_combout  & ((\cpu|cnum~9_combout )))) # (\cpu|Reg~27_combout  & (((\cpu|sync_din|y [5])))) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Reg~27_combout ),
	.datac(!\cpu|sync_din|y [5]),
	.datad(!\cpu|cnum~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~71 .extended_lut = "off";
defparam \cpu|Reg~71 .lut_mask = 64'h034703478BCF8BCF;
defparam \cpu|Reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N16
dffeas \cpu|Reg[28][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][5] .is_wysiwyg = "true";
defparam \cpu|Reg[28][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N21
cyclonev_lcell_comb \cpu|Mux39~3 (
// Equation(s):
// \cpu|Mux39~3_combout  = ( \cpu|Reg[0][5]~q  & ( \cpu|Selector30~0_combout  & ( (!\cpu|Selector32~0_combout  & ((\cpu|Reg[24][5]~q ))) # (\cpu|Selector32~0_combout  & (\cpu|Reg[28][5]~q )) ) ) ) # ( !\cpu|Reg[0][5]~q  & ( \cpu|Selector30~0_combout  & ( 
// (!\cpu|Selector32~0_combout  & ((\cpu|Reg[24][5]~q ))) # (\cpu|Selector32~0_combout  & (\cpu|Reg[28][5]~q )) ) ) ) # ( \cpu|Reg[0][5]~q  & ( !\cpu|Selector30~0_combout  & ( (!\cpu|Selector32~0_combout ) # (\cpu|Reg[4][5]~q ) ) ) ) # ( !\cpu|Reg[0][5]~q  & 
// ( !\cpu|Selector30~0_combout  & ( (\cpu|Reg[4][5]~q  & \cpu|Selector32~0_combout ) ) ) )

	.dataa(!\cpu|Reg[28][5]~q ),
	.datab(!\cpu|Reg[24][5]~q ),
	.datac(!\cpu|Reg[4][5]~q ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Reg[0][5]~q ),
	.dataf(!\cpu|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~3 .extended_lut = "off";
defparam \cpu|Mux39~3 .lut_mask = 64'h000FFF0F33553355;
defparam \cpu|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N49
dffeas \cpu|Reg[27][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[27][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N6
cyclonev_lcell_comb \cpu|Mux39~0 (
// Equation(s):
// \cpu|Mux39~0_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[31][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[27][5]~DUPLICATE_q  ) ) ) # ( \cpu|Selector32~0_combout  
// & ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[7][5]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[3][5]~q  ) ) )

	.dataa(!\cpu|Reg[7][5]~q ),
	.datab(!\cpu|Reg[3][5]~q ),
	.datac(!\cpu|Reg[27][5]~DUPLICATE_q ),
	.datad(!\cpu|Reg[31][5]~DUPLICATE_q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~0 .extended_lut = "off";
defparam \cpu|Mux39~0 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N11
dffeas \cpu|Reg[29][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][5] .is_wysiwyg = "true";
defparam \cpu|Reg[29][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N24
cyclonev_lcell_comb \cpu|Mux39~2 (
// Equation(s):
// \cpu|Mux39~2_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[29][5]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[25][5]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector30~0_combout  & ( \cpu|Reg[5][5]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[1][5]~q  ) ) )

	.dataa(!\cpu|Reg[5][5]~q ),
	.datab(!\cpu|Reg[1][5]~q ),
	.datac(!\cpu|Reg[25][5]~q ),
	.datad(!\cpu|Reg[29][5]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~2 .extended_lut = "off";
defparam \cpu|Mux39~2 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N0
cyclonev_lcell_comb \cpu|Mux39~1 (
// Equation(s):
// \cpu|Mux39~1_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[30][5]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Selector30~0_combout  & ( \cpu|Reg[26][5]~q  ) ) ) # ( \cpu|Selector32~0_combout  & ( 
// !\cpu|Selector30~0_combout  & ( \cpu|Reg[6][5]~q  ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[2][5]~q  ) ) )

	.dataa(!\cpu|Reg[2][5]~q ),
	.datab(!\cpu|Reg[30][5]~q ),
	.datac(!\cpu|Reg[6][5]~q ),
	.datad(!\cpu|Reg[26][5]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~1 .extended_lut = "off";
defparam \cpu|Mux39~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \cpu|Mux39~4 (
// Equation(s):
// \cpu|Mux39~4_combout  = ( \cpu|Mux39~1_combout  & ( \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Mux39~3_combout )) # (\cpu|Selector34~0_combout  & ((\cpu|Mux39~2_combout ))) ) ) ) # ( !\cpu|Mux39~1_combout  & ( 
// \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Mux39~3_combout )) # (\cpu|Selector34~0_combout  & ((\cpu|Mux39~2_combout ))) ) ) ) # ( \cpu|Mux39~1_combout  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout ) # 
// (\cpu|Mux39~0_combout ) ) ) ) # ( !\cpu|Mux39~1_combout  & ( !\cpu|Selector33~0_combout  & ( (\cpu|Mux39~0_combout  & \cpu|Selector34~0_combout ) ) ) )

	.dataa(!\cpu|Mux39~3_combout ),
	.datab(!\cpu|Mux39~0_combout ),
	.datac(!\cpu|Selector34~0_combout ),
	.datad(!\cpu|Mux39~2_combout ),
	.datae(!\cpu|Mux39~1_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~4 .extended_lut = "off";
defparam \cpu|Mux39~4 .lut_mask = 64'h0303F3F3505F505F;
defparam \cpu|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N18
cyclonev_lcell_comb \cpu|Mux75~0 (
// Equation(s):
// \cpu|Mux75~0_combout  = ( \cpu|Mult0~12  & ( (!\cpu|Mux78~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add2~17_sumout )))) # (\cpu|Mux78~0_combout  & (((\cpu|word [4])))) ) ) # ( !\cpu|Mult0~12  & ( (!\cpu|Mux78~0_combout  & 
// (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~17_sumout ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [4])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Add2~17_sumout ),
	.datad(!\cpu|word [4]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux75~0 .extended_lut = "off";
defparam \cpu|Mux75~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux75~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N3
cyclonev_lcell_comb \cpu|cnum~10 (
// Equation(s):
// \cpu|cnum~10_combout  = ( \cpu|Mux75~0_combout  & ( (\cpu|Mux59~0_combout ) # (\cpu|Pmem|WideOr6~0_combout ) ) ) # ( !\cpu|Mux75~0_combout  & ( (!\cpu|Pmem|WideOr6~0_combout  & \cpu|Mux59~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr6~0_combout ),
	.datad(!\cpu|Mux59~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux75~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~10 .extended_lut = "off";
defparam \cpu|cnum~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|cnum~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N42
cyclonev_lcell_comb \cpu|Selector25~12 (
// Equation(s):
// \cpu|Selector25~12_combout  = ( !\cpu|Pmem|WideOr12~4_combout  & ( (\cpu|Pmem|WideOr15~2_combout  & !\cpu|IP [7]) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr15~2_combout ),
	.datac(!\cpu|IP [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~12 .extended_lut = "off";
defparam \cpu|Selector25~12 .lut_mask = 64'h3030303000000000;
defparam \cpu|Selector25~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N6
cyclonev_lcell_comb \cpu|Selector25~5 (
// Equation(s):
// \cpu|Selector25~5_combout  = ( \cpu|Pmem|WideOr12~4_combout  & ( (!\cpu|IP [7] & (\cpu|Pmem|WideOr15~2_combout  & \cpu|Selector25~4_combout )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr15~2_combout ),
	.datac(!\cpu|Selector25~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~5 .extended_lut = "off";
defparam \cpu|Selector25~5 .lut_mask = 64'h0000000002020202;
defparam \cpu|Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N6
cyclonev_lcell_comb \cpu|Reg[6][4]~feeder (
// Equation(s):
// \cpu|Reg[6][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N8
dffeas \cpu|Reg[6][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[6][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][4] .is_wysiwyg = "true";
defparam \cpu|Reg[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N30
cyclonev_lcell_comb \cpu|Reg[5][4]~feeder (
// Equation(s):
// \cpu|Reg[5][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N31
dffeas \cpu|Reg[5][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][4] .is_wysiwyg = "true";
defparam \cpu|Reg[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N54
cyclonev_lcell_comb \cpu|Reg[4][4]~feeder (
// Equation(s):
// \cpu|Reg[4][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[4][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N56
dffeas \cpu|Reg[4][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[4][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[4][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][4] .is_wysiwyg = "true";
defparam \cpu|Reg[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N12
cyclonev_lcell_comb \cpu|Reg[7][4]~feeder (
// Equation(s):
// \cpu|Reg[7][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[7][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[7][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N14
dffeas \cpu|Reg[7][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][4] .is_wysiwyg = "true";
defparam \cpu|Reg[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N30
cyclonev_lcell_comb \cpu|Selector25~7 (
// Equation(s):
// \cpu|Selector25~7_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[7][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[6][4]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[5][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[4][4]~q  ) ) )

	.dataa(!\cpu|Reg[6][4]~q ),
	.datab(!\cpu|Reg[5][4]~q ),
	.datac(!\cpu|Reg[4][4]~q ),
	.datad(!\cpu|Reg[7][4]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~7 .extended_lut = "off";
defparam \cpu|Selector25~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|Selector25~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N15
cyclonev_lcell_comb \cpu|Reg[1][4]~feeder (
// Equation(s):
// \cpu|Reg[1][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][4]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N17
dffeas \cpu|Reg[1][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][4] .is_wysiwyg = "true";
defparam \cpu|Reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N9
cyclonev_lcell_comb \cpu|Reg[0][4]~feeder (
// Equation(s):
// \cpu|Reg[0][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][4]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N10
dffeas \cpu|Reg[0][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[0][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][4] .is_wysiwyg = "true";
defparam \cpu|Reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N51
cyclonev_lcell_comb \cpu|Reg[2][4]~feeder (
// Equation(s):
// \cpu|Reg[2][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][4]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N52
dffeas \cpu|Reg[2][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][4] .is_wysiwyg = "true";
defparam \cpu|Reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N36
cyclonev_lcell_comb \cpu|Selector25~6 (
// Equation(s):
// \cpu|Selector25~6_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[3][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[2][4]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[1][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[0][4]~q  ) ) )

	.dataa(!\cpu|Reg[1][4]~q ),
	.datab(!\cpu|Reg[0][4]~q ),
	.datac(!\cpu|Reg[3][4]~q ),
	.datad(!\cpu|Reg[2][4]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~6 .extended_lut = "off";
defparam \cpu|Selector25~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N34
dffeas \cpu|Reg[12][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[12][7]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[12][4] .is_wysiwyg = "true";
defparam \cpu|Reg[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N4
dffeas \cpu|Reg[13][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[13][7]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[13][4] .is_wysiwyg = "true";
defparam \cpu|Reg[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y16_N20
dffeas \cpu|Reg[15][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[15][7]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[15][4] .is_wysiwyg = "true";
defparam \cpu|Reg[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N13
dffeas \cpu|Reg[14][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[14][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[14][4] .is_wysiwyg = "true";
defparam \cpu|Reg[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N18
cyclonev_lcell_comb \cpu|Selector25~9 (
// Equation(s):
// \cpu|Selector25~9_combout  = ( \cpu|Reg[15][4]~q  & ( \cpu|Reg[14][4]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[12][4]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[13][4]~q )))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( 
// !\cpu|Reg[15][4]~q  & ( \cpu|Reg[14][4]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[12][4]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[13][4]~q ))))) # (\cpu|Pmem|WideOr18~1_combout  & 
// (((!\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( \cpu|Reg[15][4]~q  & ( !\cpu|Reg[14][4]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[12][4]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[13][4]~q ))))) # 
// (\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( !\cpu|Reg[15][4]~q  & ( !\cpu|Reg[14][4]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[12][4]~q )) # (\cpu|Pmem|WideOr19~0_combout  & 
// ((\cpu|Reg[13][4]~q ))))) ) ) )

	.dataa(!\cpu|Reg[12][4]~q ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Pmem|WideOr19~0_combout ),
	.datad(!\cpu|Reg[13][4]~q ),
	.datae(!\cpu|Reg[15][4]~q ),
	.dataf(!\cpu|Reg[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~9 .extended_lut = "off";
defparam \cpu|Selector25~9 .lut_mask = 64'h404C434F707C737F;
defparam \cpu|Selector25~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y14_N34
dffeas \cpu|Reg[10][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[10][7]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][4] .is_wysiwyg = "true";
defparam \cpu|Reg[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y15_N7
dffeas \cpu|Reg[9][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][4] .is_wysiwyg = "true";
defparam \cpu|Reg[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y15_N14
dffeas \cpu|Reg[11][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[11][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][4] .is_wysiwyg = "true";
defparam \cpu|Reg[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N16
dffeas \cpu|Reg[8][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[8][7]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][4] .is_wysiwyg = "true";
defparam \cpu|Reg[8][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N12
cyclonev_lcell_comb \cpu|Selector25~8 (
// Equation(s):
// \cpu|Selector25~8_combout  = ( \cpu|Reg[11][4]~q  & ( \cpu|Reg[8][4]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout ) # (\cpu|Reg[9][4]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout )) # 
// (\cpu|Reg[10][4]~q ))) ) ) ) # ( !\cpu|Reg[11][4]~q  & ( \cpu|Reg[8][4]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout ) # (\cpu|Reg[9][4]~q )))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[10][4]~q  & 
// ((!\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( \cpu|Reg[11][4]~q  & ( !\cpu|Reg[8][4]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Reg[9][4]~q  & \cpu|Pmem|WideOr19~0_combout )))) # (\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Pmem|WideOr19~0_combout )) # 
// (\cpu|Reg[10][4]~q ))) ) ) ) # ( !\cpu|Reg[11][4]~q  & ( !\cpu|Reg[8][4]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Reg[9][4]~q  & \cpu|Pmem|WideOr19~0_combout )))) # (\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[10][4]~q  & 
// ((!\cpu|Pmem|WideOr19~0_combout )))) ) ) )

	.dataa(!\cpu|Reg[10][4]~q ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Reg[9][4]~q ),
	.datad(!\cpu|Pmem|WideOr19~0_combout ),
	.datae(!\cpu|Reg[11][4]~q ),
	.dataf(!\cpu|Reg[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~8 .extended_lut = "off";
defparam \cpu|Selector25~8 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu|Selector25~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N9
cyclonev_lcell_comb \cpu|Selector25~10 (
// Equation(s):
// \cpu|Selector25~10_combout  = ( \cpu|Pmem|WideOr16~0_combout  & ( \cpu|Selector25~8_combout  & ( (!\cpu|Pmem|WideOr17~0_combout ) # (\cpu|Selector25~9_combout ) ) ) ) # ( !\cpu|Pmem|WideOr16~0_combout  & ( \cpu|Selector25~8_combout  & ( 
// (!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector25~6_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector25~7_combout )) ) ) ) # ( \cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Selector25~8_combout  & ( (\cpu|Pmem|WideOr17~0_combout  & 
// \cpu|Selector25~9_combout ) ) ) ) # ( !\cpu|Pmem|WideOr16~0_combout  & ( !\cpu|Selector25~8_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Selector25~6_combout ))) # (\cpu|Pmem|WideOr17~0_combout  & (\cpu|Selector25~7_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Selector25~7_combout ),
	.datac(!\cpu|Selector25~6_combout ),
	.datad(!\cpu|Selector25~9_combout ),
	.datae(!\cpu|Pmem|WideOr16~0_combout ),
	.dataf(!\cpu|Selector25~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~10 .extended_lut = "off";
defparam \cpu|Selector25~10 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \cpu|Selector25~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N9
cyclonev_lcell_comb \cpu|Selector25~11 (
// Equation(s):
// \cpu|Selector25~11_combout  = ( \cpu|Pmem|WideOr12~4_combout  & ( (!\cpu|IP [7] & (!\cpu|Pmem|WideOr15~2_combout  & \cpu|Selector25~10_combout )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr15~2_combout ),
	.datac(!\cpu|Selector25~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~11 .extended_lut = "off";
defparam \cpu|Selector25~11 .lut_mask = 64'h0000000008080808;
defparam \cpu|Selector25~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N6
cyclonev_lcell_comb \cpu|Mux43~0 (
// Equation(s):
// \cpu|Mux43~0_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( \cpu|Selector25~11_combout  & ( (\cpu|Pmem|WideOr6~0_combout  & !\cpu|Mux34~4_combout ) ) ) ) # ( !\cpu|Pmem|WideOr5~0_combout  & ( \cpu|Selector25~11_combout  & ( (\cpu|Pmem|WideOr6~0_combout  & 
// \cpu|Mux34~4_combout ) ) ) ) # ( \cpu|Pmem|WideOr5~0_combout  & ( !\cpu|Selector25~11_combout  & ( (!\cpu|Pmem|WideOr6~0_combout  & (!\cpu|Selector25~12_combout  & (!\cpu|Mux34~4_combout  & !\cpu|Selector25~5_combout ))) # (\cpu|Pmem|WideOr6~0_combout  & 
// ((!\cpu|Mux34~4_combout ) # ((!\cpu|Selector25~12_combout  & !\cpu|Selector25~5_combout )))) ) ) ) # ( !\cpu|Pmem|WideOr5~0_combout  & ( !\cpu|Selector25~11_combout  & ( (!\cpu|Selector25~12_combout  & (!\cpu|Selector25~5_combout  $ 
// (((\cpu|Pmem|WideOr6~0_combout  & \cpu|Mux34~4_combout ))))) # (\cpu|Selector25~12_combout  & (\cpu|Pmem|WideOr6~0_combout  & (\cpu|Mux34~4_combout ))) ) ) )

	.dataa(!\cpu|Selector25~12_combout ),
	.datab(!\cpu|Pmem|WideOr6~0_combout ),
	.datac(!\cpu|Mux34~4_combout ),
	.datad(!\cpu|Selector25~5_combout ),
	.datae(!\cpu|Pmem|WideOr5~0_combout ),
	.dataf(!\cpu|Selector25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux43~0 .extended_lut = "off";
defparam \cpu|Mux43~0 .lut_mask = 64'hA903B23003033030;
defparam \cpu|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N54
cyclonev_lcell_comb \cpu|Add3~29 (
// Equation(s):
// \cpu|Add3~29_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout  & (\cpu|Pmem|WideOr13~2_combout )) # (\cpu|Pmem|WideOr12~4_combout  & ((\cpu|Selector22~11_combout ))))) ) + ( \cpu|Mux32~4_combout  ) + ( \cpu|Add3~26  ))

	.dataa(!\cpu|Pmem|WideOr13~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr12~4_combout ),
	.datad(!\cpu|Selector22~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux32~4_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~29 .extended_lut = "off";
defparam \cpu|Add3~29 .lut_mask = 64'h0000FF000000404C;
defparam \cpu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N53
dffeas \cpu|s_word[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[13] .is_wysiwyg = "true";
defparam \cpu|s_word[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N51
cyclonev_lcell_comb \cpu|Mux50~0 (
// Equation(s):
// \cpu|Mux50~0_combout  = ( \cpu|Mult1~21  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [13])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~29_sumout )))) ) ) # ( !\cpu|Mult1~21  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [13])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [13]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux50~0 .extended_lut = "off";
defparam \cpu|Mux50~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N59
dffeas \cpu|s_word[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[8] .is_wysiwyg = "true";
defparam \cpu|s_word[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N57
cyclonev_lcell_comb \cpu|Mux55~0 (
// Equation(s):
// \cpu|Mux55~0_combout  = ( \cpu|Mult1~16  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [8])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~29_sumout )))) ) ) # ( !\cpu|Mult1~16  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [8])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [8]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux55~0 .extended_lut = "off";
defparam \cpu|Mux55~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N56
dffeas \cpu|s_word[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[15] .is_wysiwyg = "true";
defparam \cpu|s_word[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N54
cyclonev_lcell_comb \cpu|Mux48~0 (
// Equation(s):
// \cpu|Mux48~0_combout  = ( \cpu|Mult1~23  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [15])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~29_sumout )))) ) ) # ( !\cpu|Mult1~23  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [15])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [15]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux48~0 .extended_lut = "off";
defparam \cpu|Mux48~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N32
dffeas \cpu|s_word[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[14] .is_wysiwyg = "true";
defparam \cpu|s_word[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N30
cyclonev_lcell_comb \cpu|Mux49~0 (
// Equation(s):
// \cpu|Mux49~0_combout  = ( \cpu|s_word [14] & ( \cpu|Mult1~22  & ( (!\cpu|Mux53~0_combout ) # ((!\cpu|Pmem|WideOr5~0_combout ) # (\cpu|Add3~29_sumout )) ) ) ) # ( !\cpu|s_word [14] & ( \cpu|Mult1~22  & ( (\cpu|Mux53~0_combout  & 
// ((!\cpu|Pmem|WideOr5~0_combout ) # (\cpu|Add3~29_sumout ))) ) ) ) # ( \cpu|s_word [14] & ( !\cpu|Mult1~22  & ( (!\cpu|Mux53~0_combout ) # ((\cpu|Pmem|WideOr5~0_combout  & \cpu|Add3~29_sumout )) ) ) ) # ( !\cpu|s_word [14] & ( !\cpu|Mult1~22  & ( 
// (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & \cpu|Add3~29_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(!\cpu|Add3~29_sumout ),
	.datae(!\cpu|s_word [14]),
	.dataf(!\cpu|Mult1~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux49~0 .extended_lut = "off";
defparam \cpu|Mux49~0 .lut_mask = 64'h0003CCCF3033FCFF;
defparam \cpu|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N27
cyclonev_lcell_comb \cpu|Reg~82 (
// Equation(s):
// \cpu|Reg~82_combout  = ( \cpu|Mux49~0_combout  & ( (\cpu|Mux50~0_combout  & (\cpu|Mux55~0_combout  & \cpu|Mux48~0_combout )) ) ) # ( !\cpu|Mux49~0_combout  & ( (!\cpu|Mux50~0_combout  & (!\cpu|Mux55~0_combout  & !\cpu|Mux48~0_combout )) ) )

	.dataa(!\cpu|Mux50~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux55~0_combout ),
	.datad(!\cpu|Mux48~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~82 .extended_lut = "off";
defparam \cpu|Reg~82 .lut_mask = 64'hA000A00000050005;
defparam \cpu|Reg~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N57
cyclonev_lcell_comb \cpu|Mux70~0 (
// Equation(s):
// \cpu|Mux70~0_combout  = ( \cpu|Pmem|WideOr5~3_combout  & ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr6~3_combout ) # (\cpu|Pmem|WideOr4~3_combout ))) ) ) # ( !\cpu|Pmem|WideOr5~3_combout  & ( !\cpu|IP [7] ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr4~3_combout ),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux70~0 .extended_lut = "off";
defparam \cpu|Mux70~0 .lut_mask = 64'hFF00FF00AF00AF00;
defparam \cpu|Mux70~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N6
cyclonev_lcell_comb \cpu|Mux68~0 (
// Equation(s):
// \cpu|Mux68~0_combout  = ( \cpu|Mult0~19  & ( (\cpu|Mux70~0_combout  & ((!\cpu|Mux78~0_combout ) # (\cpu|word [11]))) ) ) # ( !\cpu|Mult0~19  & ( (\cpu|Mux78~0_combout  & (\cpu|Mux70~0_combout  & \cpu|word [11])) ) )

	.dataa(!\cpu|Mux78~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(gnd),
	.datad(!\cpu|word [11]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux68~0 .extended_lut = "off";
defparam \cpu|Mux68~0 .lut_mask = 64'h0011001122332233;
defparam \cpu|Mux68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N7
dffeas \cpu|word[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[11] .is_wysiwyg = "true";
defparam \cpu|word[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N45
cyclonev_lcell_comb \cpu|Mux65~0 (
// Equation(s):
// \cpu|Mux65~0_combout  = ( \cpu|Mult0~22  & ( (\cpu|Mux70~0_combout  & ((!\cpu|Mux78~0_combout ) # (\cpu|word [14]))) ) ) # ( !\cpu|Mult0~22  & ( (\cpu|word [14] & (\cpu|Mux70~0_combout  & \cpu|Mux78~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|word [14]),
	.datac(!\cpu|Mux70~0_combout ),
	.datad(!\cpu|Mux78~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux65~0 .extended_lut = "off";
defparam \cpu|Mux65~0 .lut_mask = 64'h000300030F030F03;
defparam \cpu|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N47
dffeas \cpu|word[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[14] .is_wysiwyg = "true";
defparam \cpu|word[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N48
cyclonev_lcell_comb \cpu|Mux67~0 (
// Equation(s):
// \cpu|Mux67~0_combout  = ( \cpu|Mult0~20  & ( (\cpu|Mux70~0_combout  & ((!\cpu|Mux78~0_combout ) # (\cpu|word [12]))) ) ) # ( !\cpu|Mult0~20  & ( (\cpu|Mux78~0_combout  & (\cpu|Mux70~0_combout  & \cpu|word [12])) ) )

	.dataa(!\cpu|Mux78~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(gnd),
	.datad(!\cpu|word [12]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux67~0 .extended_lut = "off";
defparam \cpu|Mux67~0 .lut_mask = 64'h0011001122332233;
defparam \cpu|Mux67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N50
dffeas \cpu|word[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[12] .is_wysiwyg = "true";
defparam \cpu|word[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N51
cyclonev_lcell_comb \cpu|Mux66~0 (
// Equation(s):
// \cpu|Mux66~0_combout  = ( \cpu|Mult0~21  & ( (\cpu|Mux70~0_combout  & ((!\cpu|Mux78~0_combout ) # (\cpu|word [13]))) ) ) # ( !\cpu|Mult0~21  & ( (\cpu|Mux78~0_combout  & (\cpu|Mux70~0_combout  & \cpu|word [13])) ) )

	.dataa(!\cpu|Mux78~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(gnd),
	.datad(!\cpu|word [13]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux66~0 .extended_lut = "off";
defparam \cpu|Mux66~0 .lut_mask = 64'h0011001122332233;
defparam \cpu|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N52
dffeas \cpu|word[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[13] .is_wysiwyg = "true";
defparam \cpu|word[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N9
cyclonev_lcell_comb \cpu|Mux64~0 (
// Equation(s):
// \cpu|Mux64~0_combout  = ( \cpu|Mult0~23  & ( (\cpu|Mux70~0_combout  & ((!\cpu|Mux78~0_combout ) # (\cpu|word [15]))) ) ) # ( !\cpu|Mult0~23  & ( (\cpu|Mux78~0_combout  & (\cpu|Mux70~0_combout  & \cpu|word [15])) ) )

	.dataa(!\cpu|Mux78~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux70~0_combout ),
	.datad(!\cpu|word [15]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux64~0 .extended_lut = "off";
defparam \cpu|Mux64~0 .lut_mask = 64'h000500050A0F0A0F;
defparam \cpu|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N11
dffeas \cpu|word[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[15] .is_wysiwyg = "true";
defparam \cpu|word[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N42
cyclonev_lcell_comb \cpu|LessThan0~0 (
// Equation(s):
// \cpu|LessThan0~0_combout  = ( !\cpu|word [15] & ( (!\cpu|word [11] & (!\cpu|word [14] & (!\cpu|word [12] & !\cpu|word [13]))) ) )

	.dataa(!\cpu|word [11]),
	.datab(!\cpu|word [14]),
	.datac(!\cpu|word [12]),
	.datad(!\cpu|word [13]),
	.datae(gnd),
	.dataf(!\cpu|word [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan0~0 .extended_lut = "off";
defparam \cpu|LessThan0~0 .lut_mask = 64'h8000800000000000;
defparam \cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N33
cyclonev_lcell_comb \cpu|Mux69~0 (
// Equation(s):
// \cpu|Mux69~0_combout  = ( \cpu|Mult0~18  & ( (\cpu|Mux70~0_combout  & ((!\cpu|Mux78~0_combout ) # (\cpu|word [10]))) ) ) # ( !\cpu|Mult0~18  & ( (\cpu|Mux78~0_combout  & (\cpu|Mux70~0_combout  & \cpu|word [10])) ) )

	.dataa(!\cpu|Mux78~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(gnd),
	.datad(!\cpu|word [10]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux69~0 .extended_lut = "off";
defparam \cpu|Mux69~0 .lut_mask = 64'h0011001122332233;
defparam \cpu|Mux69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N35
dffeas \cpu|word[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[10] .is_wysiwyg = "true";
defparam \cpu|word[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N54
cyclonev_lcell_comb \cpu|Reg~81 (
// Equation(s):
// \cpu|Reg~81_combout  = ( \cpu|word [10] & ( \cpu|Mux70~0_combout  ) ) # ( !\cpu|word [10] & ( (\cpu|Mux70~0_combout  & ((!\cpu|LessThan0~0_combout ) # (!\cpu|Mux78~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|LessThan0~0_combout ),
	.datac(!\cpu|Mux78~0_combout ),
	.datad(!\cpu|Mux70~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|word [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~81 .extended_lut = "off";
defparam \cpu|Reg~81 .lut_mask = 64'h00FC00FC00FF00FF;
defparam \cpu|Reg~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N14
dffeas \cpu|s_word[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[11] .is_wysiwyg = "true";
defparam \cpu|s_word[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N12
cyclonev_lcell_comb \cpu|Mux52~0 (
// Equation(s):
// \cpu|Mux52~0_combout  = ( \cpu|Mult1~19  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [11])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~29_sumout )))) ) ) # ( !\cpu|Mult1~19  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [11])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [11]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux52~0 .extended_lut = "off";
defparam \cpu|Mux52~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N8
dffeas \cpu|s_word[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux53~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[10] .is_wysiwyg = "true";
defparam \cpu|s_word[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N6
cyclonev_lcell_comb \cpu|Mux53~1 (
// Equation(s):
// \cpu|Mux53~1_combout  = ( \cpu|Mult1~18  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [10])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~29_sumout )))) ) ) # ( !\cpu|Mult1~18  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [10])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [10]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux53~1 .extended_lut = "off";
defparam \cpu|Mux53~1 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N11
dffeas \cpu|s_word[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[9] .is_wysiwyg = "true";
defparam \cpu|s_word[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N9
cyclonev_lcell_comb \cpu|Mux54~0 (
// Equation(s):
// \cpu|Mux54~0_combout  = ( \cpu|Mult1~17  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [9])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~29_sumout )))) ) ) # ( !\cpu|Mult1~17  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [9])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [9]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux54~0 .extended_lut = "off";
defparam \cpu|Mux54~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N17
dffeas \cpu|s_word[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[12] .is_wysiwyg = "true";
defparam \cpu|s_word[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N15
cyclonev_lcell_comb \cpu|Mux51~0 (
// Equation(s):
// \cpu|Mux51~0_combout  = ( \cpu|Mult1~20  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [12])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~29_sumout )))) ) ) # ( !\cpu|Mult1~20  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [12])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [12]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux51~0 .extended_lut = "off";
defparam \cpu|Mux51~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N0
cyclonev_lcell_comb \cpu|Reg~80 (
// Equation(s):
// \cpu|Reg~80_combout  = ( \cpu|Mux51~0_combout  & ( (\cpu|Mux50~0_combout  & (\cpu|Mux52~0_combout  & (\cpu|Mux53~1_combout  & \cpu|Mux54~0_combout ))) ) ) # ( !\cpu|Mux51~0_combout  & ( (!\cpu|Mux50~0_combout  & (!\cpu|Mux52~0_combout  & 
// (!\cpu|Mux53~1_combout  & !\cpu|Mux54~0_combout ))) ) )

	.dataa(!\cpu|Mux50~0_combout ),
	.datab(!\cpu|Mux52~0_combout ),
	.datac(!\cpu|Mux53~1_combout ),
	.datad(!\cpu|Mux54~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux51~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~80 .extended_lut = "off";
defparam \cpu|Reg~80 .lut_mask = 64'h8000800000010001;
defparam \cpu|Reg~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N0
cyclonev_lcell_comb \cpu|LessThan0~1 (
// Equation(s):
// \cpu|LessThan0~1_combout  = ( !\cpu|Mult0~20  & ( (!\cpu|Mult0~22  & (!\cpu|Mult0~21  & (!\cpu|Mult0~18  & !\cpu|Mult0~19 ))) ) )

	.dataa(!\cpu|Mult0~22 ),
	.datab(!\cpu|Mult0~21 ),
	.datac(!\cpu|Mult0~18 ),
	.datad(!\cpu|Mult0~19 ),
	.datae(gnd),
	.dataf(!\cpu|Mult0~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan0~1 .extended_lut = "off";
defparam \cpu|LessThan0~1 .lut_mask = 64'h8000800000000000;
defparam \cpu|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N32
dffeas \cpu|word[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux70~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[9] .is_wysiwyg = "true";
defparam \cpu|word[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N30
cyclonev_lcell_comb \cpu|Mux70~1 (
// Equation(s):
// \cpu|Mux70~1_combout  = ( \cpu|Mult0~17  & ( (\cpu|Mux70~0_combout  & ((!\cpu|Mux78~0_combout ) # (\cpu|word [9]))) ) ) # ( !\cpu|Mult0~17  & ( (\cpu|Mux78~0_combout  & (\cpu|Mux70~0_combout  & \cpu|word [9])) ) )

	.dataa(!\cpu|Mux78~0_combout ),
	.datab(!\cpu|Mux70~0_combout ),
	.datac(gnd),
	.datad(!\cpu|word [9]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux70~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux70~1 .extended_lut = "off";
defparam \cpu|Mux70~1 .lut_mask = 64'h0011001122332233;
defparam \cpu|Mux70~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N24
cyclonev_lcell_comb \cpu|Add2~25 (
// Equation(s):
// \cpu|Add2~25_sumout  = SUM(( GND ) + ( GND ) + ( \cpu|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~25 .extended_lut = "off";
defparam \cpu|Add2~25 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N44
dffeas \cpu|word[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[8] .is_wysiwyg = "true";
defparam \cpu|word[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N42
cyclonev_lcell_comb \cpu|Mux71~0 (
// Equation(s):
// \cpu|Mux71~0_combout  = ( \cpu|word [8] & ( \cpu|Mult0~16  & ( (!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Mux78~0_combout ) # (\cpu|Add2~25_sumout )) ) ) ) # ( !\cpu|word [8] & ( \cpu|Mult0~16  & ( (!\cpu|Mux78~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) 
// # (\cpu|Add2~25_sumout ))) ) ) ) # ( \cpu|word [8] & ( !\cpu|Mult0~16  & ( ((\cpu|Pmem|WideOr5~0_combout  & \cpu|Add2~25_sumout )) # (\cpu|Mux78~0_combout ) ) ) ) # ( !\cpu|word [8] & ( !\cpu|Mult0~16  & ( (\cpu|Pmem|WideOr5~0_combout  & 
// (\cpu|Add2~25_sumout  & !\cpu|Mux78~0_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Add2~25_sumout ),
	.datac(!\cpu|Mux78~0_combout ),
	.datad(gnd),
	.datae(!\cpu|word [8]),
	.dataf(!\cpu|Mult0~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux71~0 .extended_lut = "off";
defparam \cpu|Mux71~0 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \cpu|Mux71~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N36
cyclonev_lcell_comb \cpu|Reg~84 (
// Equation(s):
// \cpu|Reg~84_combout  = ( !\cpu|Mux71~0_combout  & ( (!\cpu|Mux70~1_combout  & ((!\cpu|Reg~81_combout ) # (\cpu|LessThan0~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg~81_combout ),
	.datac(!\cpu|LessThan0~1_combout ),
	.datad(!\cpu|Mux70~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux71~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~84 .extended_lut = "off";
defparam \cpu|Reg~84 .lut_mask = 64'hCF00CF0000000000;
defparam \cpu|Reg~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N24
cyclonev_lcell_comb \cpu|Reg~83 (
// Equation(s):
// \cpu|Reg~83_combout  = ( \cpu|Mult0~23  & ( (!\cpu|Pmem|WideOr6~0_combout  & (!\cpu|Mux50~0_combout  $ (\cpu|Mux56~0_combout ))) ) ) # ( !\cpu|Mult0~23  & ( (!\cpu|Pmem|WideOr6~0_combout  & (!\cpu|Mux50~0_combout  $ (((\cpu|Mux56~0_combout ))))) # 
// (\cpu|Pmem|WideOr6~0_combout  & (((!\cpu|Mux78~0_combout )))) ) )

	.dataa(!\cpu|Mux50~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Mux56~0_combout ),
	.datad(!\cpu|Pmem|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~83 .extended_lut = "off";
defparam \cpu|Reg~83 .lut_mask = 64'hA5CCA5CCA500A500;
defparam \cpu|Reg~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N18
cyclonev_lcell_comb \cpu|Reg~8 (
// Equation(s):
// \cpu|Reg~8_combout  = ( \cpu|Reg~84_combout  & ( \cpu|Reg~83_combout  & ( ((\cpu|Reg~82_combout  & \cpu|Reg~80_combout )) # (\cpu|Pmem|WideOr6~0_combout ) ) ) ) # ( !\cpu|Reg~84_combout  & ( \cpu|Reg~83_combout  & ( (\cpu|Reg~82_combout  & 
// (\cpu|Reg~80_combout  & !\cpu|Pmem|WideOr6~0_combout )) ) ) ) # ( \cpu|Reg~84_combout  & ( !\cpu|Reg~83_combout  & ( (!\cpu|Reg~81_combout  & \cpu|Pmem|WideOr6~0_combout ) ) ) )

	.dataa(!\cpu|Reg~82_combout ),
	.datab(!\cpu|Reg~81_combout ),
	.datac(!\cpu|Reg~80_combout ),
	.datad(!\cpu|Pmem|WideOr6~0_combout ),
	.datae(!\cpu|Reg~84_combout ),
	.dataf(!\cpu|Reg~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~8 .extended_lut = "off";
defparam \cpu|Reg~8 .lut_mask = 64'h000000CC050005FF;
defparam \cpu|Reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N30
cyclonev_lcell_comb \cpu|Reg~85 (
// Equation(s):
// \cpu|Reg~85_combout  = ( \cpu|Reg~8_combout  & ( \cpu|Pmem|WideOr4~0_combout  & ( (!\cpu|Decoder1~1_combout  & (\cpu|Reg[31][4]~DUPLICATE_q )) # (\cpu|Decoder1~1_combout  & ((!\cpu|Mux43~0_combout ))) ) ) ) # ( !\cpu|Reg~8_combout  & ( 
// \cpu|Pmem|WideOr4~0_combout  & ( (!\cpu|Decoder1~1_combout  & (\cpu|Reg[31][4]~DUPLICATE_q )) # (\cpu|Decoder1~1_combout  & ((!\cpu|Mux43~0_combout ))) ) ) ) # ( \cpu|Reg~8_combout  & ( !\cpu|Pmem|WideOr4~0_combout  & ( (\cpu|Decoder1~1_combout  & 
// \cpu|cnum~10_combout ) ) ) ) # ( !\cpu|Reg~8_combout  & ( !\cpu|Pmem|WideOr4~0_combout  & ( (!\cpu|Decoder1~1_combout ) # (\cpu|cnum~10_combout ) ) ) )

	.dataa(!\cpu|Reg[31][4]~DUPLICATE_q ),
	.datab(!\cpu|Decoder1~1_combout ),
	.datac(!\cpu|cnum~10_combout ),
	.datad(!\cpu|Mux43~0_combout ),
	.datae(!\cpu|Reg~8_combout ),
	.dataf(!\cpu|Pmem|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~85 .extended_lut = "off";
defparam \cpu|Reg~85 .lut_mask = 64'hCFCF030377447744;
defparam \cpu|Reg~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N0
cyclonev_lcell_comb \cpu|Reg~10 (
// Equation(s):
// \cpu|Reg~10_combout  = ( \cpu|Reg~85_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & (((\cpu|Reg~7_combout )))) # (\cpu|Pmem|WideOr2~2_combout  & (((\cpu|Reg~9_combout )) # (\cpu|Pmem|WideOr3~0_combout ))) ) ) # ( !\cpu|Reg~85_combout  & ( 
// (!\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Reg~7_combout ))) # (\cpu|Pmem|WideOr2~2_combout  & (\cpu|Reg~9_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr3~0_combout ),
	.datab(!\cpu|Reg~9_combout ),
	.datac(!\cpu|Reg~7_combout ),
	.datad(!\cpu|Pmem|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~10 .extended_lut = "off";
defparam \cpu|Reg~10 .lut_mask = 64'h0F330F330F770F77;
defparam \cpu|Reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N2
dffeas \cpu|Reg[31][4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N1
dffeas \cpu|Reg[19][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[19][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][4] .is_wysiwyg = "true";
defparam \cpu|Reg[19][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N9
cyclonev_lcell_comb \cpu|Reg[27][4]~feeder (
// Equation(s):
// \cpu|Reg[27][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[27][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[27][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[27][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[27][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N11
dffeas \cpu|Reg[27][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][4] .is_wysiwyg = "true";
defparam \cpu|Reg[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N44
dffeas \cpu|Reg[23][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[23][7]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][4] .is_wysiwyg = "true";
defparam \cpu|Reg[23][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N42
cyclonev_lcell_comb \cpu|Selector25~3 (
// Equation(s):
// \cpu|Selector25~3_combout  = ( \cpu|Reg[23][4]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[31][4]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[23][4]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Reg[31][4]~DUPLICATE_q  & 
// \cpu|Pmem|WideOr16~0_combout ) ) ) ) # ( \cpu|Reg[23][4]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[19][4]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[27][4]~q ))) ) ) ) # ( !\cpu|Reg[23][4]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[19][4]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[27][4]~q ))) ) ) )

	.dataa(!\cpu|Reg[31][4]~DUPLICATE_q ),
	.datab(!\cpu|Reg[19][4]~q ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Reg[27][4]~q ),
	.datae(!\cpu|Reg[23][4]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~3 .extended_lut = "off";
defparam \cpu|Selector25~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \cpu|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N18
cyclonev_lcell_comb \cpu|Selector25~4 (
// Equation(s):
// \cpu|Selector25~4_combout  = ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Selector25~3_combout  & ( (\cpu|Selector25~2_combout ) # (\cpu|Pmem|WideOr19~0_combout ) ) ) ) # ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Selector25~3_combout  & ( 
// (!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector25~0_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector25~1_combout )) ) ) ) # ( \cpu|Pmem|WideOr18~1_combout  & ( !\cpu|Selector25~3_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & 
// \cpu|Selector25~2_combout ) ) ) ) # ( !\cpu|Pmem|WideOr18~1_combout  & ( !\cpu|Selector25~3_combout  & ( (!\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Selector25~0_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (\cpu|Selector25~1_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Selector25~2_combout ),
	.datac(!\cpu|Selector25~1_combout ),
	.datad(!\cpu|Selector25~0_combout ),
	.datae(!\cpu|Pmem|WideOr18~1_combout ),
	.dataf(!\cpu|Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~4 .extended_lut = "off";
defparam \cpu|Selector25~4 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N27
cyclonev_lcell_comb \cpu|Selector25~13 (
// Equation(s):
// \cpu|Selector25~13_combout  = ( \cpu|Selector25~10_combout  & ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr15~2_combout  & ((\cpu|Pmem|WideOr12~4_combout ))) # (\cpu|Pmem|WideOr15~2_combout  & ((!\cpu|Pmem|WideOr12~4_combout ) # (\cpu|Selector25~4_combout ))))) ) 
// ) # ( !\cpu|Selector25~10_combout  & ( (\cpu|Pmem|WideOr15~2_combout  & (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr12~4_combout ) # (\cpu|Selector25~4_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector25~4_combout ),
	.datad(!\cpu|Pmem|WideOr12~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector25~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~13 .extended_lut = "off";
defparam \cpu|Selector25~13 .lut_mask = 64'h44044404448C448C;
defparam \cpu|Selector25~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N26
dffeas \cpu|s_word[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[4] .is_wysiwyg = "true";
defparam \cpu|s_word[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N24
cyclonev_lcell_comb \cpu|Mux59~0 (
// Equation(s):
// \cpu|Mux59~0_combout  = ( \cpu|Mux53~0_combout  & ( (!\cpu|Pmem|WideOr5~0_combout  & ((\cpu|Mult1~12 ))) # (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~17_sumout )) ) ) # ( !\cpu|Mux53~0_combout  & ( \cpu|s_word [4] ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Add3~17_sumout ),
	.datac(!\cpu|Mult1~12 ),
	.datad(!\cpu|s_word [4]),
	.datae(gnd),
	.dataf(!\cpu|Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux59~0 .extended_lut = "off";
defparam \cpu|Mux59~0 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \cpu|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N42
cyclonev_lcell_comb \cpu|cnum~7 (
// Equation(s):
// \cpu|cnum~7_combout  = ( \cpu|Mux43~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Pmem|WideOr6~0_combout  & (\cpu|Mux59~0_combout )) # (\cpu|Pmem|WideOr6~0_combout  & ((\cpu|Mux75~0_combout ))))) ) ) # ( !\cpu|Mux43~0_combout  & ( 
// ((!\cpu|Pmem|WideOr6~0_combout  & (\cpu|Mux59~0_combout )) # (\cpu|Pmem|WideOr6~0_combout  & ((\cpu|Mux75~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr6~0_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Mux59~0_combout ),
	.datad(!\cpu|Mux75~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~7 .extended_lut = "off";
defparam \cpu|cnum~7 .lut_mask = 64'h3B7F3B7F084C084C;
defparam \cpu|cnum~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N4
dffeas \cpu|Reg[3][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[3][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[3][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][4] .is_wysiwyg = "true";
defparam \cpu|Reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N24
cyclonev_lcell_comb \cpu|Mux34~3 (
// Equation(s):
// \cpu|Mux34~3_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Reg[0][4]~q  & ( (!\cpu|Selector34~0_combout ) # (\cpu|Reg[1][4]~q ) ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Reg[0][4]~q  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[2][4]~q ))) # 
// (\cpu|Selector34~0_combout  & (\cpu|Reg[3][4]~q )) ) ) ) # ( \cpu|Selector33~0_combout  & ( !\cpu|Reg[0][4]~q  & ( (\cpu|Selector34~0_combout  & \cpu|Reg[1][4]~q ) ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Reg[0][4]~q  & ( 
// (!\cpu|Selector34~0_combout  & ((\cpu|Reg[2][4]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[3][4]~q )) ) ) )

	.dataa(!\cpu|Reg[3][4]~q ),
	.datab(!\cpu|Selector34~0_combout ),
	.datac(!\cpu|Reg[1][4]~q ),
	.datad(!\cpu|Reg[2][4]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Reg[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~3 .extended_lut = "off";
defparam \cpu|Mux34~3 .lut_mask = 64'h11DD030311DDCFCF;
defparam \cpu|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N42
cyclonev_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[29][4]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[31][4]~DUPLICATE_q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[28][4]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[30][4]~q  ) ) )

	.dataa(!\cpu|Reg[29][4]~q ),
	.datab(!\cpu|Reg[30][4]~q ),
	.datac(!\cpu|Reg[28][4]~q ),
	.datad(!\cpu|Reg[31][4]~DUPLICATE_q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~0 .extended_lut = "off";
defparam \cpu|Mux34~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N48
cyclonev_lcell_comb \cpu|Mux34~2 (
// Equation(s):
// \cpu|Mux34~2_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[5][4]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[7][4]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[4][4]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[6][4]~q  ) ) )

	.dataa(!\cpu|Reg[6][4]~q ),
	.datab(!\cpu|Reg[7][4]~q ),
	.datac(!\cpu|Reg[4][4]~q ),
	.datad(!\cpu|Reg[5][4]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~2 .extended_lut = "off";
defparam \cpu|Mux34~2 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N1
dffeas \cpu|Reg[26][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][4] .is_wysiwyg = "true";
defparam \cpu|Reg[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N34
dffeas \cpu|Reg[24][4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[24][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N36
cyclonev_lcell_comb \cpu|Mux34~1 (
// Equation(s):
// \cpu|Mux34~1_combout  = ( \cpu|Reg[24][4]~DUPLICATE_q  & ( \cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout ) # (\cpu|Reg[25][4]~q ) ) ) ) # ( !\cpu|Reg[24][4]~DUPLICATE_q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Selector34~0_combout  & 
// \cpu|Reg[25][4]~q ) ) ) ) # ( \cpu|Reg[24][4]~DUPLICATE_q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Reg[26][4]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[27][4]~q ))) ) ) ) # ( !\cpu|Reg[24][4]~DUPLICATE_q  & ( 
// !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & (\cpu|Reg[26][4]~q )) # (\cpu|Selector34~0_combout  & ((\cpu|Reg[27][4]~q ))) ) ) )

	.dataa(!\cpu|Selector34~0_combout ),
	.datab(!\cpu|Reg[26][4]~q ),
	.datac(!\cpu|Reg[25][4]~q ),
	.datad(!\cpu|Reg[27][4]~q ),
	.datae(!\cpu|Reg[24][4]~DUPLICATE_q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~1 .extended_lut = "off";
defparam \cpu|Mux34~1 .lut_mask = 64'h227722770505AFAF;
defparam \cpu|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N0
cyclonev_lcell_comb \cpu|Mux34~4 (
// Equation(s):
// \cpu|Mux34~4_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Mux34~1_combout  & ( (!\cpu|Selector30~0_combout  & ((\cpu|Mux34~2_combout ))) # (\cpu|Selector30~0_combout  & (\cpu|Mux34~0_combout )) ) ) ) # ( !\cpu|Selector32~0_combout  & ( 
// \cpu|Mux34~1_combout  & ( (\cpu|Selector30~0_combout ) # (\cpu|Mux34~3_combout ) ) ) ) # ( \cpu|Selector32~0_combout  & ( !\cpu|Mux34~1_combout  & ( (!\cpu|Selector30~0_combout  & ((\cpu|Mux34~2_combout ))) # (\cpu|Selector30~0_combout  & 
// (\cpu|Mux34~0_combout )) ) ) ) # ( !\cpu|Selector32~0_combout  & ( !\cpu|Mux34~1_combout  & ( (\cpu|Mux34~3_combout  & !\cpu|Selector30~0_combout ) ) ) )

	.dataa(!\cpu|Mux34~3_combout ),
	.datab(!\cpu|Mux34~0_combout ),
	.datac(!\cpu|Mux34~2_combout ),
	.datad(!\cpu|Selector30~0_combout ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~4 .extended_lut = "off";
defparam \cpu|Mux34~4 .lut_mask = 64'h55000F3355FF0F33;
defparam \cpu|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N42
cyclonev_lcell_comb \cpu|Mux60~0 (
// Equation(s):
// \cpu|Mux60~0_combout  = ( \cpu|Mult1~11  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [3])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~13_sumout )))) ) ) # ( !\cpu|Mult1~11  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [3])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~13_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~13_sumout ),
	.datad(!\cpu|s_word [3]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux60~0 .extended_lut = "off";
defparam \cpu|Mux60~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N36
cyclonev_lcell_comb \cpu|cnum~5 (
// Equation(s):
// \cpu|cnum~5_combout  = ( \cpu|Mux35~4_combout  & ( \cpu|Selector26~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((\cpu|IP [7]) # (\cpu|Pmem|WideOr5~3_combout ))) ) ) ) # ( !\cpu|Mux35~4_combout  & ( 
// \cpu|Selector26~10_combout  & ( (!\cpu|Pmem|WideOr6~3_combout ) # ((!\cpu|Pmem|WideOr4~3_combout ) # ((!\cpu|Pmem|WideOr5~3_combout ) # (\cpu|IP [7]))) ) ) ) # ( \cpu|Mux35~4_combout  & ( !\cpu|Selector26~10_combout  & ( (\cpu|Pmem|WideOr4~3_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|WideOr6~3_combout  $ (!\cpu|Pmem|WideOr5~3_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|WideOr5~3_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Mux35~4_combout ),
	.dataf(!\cpu|Selector26~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~5 .extended_lut = "off";
defparam \cpu|cnum~5 .lut_mask = 64'h00001200FEFFEFFF;
defparam \cpu|cnum~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N41
dffeas \cpu|word[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[3] .is_wysiwyg = "true";
defparam \cpu|word[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N39
cyclonev_lcell_comb \cpu|Mux76~0 (
// Equation(s):
// \cpu|Mux76~0_combout  = ( \cpu|Mult0~11  & ( (!\cpu|Mux78~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add2~13_sumout )))) # (\cpu|Mux78~0_combout  & (((\cpu|word [3])))) ) ) # ( !\cpu|Mult0~11  & ( (!\cpu|Mux78~0_combout  & 
// (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~13_sumout ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [3])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Add2~13_sumout ),
	.datad(!\cpu|word [3]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux76~0 .extended_lut = "off";
defparam \cpu|Mux76~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux76~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N18
cyclonev_lcell_comb \cpu|cnum~6 (
// Equation(s):
// \cpu|cnum~6_combout  = ( \cpu|Mux76~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Mux60~0_combout )) # (\cpu|Pmem|WideOr6~0_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~5_combout )))) ) ) # ( !\cpu|Mux76~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (!\cpu|Pmem|WideOr6~0_combout  & (\cpu|Mux60~0_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~5_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~0_combout ),
	.datac(!\cpu|Mux60~0_combout ),
	.datad(!\cpu|cnum~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux76~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~6 .extended_lut = "off";
defparam \cpu|cnum~6 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \cpu|cnum~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N1
dffeas \cpu|Reg[6][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[6][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[6][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][3] .is_wysiwyg = "true";
defparam \cpu|Reg[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N54
cyclonev_lcell_comb \cpu|Mux35~1 (
// Equation(s):
// \cpu|Mux35~1_combout  = ( \cpu|Selector30~0_combout  & ( \cpu|Reg[26][3]~q  & ( (!\cpu|Selector32~0_combout ) # (\cpu|Reg[30][3]~q ) ) ) ) # ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[26][3]~q  & ( (!\cpu|Selector32~0_combout  & ((\cpu|Reg[2][3]~q ))) # 
// (\cpu|Selector32~0_combout  & (\cpu|Reg[6][3]~q )) ) ) ) # ( \cpu|Selector30~0_combout  & ( !\cpu|Reg[26][3]~q  & ( (\cpu|Reg[30][3]~q  & \cpu|Selector32~0_combout ) ) ) ) # ( !\cpu|Selector30~0_combout  & ( !\cpu|Reg[26][3]~q  & ( 
// (!\cpu|Selector32~0_combout  & ((\cpu|Reg[2][3]~q ))) # (\cpu|Selector32~0_combout  & (\cpu|Reg[6][3]~q )) ) ) )

	.dataa(!\cpu|Reg[6][3]~q ),
	.datab(!\cpu|Reg[2][3]~q ),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Selector30~0_combout ),
	.dataf(!\cpu|Reg[26][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~1 .extended_lut = "off";
defparam \cpu|Mux35~1 .lut_mask = 64'h3355000F3355FF0F;
defparam \cpu|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N14
dffeas \cpu|Reg[1][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][3] .is_wysiwyg = "true";
defparam \cpu|Reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N0
cyclonev_lcell_comb \cpu|Mux35~2 (
// Equation(s):
// \cpu|Mux35~2_combout  = ( \cpu|Reg[29][3]~q  & ( \cpu|Reg[5][3]~q  & ( ((!\cpu|Selector30~0_combout  & (\cpu|Reg[1][3]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[25][3]~q )))) # (\cpu|Selector32~0_combout ) ) ) ) # ( !\cpu|Reg[29][3]~q  & ( 
// \cpu|Reg[5][3]~q  & ( (!\cpu|Selector32~0_combout  & ((!\cpu|Selector30~0_combout  & (\cpu|Reg[1][3]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[25][3]~q ))))) # (\cpu|Selector32~0_combout  & (((!\cpu|Selector30~0_combout )))) ) ) ) # ( 
// \cpu|Reg[29][3]~q  & ( !\cpu|Reg[5][3]~q  & ( (!\cpu|Selector32~0_combout  & ((!\cpu|Selector30~0_combout  & (\cpu|Reg[1][3]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[25][3]~q ))))) # (\cpu|Selector32~0_combout  & (((\cpu|Selector30~0_combout )))) ) 
// ) ) # ( !\cpu|Reg[29][3]~q  & ( !\cpu|Reg[5][3]~q  & ( (!\cpu|Selector32~0_combout  & ((!\cpu|Selector30~0_combout  & (\cpu|Reg[1][3]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[25][3]~q ))))) ) ) )

	.dataa(!\cpu|Reg[1][3]~q ),
	.datab(!\cpu|Selector32~0_combout ),
	.datac(!\cpu|Selector30~0_combout ),
	.datad(!\cpu|Reg[25][3]~q ),
	.datae(!\cpu|Reg[29][3]~q ),
	.dataf(!\cpu|Reg[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~2 .extended_lut = "off";
defparam \cpu|Mux35~2 .lut_mask = 64'h404C434F707C737F;
defparam \cpu|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N36
cyclonev_lcell_comb \cpu|Mux35~3 (
// Equation(s):
// \cpu|Mux35~3_combout  = ( \cpu|Selector30~0_combout  & ( \cpu|Reg[28][3]~q  & ( (\cpu|Selector32~0_combout ) # (\cpu|Reg[24][3]~q ) ) ) ) # ( !\cpu|Selector30~0_combout  & ( \cpu|Reg[28][3]~q  & ( (!\cpu|Selector32~0_combout  & (\cpu|Reg[0][3]~q )) # 
// (\cpu|Selector32~0_combout  & ((\cpu|Reg[4][3]~q ))) ) ) ) # ( \cpu|Selector30~0_combout  & ( !\cpu|Reg[28][3]~q  & ( (\cpu|Reg[24][3]~q  & !\cpu|Selector32~0_combout ) ) ) ) # ( !\cpu|Selector30~0_combout  & ( !\cpu|Reg[28][3]~q  & ( 
// (!\cpu|Selector32~0_combout  & (\cpu|Reg[0][3]~q )) # (\cpu|Selector32~0_combout  & ((\cpu|Reg[4][3]~q ))) ) ) )

	.dataa(!\cpu|Reg[0][3]~q ),
	.datab(!\cpu|Reg[24][3]~q ),
	.datac(!\cpu|Reg[4][3]~q ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Selector30~0_combout ),
	.dataf(!\cpu|Reg[28][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~3 .extended_lut = "off";
defparam \cpu|Mux35~3 .lut_mask = 64'h550F3300550F33FF;
defparam \cpu|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N37
dffeas \cpu|Reg[7][3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[7][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[7][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[7][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[7][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[7][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N18
cyclonev_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = ( \cpu|Selector32~0_combout  & ( \cpu|Reg[31][3]~DUPLICATE_q  & ( (\cpu|Reg[7][3]~DUPLICATE_q ) # (\cpu|Selector30~0_combout ) ) ) ) # ( !\cpu|Selector32~0_combout  & ( \cpu|Reg[31][3]~DUPLICATE_q  & ( (!\cpu|Selector30~0_combout  
// & (\cpu|Reg[3][3]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[27][3]~q ))) ) ) ) # ( \cpu|Selector32~0_combout  & ( !\cpu|Reg[31][3]~DUPLICATE_q  & ( (!\cpu|Selector30~0_combout  & \cpu|Reg[7][3]~DUPLICATE_q ) ) ) ) # ( !\cpu|Selector32~0_combout  & ( 
// !\cpu|Reg[31][3]~DUPLICATE_q  & ( (!\cpu|Selector30~0_combout  & (\cpu|Reg[3][3]~q )) # (\cpu|Selector30~0_combout  & ((\cpu|Reg[27][3]~q ))) ) ) )

	.dataa(!\cpu|Selector30~0_combout ),
	.datab(!\cpu|Reg[3][3]~q ),
	.datac(!\cpu|Reg[7][3]~DUPLICATE_q ),
	.datad(!\cpu|Reg[27][3]~q ),
	.datae(!\cpu|Selector32~0_combout ),
	.dataf(!\cpu|Reg[31][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~0 .extended_lut = "off";
defparam \cpu|Mux35~0 .lut_mask = 64'h22770A0A22775F5F;
defparam \cpu|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N30
cyclonev_lcell_comb \cpu|Mux35~4 (
// Equation(s):
// \cpu|Mux35~4_combout  = ( \cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Mux35~2_combout  ) ) ) # ( !\cpu|Selector34~0_combout  & ( \cpu|Selector33~0_combout  & ( \cpu|Mux35~3_combout  ) ) ) # ( \cpu|Selector34~0_combout  & ( 
// !\cpu|Selector33~0_combout  & ( \cpu|Mux35~0_combout  ) ) ) # ( !\cpu|Selector34~0_combout  & ( !\cpu|Selector33~0_combout  & ( \cpu|Mux35~1_combout  ) ) )

	.dataa(!\cpu|Mux35~1_combout ),
	.datab(!\cpu|Mux35~2_combout ),
	.datac(!\cpu|Mux35~3_combout ),
	.datad(!\cpu|Mux35~0_combout ),
	.datae(!\cpu|Selector34~0_combout ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~4 .extended_lut = "off";
defparam \cpu|Mux35~4 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N36
cyclonev_lcell_comb \cpu|Mux77~0 (
// Equation(s):
// \cpu|Mux77~0_combout  = ( \cpu|Mult0~10  & ( (!\cpu|Mux78~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add2~9_sumout )))) # (\cpu|Mux78~0_combout  & (((\cpu|word [2])))) ) ) # ( !\cpu|Mult0~10  & ( (!\cpu|Mux78~0_combout  & 
// (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~9_sumout ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [2])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Add2~9_sumout ),
	.datad(!\cpu|word [2]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux77~0 .extended_lut = "off";
defparam \cpu|Mux77~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N11
dffeas \cpu|s_word[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[2] .is_wysiwyg = "true";
defparam \cpu|s_word[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N9
cyclonev_lcell_comb \cpu|Mux61~0 (
// Equation(s):
// \cpu|Mux61~0_combout  = ( \cpu|Add3~9_sumout  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [2])))) # (\cpu|Mux53~0_combout  & (((\cpu|Mult1~10 )) # (\cpu|Pmem|WideOr5~0_combout ))) ) ) # ( !\cpu|Add3~9_sumout  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [2])))) # (\cpu|Mux53~0_combout  & (!\cpu|Pmem|WideOr5~0_combout  & (\cpu|Mult1~10 ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Mult1~10 ),
	.datad(!\cpu|s_word [2]),
	.datae(gnd),
	.dataf(!\cpu|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux61~0 .extended_lut = "off";
defparam \cpu|Mux61~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N33
cyclonev_lcell_comb \cpu|cnum~4 (
// Equation(s):
// \cpu|cnum~4_combout  = ( \cpu|Mux61~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Pmem|WideOr6~0_combout ) # ((\cpu|Mux77~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~3_combout )))) ) ) # ( !\cpu|Mux61~0_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Pmem|WideOr6~0_combout  & ((\cpu|Mux77~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~3_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~0_combout ),
	.datac(!\cpu|cnum~3_combout ),
	.datad(!\cpu|Mux77~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux61~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~4 .extended_lut = "off";
defparam \cpu|cnum~4 .lut_mask = 64'h052705278DAF8DAF;
defparam \cpu|cnum~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N10
dffeas \cpu|Reg[27][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[27][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[27][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[27][2] .is_wysiwyg = "true";
defparam \cpu|Reg[27][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N42
cyclonev_lcell_comb \cpu|Mux36~1 (
// Equation(s):
// \cpu|Mux36~1_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[25][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[27][2]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[24][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[26][2]~q  ) ) )

	.dataa(!\cpu|Reg[27][2]~q ),
	.datab(!\cpu|Reg[24][2]~q ),
	.datac(!\cpu|Reg[25][2]~q ),
	.datad(!\cpu|Reg[26][2]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~1 .extended_lut = "off";
defparam \cpu|Mux36~1 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N36
cyclonev_lcell_comb \cpu|Mux36~0 (
// Equation(s):
// \cpu|Mux36~0_combout  = ( \cpu|Reg[31][2]~DUPLICATE_q  & ( \cpu|Selector34~0_combout  & ( (!\cpu|Selector33~0_combout ) # (\cpu|Reg[29][2]~q ) ) ) ) # ( !\cpu|Reg[31][2]~DUPLICATE_q  & ( \cpu|Selector34~0_combout  & ( (\cpu|Reg[29][2]~q  & 
// \cpu|Selector33~0_combout ) ) ) ) # ( \cpu|Reg[31][2]~DUPLICATE_q  & ( !\cpu|Selector34~0_combout  & ( (!\cpu|Selector33~0_combout  & ((\cpu|Reg[30][2]~q ))) # (\cpu|Selector33~0_combout  & (\cpu|Reg[28][2]~q )) ) ) ) # ( !\cpu|Reg[31][2]~DUPLICATE_q  & ( 
// !\cpu|Selector34~0_combout  & ( (!\cpu|Selector33~0_combout  & ((\cpu|Reg[30][2]~q ))) # (\cpu|Selector33~0_combout  & (\cpu|Reg[28][2]~q )) ) ) )

	.dataa(!\cpu|Reg[28][2]~q ),
	.datab(!\cpu|Reg[29][2]~q ),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(!\cpu|Selector33~0_combout ),
	.datae(!\cpu|Reg[31][2]~DUPLICATE_q ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~0 .extended_lut = "off";
defparam \cpu|Mux36~0 .lut_mask = 64'h0F550F550033FF33;
defparam \cpu|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N42
cyclonev_lcell_comb \cpu|Mux36~3 (
// Equation(s):
// \cpu|Mux36~3_combout  = ( \cpu|Reg[1][2]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Selector34~0_combout ) # (\cpu|Reg[0][2]~q ) ) ) ) # ( !\cpu|Reg[1][2]~q  & ( \cpu|Selector33~0_combout  & ( (\cpu|Reg[0][2]~q  & !\cpu|Selector34~0_combout ) ) ) ) # ( 
// \cpu|Reg[1][2]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  & ((\cpu|Reg[2][2]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[3][2]~q )) ) ) ) # ( !\cpu|Reg[1][2]~q  & ( !\cpu|Selector33~0_combout  & ( (!\cpu|Selector34~0_combout  
// & ((\cpu|Reg[2][2]~q ))) # (\cpu|Selector34~0_combout  & (\cpu|Reg[3][2]~q )) ) ) )

	.dataa(!\cpu|Reg[0][2]~q ),
	.datab(!\cpu|Reg[3][2]~q ),
	.datac(!\cpu|Selector34~0_combout ),
	.datad(!\cpu|Reg[2][2]~q ),
	.datae(!\cpu|Reg[1][2]~q ),
	.dataf(!\cpu|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~3 .extended_lut = "off";
defparam \cpu|Mux36~3 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N48
cyclonev_lcell_comb \cpu|Mux36~2 (
// Equation(s):
// \cpu|Mux36~2_combout  = ( \cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[5][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( \cpu|Selector34~0_combout  & ( \cpu|Reg[7][2]~q  ) ) ) # ( \cpu|Selector33~0_combout  & ( 
// !\cpu|Selector34~0_combout  & ( \cpu|Reg[4][2]~q  ) ) ) # ( !\cpu|Selector33~0_combout  & ( !\cpu|Selector34~0_combout  & ( \cpu|Reg[6][2]~q  ) ) )

	.dataa(!\cpu|Reg[6][2]~q ),
	.datab(!\cpu|Reg[4][2]~q ),
	.datac(!\cpu|Reg[7][2]~q ),
	.datad(!\cpu|Reg[5][2]~q ),
	.datae(!\cpu|Selector33~0_combout ),
	.dataf(!\cpu|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~2 .extended_lut = "off";
defparam \cpu|Mux36~2 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N24
cyclonev_lcell_comb \cpu|Mux36~4 (
// Equation(s):
// \cpu|Mux36~4_combout  = ( \cpu|Mux36~3_combout  & ( \cpu|Mux36~2_combout  & ( (!\cpu|Selector30~0_combout ) # ((!\cpu|Selector32~0_combout  & (\cpu|Mux36~1_combout )) # (\cpu|Selector32~0_combout  & ((\cpu|Mux36~0_combout )))) ) ) ) # ( 
// !\cpu|Mux36~3_combout  & ( \cpu|Mux36~2_combout  & ( (!\cpu|Selector30~0_combout  & (((\cpu|Selector32~0_combout )))) # (\cpu|Selector30~0_combout  & ((!\cpu|Selector32~0_combout  & (\cpu|Mux36~1_combout )) # (\cpu|Selector32~0_combout  & 
// ((\cpu|Mux36~0_combout ))))) ) ) ) # ( \cpu|Mux36~3_combout  & ( !\cpu|Mux36~2_combout  & ( (!\cpu|Selector30~0_combout  & (((!\cpu|Selector32~0_combout )))) # (\cpu|Selector30~0_combout  & ((!\cpu|Selector32~0_combout  & (\cpu|Mux36~1_combout )) # 
// (\cpu|Selector32~0_combout  & ((\cpu|Mux36~0_combout ))))) ) ) ) # ( !\cpu|Mux36~3_combout  & ( !\cpu|Mux36~2_combout  & ( (\cpu|Selector30~0_combout  & ((!\cpu|Selector32~0_combout  & (\cpu|Mux36~1_combout )) # (\cpu|Selector32~0_combout  & 
// ((\cpu|Mux36~0_combout ))))) ) ) )

	.dataa(!\cpu|Selector30~0_combout ),
	.datab(!\cpu|Mux36~1_combout ),
	.datac(!\cpu|Mux36~0_combout ),
	.datad(!\cpu|Selector32~0_combout ),
	.datae(!\cpu|Mux36~3_combout ),
	.dataf(!\cpu|Mux36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~4 .extended_lut = "off";
defparam \cpu|Mux36~4 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \cpu|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N15
cyclonev_lcell_comb \cpu|Mux79~0 (
// Equation(s):
// \cpu|Mux79~0_combout  = ( \cpu|Mult0~8_resulta  & ( (!\cpu|Mux78~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add2~1_sumout )))) # (\cpu|Mux78~0_combout  & (((\cpu|word [0])))) ) ) # ( !\cpu|Mult0~8_resulta  & ( (!\cpu|Mux78~0_combout  & 
// (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~1_sumout ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [0])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Add2~1_sumout ),
	.datad(!\cpu|word [0]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux79~0 .extended_lut = "off";
defparam \cpu|Mux79~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N8
dffeas \cpu|s_word[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[0] .is_wysiwyg = "true";
defparam \cpu|s_word[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N6
cyclonev_lcell_comb \cpu|Mux63~0 (
// Equation(s):
// \cpu|Mux63~0_combout  = ( \cpu|Mult1~8_resulta  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [0])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~1_sumout )))) ) ) # ( !\cpu|Mult1~8_resulta  & ( (!\cpu|Mux53~0_combout  & 
// (((\cpu|s_word [0])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~1_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~1_sumout ),
	.datad(!\cpu|s_word [0]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux63~0 .extended_lut = "off";
defparam \cpu|Mux63~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N54
cyclonev_lcell_comb \cpu|cnum~0 (
// Equation(s):
// \cpu|cnum~0_combout  = ( \cpu|Pmem|WideOr4~0_combout  & ( \cpu|Mux63~0_combout  & ( (!\cpu|Pmem|WideOr6~0_combout  & (!\cpu|Mux47~0_combout )) # (\cpu|Pmem|WideOr6~0_combout  & ((\cpu|Mux47~1_combout ))) ) ) ) # ( !\cpu|Pmem|WideOr4~0_combout  & ( 
// \cpu|Mux63~0_combout  & ( (!\cpu|Pmem|WideOr6~0_combout ) # (\cpu|Mux79~0_combout ) ) ) ) # ( \cpu|Pmem|WideOr4~0_combout  & ( !\cpu|Mux63~0_combout  & ( (!\cpu|Pmem|WideOr6~0_combout  & (!\cpu|Mux47~0_combout )) # (\cpu|Pmem|WideOr6~0_combout  & 
// ((\cpu|Mux47~1_combout ))) ) ) ) # ( !\cpu|Pmem|WideOr4~0_combout  & ( !\cpu|Mux63~0_combout  & ( (\cpu|Pmem|WideOr6~0_combout  & \cpu|Mux79~0_combout ) ) ) )

	.dataa(!\cpu|Mux47~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~0_combout ),
	.datac(!\cpu|Mux47~1_combout ),
	.datad(!\cpu|Mux79~0_combout ),
	.datae(!\cpu|Pmem|WideOr4~0_combout ),
	.dataf(!\cpu|Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~0 .extended_lut = "off";
defparam \cpu|cnum~0 .lut_mask = 64'h00338B8BCCFF8B8B;
defparam \cpu|cnum~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N16
dffeas \cpu|Reg[5][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][0] .is_wysiwyg = "true";
defparam \cpu|Reg[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N30
cyclonev_lcell_comb \cpu|Selector29~6 (
// Equation(s):
// \cpu|Selector29~6_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[7][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[6][0]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[5][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[4][0]~q  ) ) )

	.dataa(!\cpu|Reg[5][0]~q ),
	.datab(!\cpu|Reg[7][0]~q ),
	.datac(!\cpu|Reg[4][0]~q ),
	.datad(!\cpu|Reg[6][0]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~6 .extended_lut = "off";
defparam \cpu|Selector29~6 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|Selector29~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N26
dffeas \cpu|Reg[8][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[8][7]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[8][0] .is_wysiwyg = "true";
defparam \cpu|Reg[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N30
cyclonev_lcell_comb \cpu|Reg[9][0]~feeder (
// Equation(s):
// \cpu|Reg[9][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[9][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N31
dffeas \cpu|Reg[9][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[9][0] .is_wysiwyg = "true";
defparam \cpu|Reg[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N38
dffeas \cpu|Reg[11][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[11][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[11][0] .is_wysiwyg = "true";
defparam \cpu|Reg[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N31
dffeas \cpu|Reg[10][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[10][7]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[10][0] .is_wysiwyg = "true";
defparam \cpu|Reg[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N36
cyclonev_lcell_comb \cpu|Selector29~7 (
// Equation(s):
// \cpu|Selector29~7_combout  = ( \cpu|Reg[11][0]~q  & ( \cpu|Reg[10][0]~q  & ( ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[8][0]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[9][0]~q )))) # (\cpu|Pmem|WideOr18~1_combout ) ) ) ) # ( !\cpu|Reg[11][0]~q  
// & ( \cpu|Reg[10][0]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[8][0]~q )) # (\cpu|Pmem|WideOr18~1_combout ))) # (\cpu|Pmem|WideOr19~0_combout  & (!\cpu|Pmem|WideOr18~1_combout  & ((\cpu|Reg[9][0]~q )))) ) ) ) # ( \cpu|Reg[11][0]~q  & ( 
// !\cpu|Reg[10][0]~q  & ( (!\cpu|Pmem|WideOr19~0_combout  & (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Reg[8][0]~q ))) # (\cpu|Pmem|WideOr19~0_combout  & (((\cpu|Reg[9][0]~q )) # (\cpu|Pmem|WideOr18~1_combout ))) ) ) ) # ( !\cpu|Reg[11][0]~q  & ( 
// !\cpu|Reg[10][0]~q  & ( (!\cpu|Pmem|WideOr18~1_combout  & ((!\cpu|Pmem|WideOr19~0_combout  & (\cpu|Reg[8][0]~q )) # (\cpu|Pmem|WideOr19~0_combout  & ((\cpu|Reg[9][0]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr19~0_combout ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Reg[8][0]~q ),
	.datad(!\cpu|Reg[9][0]~q ),
	.datae(!\cpu|Reg[11][0]~q ),
	.dataf(!\cpu|Reg[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~7 .extended_lut = "off";
defparam \cpu|Selector29~7 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu|Selector29~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N6
cyclonev_lcell_comb \cpu|Selector29~5 (
// Equation(s):
// \cpu|Selector29~5_combout  = ( \cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[3][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( \cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[2][0]~q  ) ) ) # ( \cpu|Pmem|WideOr19~0_combout  & 
// ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[1][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr19~0_combout  & ( !\cpu|Pmem|WideOr18~1_combout  & ( \cpu|Reg[0][0]~q  ) ) )

	.dataa(!\cpu|Reg[3][0]~q ),
	.datab(!\cpu|Reg[0][0]~q ),
	.datac(!\cpu|Reg[2][0]~q ),
	.datad(!\cpu|Reg[1][0]~q ),
	.datae(!\cpu|Pmem|WideOr19~0_combout ),
	.dataf(!\cpu|Pmem|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~5 .extended_lut = "off";
defparam \cpu|Selector29~5 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N18
cyclonev_lcell_comb \cpu|Selector29~9 (
// Equation(s):
// \cpu|Selector29~9_combout  = ( \cpu|Selector29~7_combout  & ( \cpu|Selector29~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout ) # ((!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector29~6_combout ))) # (\cpu|Pmem|WideOr16~0_combout  & 
// (\cpu|Selector29~8_combout ))) ) ) ) # ( !\cpu|Selector29~7_combout  & ( \cpu|Selector29~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((!\cpu|Pmem|WideOr16~0_combout )))) # (\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & 
// ((\cpu|Selector29~6_combout ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector29~8_combout )))) ) ) ) # ( \cpu|Selector29~7_combout  & ( !\cpu|Selector29~5_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (((\cpu|Pmem|WideOr16~0_combout )))) # 
// (\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector29~6_combout ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector29~8_combout )))) ) ) ) # ( !\cpu|Selector29~7_combout  & ( !\cpu|Selector29~5_combout  & ( 
// (\cpu|Pmem|WideOr17~0_combout  & ((!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Selector29~6_combout ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Selector29~8_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr17~0_combout ),
	.datab(!\cpu|Selector29~8_combout ),
	.datac(!\cpu|Pmem|WideOr16~0_combout ),
	.datad(!\cpu|Selector29~6_combout ),
	.datae(!\cpu|Selector29~7_combout ),
	.dataf(!\cpu|Selector29~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~9 .extended_lut = "off";
defparam \cpu|Selector29~9 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu|Selector29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N12
cyclonev_lcell_comb \cpu|Selector29~11 (
// Equation(s):
// \cpu|Selector29~11_combout  = ( \cpu|Pmem|WideOr15~2_combout  & ( (!\cpu|IP [7] & ((\cpu|Selector29~4_combout ))) # (\cpu|IP [7] & (\cpu|Selector29~9_combout )) ) ) # ( !\cpu|Pmem|WideOr15~2_combout  & ( \cpu|Selector29~9_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector29~9_combout ),
	.datad(!\cpu|Selector29~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~11 .extended_lut = "off";
defparam \cpu|Selector29~11 .lut_mask = 64'h0F0F0F0F03CF03CF;
defparam \cpu|Selector29~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N50
dffeas \cpu|s_word[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[1] .is_wysiwyg = "true";
defparam \cpu|s_word[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N48
cyclonev_lcell_comb \cpu|Mux62~0 (
// Equation(s):
// \cpu|Mux62~0_combout  = ( \cpu|Mult1~9  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word [1])))) # (\cpu|Mux53~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add3~5_sumout )))) ) ) # ( !\cpu|Mult1~9  & ( (!\cpu|Mux53~0_combout  & (((\cpu|s_word 
// [1])))) # (\cpu|Mux53~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add3~5_sumout ))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux53~0_combout ),
	.datac(!\cpu|Add3~5_sumout ),
	.datad(!\cpu|s_word [1]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux62~0 .extended_lut = "off";
defparam \cpu|Mux62~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N14
dffeas \cpu|word[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux78~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[1] .is_wysiwyg = "true";
defparam \cpu|word[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N12
cyclonev_lcell_comb \cpu|Mux78~1 (
// Equation(s):
// \cpu|Mux78~1_combout  = ( \cpu|Mult0~9  & ( (!\cpu|Mux78~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # ((\cpu|Add2~5_sumout )))) # (\cpu|Mux78~0_combout  & (((\cpu|word [1])))) ) ) # ( !\cpu|Mult0~9  & ( (!\cpu|Mux78~0_combout  & 
// (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Add2~5_sumout ))) # (\cpu|Mux78~0_combout  & (((\cpu|word [1])))) ) )

	.dataa(!\cpu|Pmem|WideOr5~0_combout ),
	.datab(!\cpu|Mux78~0_combout ),
	.datac(!\cpu|Add2~5_sumout ),
	.datad(!\cpu|word [1]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux78~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux78~1 .extended_lut = "off";
defparam \cpu|Mux78~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux78~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N30
cyclonev_lcell_comb \cpu|cnum~2 (
// Equation(s):
// \cpu|cnum~2_combout  = ( \cpu|Mux78~1_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Mux62~0_combout )) # (\cpu|Pmem|WideOr6~0_combout ))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~1_combout )))) ) ) # ( !\cpu|Mux78~1_combout  & ( 
// (!\cpu|Pmem|WideOr4~0_combout  & (!\cpu|Pmem|WideOr6~0_combout  & ((\cpu|Mux62~0_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|cnum~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr6~0_combout ),
	.datac(!\cpu|cnum~1_combout ),
	.datad(!\cpu|Mux62~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~2 .extended_lut = "off";
defparam \cpu|cnum~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \cpu|cnum~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N14
dffeas \cpu|Reg[5][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][1] .is_wysiwyg = "true";
defparam \cpu|Reg[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N33
cyclonev_lcell_comb \cpu|Selector6~2 (
// Equation(s):
// \cpu|Selector6~2_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[7][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[6][1]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[5][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[4][1]~q  ) ) )

	.dataa(!\cpu|Reg[5][1]~q ),
	.datab(!\cpu|Reg[7][1]~q ),
	.datac(!\cpu|Reg[6][1]~q ),
	.datad(!\cpu|Reg[4][1]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~2 .extended_lut = "off";
defparam \cpu|Selector6~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N30
cyclonev_lcell_comb \cpu|Selector6~1 (
// Equation(s):
// \cpu|Selector6~1_combout  = ( \cpu|Reg[29][1]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[30][1]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[31][1]~DUPLICATE_q ))) ) ) ) # ( 
// !\cpu|Reg[29][1]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[30][1]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[31][1]~DUPLICATE_q ))) ) ) ) # ( \cpu|Reg[29][1]~DUPLICATE_q  & ( 
// !\cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Reg[28][1]~q ) ) ) ) # ( !\cpu|Reg[29][1]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Reg[28][1]~q  & !\cpu|Pmem|WideOr11~1_combout ) ) ) )

	.dataa(!\cpu|Reg[28][1]~q ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(!\cpu|Reg[30][1]~q ),
	.datad(!\cpu|Reg[31][1]~DUPLICATE_q ),
	.datae(!\cpu|Reg[29][1]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~1 .extended_lut = "off";
defparam \cpu|Selector6~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N9
cyclonev_lcell_comb \cpu|Selector6~3 (
// Equation(s):
// \cpu|Selector6~3_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[3][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[2][1]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[1][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[0][1]~q  ) ) )

	.dataa(!\cpu|Reg[0][1]~q ),
	.datab(!\cpu|Reg[1][1]~q ),
	.datac(!\cpu|Reg[3][1]~q ),
	.datad(!\cpu|Reg[2][1]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~3 .extended_lut = "off";
defparam \cpu|Selector6~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N54
cyclonev_lcell_comb \cpu|Selector6~4 (
// Equation(s):
// \cpu|Selector6~4_combout  = ( \cpu|Selector6~3_combout  & ( (!\cpu|Pmem|WideOr9~0_combout  & (((!\cpu|Pmem|WideOr8~0_combout )))) # (\cpu|Pmem|WideOr9~0_combout  & ((!\cpu|Pmem|WideOr8~0_combout  & (\cpu|Selector6~2_combout )) # 
// (\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Selector6~1_combout ))))) ) ) # ( !\cpu|Selector6~3_combout  & ( (\cpu|Pmem|WideOr9~0_combout  & ((!\cpu|Pmem|WideOr8~0_combout  & (\cpu|Selector6~2_combout )) # (\cpu|Pmem|WideOr8~0_combout  & 
// ((\cpu|Selector6~1_combout ))))) ) )

	.dataa(!\cpu|Selector6~2_combout ),
	.datab(!\cpu|Selector6~1_combout ),
	.datac(!\cpu|Pmem|WideOr9~0_combout ),
	.datad(!\cpu|Pmem|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~4 .extended_lut = "off";
defparam \cpu|Selector6~4 .lut_mask = 64'h05030503F503F503;
defparam \cpu|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N6
cyclonev_lcell_comb \cpu|Selector6~0 (
// Equation(s):
// \cpu|Selector6~0_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[27][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[26][1]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  
// & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[25][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[24][1]~q  ) ) )

	.dataa(!\cpu|Reg[25][1]~q ),
	.datab(!\cpu|Reg[27][1]~q ),
	.datac(!\cpu|Reg[26][1]~q ),
	.datad(!\cpu|Reg[24][1]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~0 .extended_lut = "off";
defparam \cpu|Selector6~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N30
cyclonev_lcell_comb \cpu|Selector6~5 (
// Equation(s):
// \cpu|Selector6~5_combout  = ( \cpu|Selector6~0_combout  & ( (!\cpu|Pmem|WideOr7~0_combout  & (((!\cpu|Pmem|WideOr10~2_combout )))) # (\cpu|Pmem|WideOr7~0_combout  & (!\cpu|Selector6~4_combout  & (!\cpu|Selector3~0_combout ))) ) ) # ( 
// !\cpu|Selector6~0_combout  & ( (!\cpu|Pmem|WideOr7~0_combout  & ((!\cpu|Pmem|WideOr10~2_combout ))) # (\cpu|Pmem|WideOr7~0_combout  & (!\cpu|Selector6~4_combout )) ) )

	.dataa(!\cpu|Selector6~4_combout ),
	.datab(!\cpu|Pmem|WideOr7~0_combout ),
	.datac(!\cpu|Selector3~0_combout ),
	.datad(!\cpu|Pmem|WideOr10~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~5 .extended_lut = "off";
defparam \cpu|Selector6~5 .lut_mask = 64'hEE22EE22EC20EC20;
defparam \cpu|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N18
cyclonev_lcell_comb \cpu|Selector14~0 (
// Equation(s):
// \cpu|Selector14~0_combout  = ( \cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & (!\cpu|Selector6~5_combout )) # (\cpu|Equal5~0_combout  & ((\cpu|Selector4~5_combout ))) ) ) # ( !\cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & 
// (\cpu|Selector5~5_combout )) # (\cpu|Equal5~0_combout  & ((\cpu|Selector4~5_combout ))) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(!\cpu|Selector6~5_combout ),
	.datac(!\cpu|Selector5~5_combout ),
	.datad(!\cpu|Selector4~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector14~0 .extended_lut = "off";
defparam \cpu|Selector14~0 .lut_mask = 64'h0A5F0A5F88DD88DD;
defparam \cpu|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N9
cyclonev_lcell_comb \cpu|Reg[26][2]~feeder (
// Equation(s):
// \cpu|Reg[26][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[26][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[26][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[26][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[26][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N11
dffeas \cpu|Reg[26][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[26][2]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[26][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[26][2] .is_wysiwyg = "true";
defparam \cpu|Reg[26][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N54
cyclonev_lcell_comb \cpu|Selector5~2 (
// Equation(s):
// \cpu|Selector5~2_combout  = ( \cpu|Reg[27][2]~q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (\cpu|Reg[25][2]~q ) # (\cpu|Pmem|WideOr10~2_combout ) ) ) ) # ( !\cpu|Reg[27][2]~q  & ( \cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~2_combout  & 
// \cpu|Reg[25][2]~q ) ) ) ) # ( \cpu|Reg[27][2]~q  & ( !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[24][2]~q ))) # (\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[26][2]~q )) ) ) ) # ( !\cpu|Reg[27][2]~q  & ( 
// !\cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[24][2]~q ))) # (\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[26][2]~q )) ) ) )

	.dataa(!\cpu|Pmem|WideOr10~2_combout ),
	.datab(!\cpu|Reg[26][2]~q ),
	.datac(!\cpu|Reg[25][2]~q ),
	.datad(!\cpu|Reg[24][2]~q ),
	.datae(!\cpu|Reg[27][2]~q ),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~2 .extended_lut = "off";
defparam \cpu|Selector5~2 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \cpu|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N39
cyclonev_lcell_comb \cpu|Selector5~3 (
// Equation(s):
// \cpu|Selector5~3_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[3][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[2][2]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[1][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[0][2]~q  ) ) )

	.dataa(!\cpu|Reg[2][2]~q ),
	.datab(!\cpu|Reg[3][2]~q ),
	.datac(!\cpu|Reg[1][2]~q ),
	.datad(!\cpu|Reg[0][2]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~3 .extended_lut = "off";
defparam \cpu|Selector5~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N15
cyclonev_lcell_comb \cpu|Selector5~4 (
// Equation(s):
// \cpu|Selector5~4_combout  = ( \cpu|Selector5~2_combout  & ( \cpu|Selector5~3_combout  ) ) # ( !\cpu|Selector5~2_combout  & ( \cpu|Selector5~3_combout  & ( !\cpu|Pmem|WideOr8~3_combout  ) ) ) # ( \cpu|Selector5~2_combout  & ( !\cpu|Selector5~3_combout  & ( 
// \cpu|Pmem|WideOr8~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr8~3_combout ),
	.datad(gnd),
	.datae(!\cpu|Selector5~2_combout ),
	.dataf(!\cpu|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~4 .extended_lut = "off";
defparam \cpu|Selector5~4 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cpu|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N18
cyclonev_lcell_comb \cpu|Selector5~1 (
// Equation(s):
// \cpu|Selector5~1_combout  = ( \cpu|Reg[31][2]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Reg[30][2]~q ) # (\cpu|Pmem|WideOr11~1_combout ) ) ) ) # ( !\cpu|Reg[31][2]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~2_combout  & ( 
// (!\cpu|Pmem|WideOr11~1_combout  & \cpu|Reg[30][2]~q ) ) ) ) # ( \cpu|Reg[31][2]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[28][2]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[29][2]~q ))) ) ) ) # 
// ( !\cpu|Reg[31][2]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[28][2]~q )) # (\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[29][2]~q ))) ) ) )

	.dataa(!\cpu|Reg[28][2]~q ),
	.datab(!\cpu|Pmem|WideOr11~1_combout ),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(!\cpu|Reg[29][2]~q ),
	.datae(!\cpu|Reg[31][2]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~1 .extended_lut = "off";
defparam \cpu|Selector5~1 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N33
cyclonev_lcell_comb \cpu|Selector5~0 (
// Equation(s):
// \cpu|Selector5~0_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[7][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[6][2]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[5][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[4][2]~q  ) ) )

	.dataa(!\cpu|Reg[4][2]~q ),
	.datab(!\cpu|Reg[5][2]~q ),
	.datac(!\cpu|Reg[7][2]~q ),
	.datad(!\cpu|Reg[6][2]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~0 .extended_lut = "off";
defparam \cpu|Selector5~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N30
cyclonev_lcell_comb \cpu|Selector5~5 (
// Equation(s):
// \cpu|Selector5~5_combout  = ( !\cpu|Pmem|WideOr8~3_combout  & ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr7~3_combout  & (((\cpu|Pmem|WideOr9~3_combout )))) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|WideOr9~3_combout  & (\cpu|Selector5~4_combout )) # 
// (\cpu|Pmem|WideOr9~3_combout  & ((\cpu|Selector5~0_combout ))))))) ) ) # ( \cpu|Pmem|WideOr8~3_combout  & ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr7~3_combout  & (((\cpu|Pmem|WideOr9~3_combout )))) # (\cpu|Pmem|WideOr7~3_combout  & 
// ((!\cpu|Pmem|WideOr9~3_combout  & (\cpu|Selector5~4_combout )) # (\cpu|Pmem|WideOr9~3_combout  & ((\cpu|Selector5~1_combout ))))))) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Selector5~4_combout ),
	.datac(!\cpu|Selector5~1_combout ),
	.datad(!\cpu|Pmem|WideOr7~3_combout ),
	.datae(!\cpu|Pmem|WideOr8~3_combout ),
	.dataf(!\cpu|Pmem|WideOr9~3_combout ),
	.datag(!\cpu|Selector5~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~5 .extended_lut = "on";
defparam \cpu|Selector5~5 .lut_mask = 64'h00220022AA0AAA0A;
defparam \cpu|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N9
cyclonev_lcell_comb \cpu|Selector13~0 (
// Equation(s):
// \cpu|Selector13~0_combout  = ( \cpu|Selector5~5_combout  & ( (!\cpu|Equal5~0_combout  & (((\cpu|Selector4~5_combout )) # (\cpu|Equal4~0_combout ))) # (\cpu|Equal5~0_combout  & (((\cpu|Selector3~6_combout )))) ) ) # ( !\cpu|Selector5~5_combout  & ( 
// (!\cpu|Equal5~0_combout  & (!\cpu|Equal4~0_combout  & (\cpu|Selector4~5_combout ))) # (\cpu|Equal5~0_combout  & (((\cpu|Selector3~6_combout )))) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(!\cpu|Equal4~0_combout ),
	.datac(!\cpu|Selector4~5_combout ),
	.datad(!\cpu|Selector3~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector13~0 .extended_lut = "off";
defparam \cpu|Selector13~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \cpu|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N36
cyclonev_lcell_comb \cpu|Reg[30][3]~feeder (
// Equation(s):
// \cpu|Reg[30][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[30][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N38
dffeas \cpu|Reg[30][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][3] .is_wysiwyg = "true";
defparam \cpu|Reg[30][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N6
cyclonev_lcell_comb \cpu|Selector4~4 (
// Equation(s):
// \cpu|Selector4~4_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[28][3]~q  & ( (!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[29][3]~q )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[31][3]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & 
// ( \cpu|Reg[28][3]~q  & ( (!\cpu|Pmem|WideOr10~2_combout ) # (\cpu|Reg[30][3]~q ) ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Reg[28][3]~q  & ( (!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[29][3]~q )) # (\cpu|Pmem|WideOr10~2_combout  & 
// ((\cpu|Reg[31][3]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Reg[28][3]~q  & ( (\cpu|Reg[30][3]~q  & \cpu|Pmem|WideOr10~2_combout ) ) ) )

	.dataa(!\cpu|Reg[30][3]~q ),
	.datab(!\cpu|Reg[29][3]~q ),
	.datac(!\cpu|Pmem|WideOr10~2_combout ),
	.datad(!\cpu|Reg[31][3]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Reg[28][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~4 .extended_lut = "off";
defparam \cpu|Selector4~4 .lut_mask = 64'h0505303FF5F5303F;
defparam \cpu|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N27
cyclonev_lcell_comb \cpu|Selector4~1 (
// Equation(s):
// \cpu|Selector4~1_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[3][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[2][3]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[1][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[0][3]~q  ) ) )

	.dataa(!\cpu|Reg[2][3]~q ),
	.datab(!\cpu|Reg[3][3]~q ),
	.datac(!\cpu|Reg[0][3]~q ),
	.datad(!\cpu|Reg[1][3]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~1 .extended_lut = "off";
defparam \cpu|Selector4~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N51
cyclonev_lcell_comb \cpu|Selector4~0 (
// Equation(s):
// \cpu|Selector4~0_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[7][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[6][3]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[5][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[4][3]~q  ) ) )

	.dataa(!\cpu|Reg[7][3]~q ),
	.datab(!\cpu|Reg[4][3]~q ),
	.datac(!\cpu|Reg[6][3]~q ),
	.datad(!\cpu|Reg[5][3]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~0 .extended_lut = "off";
defparam \cpu|Selector4~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N39
cyclonev_lcell_comb \cpu|Selector4~2 (
// Equation(s):
// \cpu|Selector4~2_combout  = ( \cpu|Selector4~0_combout  & ( (\cpu|Selector4~1_combout ) # (\cpu|Pmem|WideOr9~3_combout ) ) ) # ( !\cpu|Selector4~0_combout  & ( (!\cpu|Pmem|WideOr9~3_combout  & \cpu|Selector4~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr9~3_combout ),
	.datac(gnd),
	.datad(!\cpu|Selector4~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~2 .extended_lut = "off";
defparam \cpu|Selector4~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \cpu|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N30
cyclonev_lcell_comb \cpu|Selector4~3 (
// Equation(s):
// \cpu|Selector4~3_combout  = ( \cpu|Reg[24][3]~q  & ( \cpu|Reg[26][3]~q  & ( (!\cpu|Pmem|WideOr11~1_combout ) # ((!\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[25][3]~q ))) # (\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[27][3]~q ))) ) ) ) # ( 
// !\cpu|Reg[24][3]~q  & ( \cpu|Reg[26][3]~q  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Pmem|WideOr10~2_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[25][3]~q ))) # (\cpu|Pmem|WideOr10~2_combout  & 
// (\cpu|Reg[27][3]~q )))) ) ) ) # ( \cpu|Reg[24][3]~q  & ( !\cpu|Reg[26][3]~q  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((!\cpu|Pmem|WideOr10~2_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[25][3]~q ))) # 
// (\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[27][3]~q )))) ) ) ) # ( !\cpu|Reg[24][3]~q  & ( !\cpu|Reg[26][3]~q  & ( (\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[25][3]~q ))) # (\cpu|Pmem|WideOr10~2_combout  & 
// (\cpu|Reg[27][3]~q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr11~1_combout ),
	.datab(!\cpu|Reg[27][3]~q ),
	.datac(!\cpu|Pmem|WideOr10~2_combout ),
	.datad(!\cpu|Reg[25][3]~q ),
	.datae(!\cpu|Reg[24][3]~q ),
	.dataf(!\cpu|Reg[26][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~3 .extended_lut = "off";
defparam \cpu|Selector4~3 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \cpu|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N0
cyclonev_lcell_comb \cpu|Selector4~5 (
// Equation(s):
// \cpu|Selector4~5_combout  = ( !\cpu|Pmem|WideOr9~3_combout  & ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr7~3_combout  & (((\cpu|Pmem|WideOr8~3_combout )))) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|WideOr8~3_combout  & ((\cpu|Selector4~2_combout ))) # 
// (\cpu|Pmem|WideOr8~3_combout  & (\cpu|Selector4~3_combout )))))) ) ) # ( \cpu|Pmem|WideOr9~3_combout  & ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr7~3_combout  & (((\cpu|Pmem|WideOr8~3_combout )))) # (\cpu|Pmem|WideOr7~3_combout  & 
// ((!\cpu|Pmem|WideOr8~3_combout  & ((\cpu|Selector4~2_combout ))) # (\cpu|Pmem|WideOr8~3_combout  & (\cpu|Selector4~4_combout )))))) ) )

	.dataa(!\cpu|Pmem|WideOr7~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector4~4_combout ),
	.datad(!\cpu|Selector4~2_combout ),
	.datae(!\cpu|Pmem|WideOr9~3_combout ),
	.dataf(!\cpu|Pmem|WideOr8~3_combout ),
	.datag(!\cpu|Selector4~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~5 .extended_lut = "on";
defparam \cpu|Selector4~5 .lut_mask = 64'h004400448C8C8C8C;
defparam \cpu|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N12
cyclonev_lcell_comb \cpu|Selector12~0 (
// Equation(s):
// \cpu|Selector12~0_combout  = ( \cpu|Selector4~5_combout  & ( \cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout ) # ((\cpu|Pmem|WideOr7~0_combout  & \cpu|Mux2~4_combout )) ) ) ) # ( !\cpu|Selector4~5_combout  & ( \cpu|Equal4~0_combout  & ( 
// (\cpu|Pmem|WideOr7~0_combout  & (\cpu|Equal5~0_combout  & \cpu|Mux2~4_combout )) ) ) ) # ( \cpu|Selector4~5_combout  & ( !\cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & (\cpu|Selector3~6_combout )) # (\cpu|Equal5~0_combout  & 
// (((\cpu|Pmem|WideOr7~0_combout  & \cpu|Mux2~4_combout )))) ) ) ) # ( !\cpu|Selector4~5_combout  & ( !\cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & (\cpu|Selector3~6_combout )) # (\cpu|Equal5~0_combout  & (((\cpu|Pmem|WideOr7~0_combout  & 
// \cpu|Mux2~4_combout )))) ) ) )

	.dataa(!\cpu|Selector3~6_combout ),
	.datab(!\cpu|Pmem|WideOr7~0_combout ),
	.datac(!\cpu|Equal5~0_combout ),
	.datad(!\cpu|Mux2~4_combout ),
	.datae(!\cpu|Selector4~5_combout ),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector12~0 .extended_lut = "off";
defparam \cpu|Selector12~0 .lut_mask = 64'h505350530003F0F3;
defparam \cpu|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N18
cyclonev_lcell_comb \cpu|Reg[29][4]~feeder (
// Equation(s):
// \cpu|Reg[29][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N19
dffeas \cpu|Reg[29][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][4]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][4] .is_wysiwyg = "true";
defparam \cpu|Reg[29][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N30
cyclonev_lcell_comb \cpu|Selector3~5 (
// Equation(s):
// \cpu|Selector3~5_combout  = ( \cpu|Reg[31][4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Pmem|WideOr11~1_combout ) # (\cpu|Reg[30][4]~q ) ) ) ) # ( !\cpu|Reg[31][4]~DUPLICATE_q  & ( \cpu|Pmem|WideOr10~2_combout  & ( (\cpu|Reg[30][4]~q  & 
// !\cpu|Pmem|WideOr11~1_combout ) ) ) ) # ( \cpu|Reg[31][4]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[28][4]~q ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[29][4]~q )) ) ) ) # ( 
// !\cpu|Reg[31][4]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr10~2_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Reg[28][4]~q ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Reg[29][4]~q )) ) ) )

	.dataa(!\cpu|Reg[29][4]~q ),
	.datab(!\cpu|Reg[30][4]~q ),
	.datac(!\cpu|Reg[28][4]~q ),
	.datad(!\cpu|Pmem|WideOr11~1_combout ),
	.datae(!\cpu|Reg[31][4]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~5 .extended_lut = "off";
defparam \cpu|Selector3~5 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N33
cyclonev_lcell_comb \cpu|Selector3~1 (
// Equation(s):
// \cpu|Selector3~1_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[7][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[6][4]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[5][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[4][4]~q  ) ) )

	.dataa(!\cpu|Reg[6][4]~q ),
	.datab(!\cpu|Reg[5][4]~q ),
	.datac(!\cpu|Reg[7][4]~q ),
	.datad(!\cpu|Reg[4][4]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~1 .extended_lut = "off";
defparam \cpu|Selector3~1 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N39
cyclonev_lcell_comb \cpu|Selector3~2 (
// Equation(s):
// \cpu|Selector3~2_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[3][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[2][4]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[1][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[0][4]~q  ) ) )

	.dataa(!\cpu|Reg[1][4]~q ),
	.datab(!\cpu|Reg[0][4]~q ),
	.datac(!\cpu|Reg[2][4]~q ),
	.datad(!\cpu|Reg[3][4]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~2 .extended_lut = "off";
defparam \cpu|Selector3~2 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N6
cyclonev_lcell_comb \cpu|Selector3~3 (
// Equation(s):
// \cpu|Selector3~3_combout  = ( \cpu|Pmem|WideOr9~3_combout  & ( \cpu|Selector3~2_combout  & ( \cpu|Selector3~1_combout  ) ) ) # ( !\cpu|Pmem|WideOr9~3_combout  & ( \cpu|Selector3~2_combout  ) ) # ( \cpu|Pmem|WideOr9~3_combout  & ( !\cpu|Selector3~2_combout 
//  & ( \cpu|Selector3~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector3~1_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr9~3_combout ),
	.dataf(!\cpu|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~3 .extended_lut = "off";
defparam \cpu|Selector3~3 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N54
cyclonev_lcell_comb \cpu|Selector3~4 (
// Equation(s):
// \cpu|Selector3~4_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[27][4]~q  & ( (\cpu|Reg[25][4]~q ) # (\cpu|Pmem|WideOr10~2_combout ) ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[27][4]~q  & ( (!\cpu|Pmem|WideOr10~2_combout  & 
// ((\cpu|Reg[24][4]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[26][4]~q )) ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Reg[27][4]~q  & ( (!\cpu|Pmem|WideOr10~2_combout  & \cpu|Reg[25][4]~q ) ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Reg[27][4]~q  & ( (!\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[24][4]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[26][4]~q )) ) ) )

	.dataa(!\cpu|Pmem|WideOr10~2_combout ),
	.datab(!\cpu|Reg[26][4]~q ),
	.datac(!\cpu|Reg[25][4]~q ),
	.datad(!\cpu|Reg[24][4]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Reg[27][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~4 .extended_lut = "off";
defparam \cpu|Selector3~4 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \cpu|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N0
cyclonev_lcell_comb \cpu|Selector3~6 (
// Equation(s):
// \cpu|Selector3~6_combout  = ( !\cpu|Pmem|WideOr9~3_combout  & ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr7~3_combout  & (\cpu|Pmem|WideOr8~3_combout )) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|WideOr8~3_combout  & ((\cpu|Selector3~3_combout ))) # 
// (\cpu|Pmem|WideOr8~3_combout  & (\cpu|Selector3~4_combout )))))) ) ) # ( \cpu|Pmem|WideOr9~3_combout  & ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr7~3_combout  & (\cpu|Pmem|WideOr8~3_combout )) # (\cpu|Pmem|WideOr7~3_combout  & ((!\cpu|Pmem|WideOr8~3_combout  & 
// ((\cpu|Selector3~3_combout ))) # (\cpu|Pmem|WideOr8~3_combout  & (\cpu|Selector3~5_combout )))))) ) )

	.dataa(!\cpu|Pmem|WideOr7~3_combout ),
	.datab(!\cpu|Pmem|WideOr8~3_combout ),
	.datac(!\cpu|Selector3~5_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Pmem|WideOr9~3_combout ),
	.dataf(!\cpu|Selector3~3_combout ),
	.datag(!\cpu|Selector3~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~6 .extended_lut = "on";
defparam \cpu|Selector3~6 .lut_mask = 64'h2300230067006700;
defparam \cpu|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N0
cyclonev_lcell_comb \cpu|Selector11~0 (
// Equation(s):
// \cpu|Selector11~0_combout  = ( \cpu|Pmem|WideOr7~0_combout  & ( \cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & (\cpu|Selector3~6_combout )) # (\cpu|Equal5~0_combout  & ((\cpu|Mux1~4_combout ))) ) ) ) # ( !\cpu|Pmem|WideOr7~0_combout  & ( 
// \cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & \cpu|Selector3~6_combout ) ) ) ) # ( \cpu|Pmem|WideOr7~0_combout  & ( !\cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & (\cpu|Mux2~4_combout )) # (\cpu|Equal5~0_combout  & ((\cpu|Mux1~4_combout 
// ))) ) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(!\cpu|Mux2~4_combout ),
	.datac(!\cpu|Selector3~6_combout ),
	.datad(!\cpu|Mux1~4_combout ),
	.datae(!\cpu|Pmem|WideOr7~0_combout ),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector11~0 .extended_lut = "off";
defparam \cpu|Selector11~0 .lut_mask = 64'h000022770A0A0A5F;
defparam \cpu|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N39
cyclonev_lcell_comb \cpu|Reg[5][5]~feeder (
// Equation(s):
// \cpu|Reg[5][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(!\cpu|Selector11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[5][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N40
dffeas \cpu|Reg[5][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][5]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][5] .is_wysiwyg = "true";
defparam \cpu|Reg[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N27
cyclonev_lcell_comb \cpu|Mux2~1 (
// Equation(s):
// \cpu|Mux2~1_combout  = ( \cpu|Pmem|WideOr9~0_combout  & ( \cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[29][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & ( \cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[25][5]~q  ) ) ) # ( \cpu|Pmem|WideOr9~0_combout  & ( 
// !\cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[5][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & ( !\cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[1][5]~q  ) ) )

	.dataa(!\cpu|Reg[5][5]~q ),
	.datab(!\cpu|Reg[1][5]~q ),
	.datac(!\cpu|Reg[29][5]~q ),
	.datad(!\cpu|Reg[25][5]~q ),
	.datae(!\cpu|Pmem|WideOr9~0_combout ),
	.dataf(!\cpu|Pmem|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~1 .extended_lut = "off";
defparam \cpu|Mux2~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N12
cyclonev_lcell_comb \cpu|Mux2~0 (
// Equation(s):
// \cpu|Mux2~0_combout  = ( \cpu|Pmem|WideOr9~0_combout  & ( \cpu|Reg[24][5]~q  & ( (!\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Reg[4][5]~q ))) # (\cpu|Pmem|WideOr8~0_combout  & (\cpu|Reg[28][5]~q )) ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & ( \cpu|Reg[24][5]~q  
// & ( (\cpu|Pmem|WideOr8~0_combout ) # (\cpu|Reg[0][5]~q ) ) ) ) # ( \cpu|Pmem|WideOr9~0_combout  & ( !\cpu|Reg[24][5]~q  & ( (!\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Reg[4][5]~q ))) # (\cpu|Pmem|WideOr8~0_combout  & (\cpu|Reg[28][5]~q )) ) ) ) # ( 
// !\cpu|Pmem|WideOr9~0_combout  & ( !\cpu|Reg[24][5]~q  & ( (\cpu|Reg[0][5]~q  & !\cpu|Pmem|WideOr8~0_combout ) ) ) )

	.dataa(!\cpu|Reg[0][5]~q ),
	.datab(!\cpu|Pmem|WideOr8~0_combout ),
	.datac(!\cpu|Reg[28][5]~q ),
	.datad(!\cpu|Reg[4][5]~q ),
	.datae(!\cpu|Pmem|WideOr9~0_combout ),
	.dataf(!\cpu|Reg[24][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~0 .extended_lut = "off";
defparam \cpu|Mux2~0 .lut_mask = 64'h444403CF777703CF;
defparam \cpu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N3
cyclonev_lcell_comb \cpu|Mux2~2 (
// Equation(s):
// \cpu|Mux2~2_combout  = ( \cpu|Pmem|WideOr9~0_combout  & ( \cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[30][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & ( \cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[26][5]~q  ) ) ) # ( \cpu|Pmem|WideOr9~0_combout  & ( 
// !\cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[6][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & ( !\cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[2][5]~q  ) ) )

	.dataa(!\cpu|Reg[2][5]~q ),
	.datab(!\cpu|Reg[30][5]~q ),
	.datac(!\cpu|Reg[26][5]~q ),
	.datad(!\cpu|Reg[6][5]~q ),
	.datae(!\cpu|Pmem|WideOr9~0_combout ),
	.dataf(!\cpu|Pmem|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~2 .extended_lut = "off";
defparam \cpu|Mux2~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N9
cyclonev_lcell_comb \cpu|Mux2~3 (
// Equation(s):
// \cpu|Mux2~3_combout  = ( \cpu|Pmem|WideOr9~0_combout  & ( \cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[31][5]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & ( \cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[27][5]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr9~0_combout  & ( !\cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[7][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & ( !\cpu|Pmem|WideOr8~0_combout  & ( \cpu|Reg[3][5]~q  ) ) )

	.dataa(!\cpu|Reg[7][5]~q ),
	.datab(!\cpu|Reg[3][5]~q ),
	.datac(!\cpu|Reg[31][5]~DUPLICATE_q ),
	.datad(!\cpu|Reg[27][5]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr9~0_combout ),
	.dataf(!\cpu|Pmem|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~3 .extended_lut = "off";
defparam \cpu|Mux2~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N48
cyclonev_lcell_comb \cpu|Mux2~4 (
// Equation(s):
// \cpu|Mux2~4_combout  = ( \cpu|Mux2~2_combout  & ( \cpu|Mux2~3_combout  & ( ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Mux2~0_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Mux2~1_combout ))) # (\cpu|Pmem|WideOr10~2_combout ) ) ) ) # ( 
// !\cpu|Mux2~2_combout  & ( \cpu|Mux2~3_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (!\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Mux2~0_combout )))) # (\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Mux2~1_combout )) # (\cpu|Pmem|WideOr10~2_combout ))) ) ) ) # ( 
// \cpu|Mux2~2_combout  & ( !\cpu|Mux2~3_combout  & ( (!\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Mux2~0_combout )) # (\cpu|Pmem|WideOr10~2_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Mux2~1_combout ))) ) ) ) # ( 
// !\cpu|Mux2~2_combout  & ( !\cpu|Mux2~3_combout  & ( (!\cpu|Pmem|WideOr10~2_combout  & ((!\cpu|Pmem|WideOr11~1_combout  & ((\cpu|Mux2~0_combout ))) # (\cpu|Pmem|WideOr11~1_combout  & (\cpu|Mux2~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr11~1_combout ),
	.datab(!\cpu|Pmem|WideOr10~2_combout ),
	.datac(!\cpu|Mux2~1_combout ),
	.datad(!\cpu|Mux2~0_combout ),
	.datae(!\cpu|Mux2~2_combout ),
	.dataf(!\cpu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux2~4 .extended_lut = "off";
defparam \cpu|Mux2~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N24
cyclonev_lcell_comb \cpu|Selector10~0 (
// Equation(s):
// \cpu|Selector10~0_combout  = ( \cpu|Mux1~4_combout  & ( \cpu|Selector0~7_combout  & ( (!\cpu|Equal5~0_combout  & (\cpu|Pmem|WideOr7~0_combout  & ((!\cpu|Equal4~0_combout ) # (\cpu|Mux2~4_combout )))) ) ) ) # ( !\cpu|Mux1~4_combout  & ( 
// \cpu|Selector0~7_combout  & ( (!\cpu|Equal5~0_combout  & (\cpu|Pmem|WideOr7~0_combout  & (\cpu|Equal4~0_combout  & \cpu|Mux2~4_combout ))) ) ) ) # ( \cpu|Mux1~4_combout  & ( !\cpu|Selector0~7_combout  & ( ((\cpu|Pmem|WideOr7~0_combout  & 
// ((!\cpu|Equal4~0_combout ) # (\cpu|Mux2~4_combout )))) # (\cpu|Equal5~0_combout ) ) ) ) # ( !\cpu|Mux1~4_combout  & ( !\cpu|Selector0~7_combout  & ( ((\cpu|Pmem|WideOr7~0_combout  & (\cpu|Equal4~0_combout  & \cpu|Mux2~4_combout ))) # 
// (\cpu|Equal5~0_combout ) ) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(!\cpu|Pmem|WideOr7~0_combout ),
	.datac(!\cpu|Equal4~0_combout ),
	.datad(!\cpu|Mux2~4_combout ),
	.datae(!\cpu|Mux1~4_combout ),
	.dataf(!\cpu|Selector0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector10~0 .extended_lut = "off";
defparam \cpu|Selector10~0 .lut_mask = 64'h5557757700022022;
defparam \cpu|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N24
cyclonev_lcell_comb \cpu|Reg[1][6]~feeder (
// Equation(s):
// \cpu|Reg[1][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N25
dffeas \cpu|Reg[1][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[1][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][6] .is_wysiwyg = "true";
defparam \cpu|Reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N50
dffeas \cpu|Reg[5][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[5][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[5][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][6] .is_wysiwyg = "true";
defparam \cpu|Reg[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N39
cyclonev_lcell_comb \cpu|Mux1~1 (
// Equation(s):
// \cpu|Mux1~1_combout  = ( \cpu|Reg[29][6]~DUPLICATE_q  & ( \cpu|Pmem|WideOr9~0_combout  & ( (\cpu|Reg[5][6]~q ) # (\cpu|Pmem|WideOr8~0_combout ) ) ) ) # ( !\cpu|Reg[29][6]~DUPLICATE_q  & ( \cpu|Pmem|WideOr9~0_combout  & ( (!\cpu|Pmem|WideOr8~0_combout  & 
// \cpu|Reg[5][6]~q ) ) ) ) # ( \cpu|Reg[29][6]~DUPLICATE_q  & ( !\cpu|Pmem|WideOr9~0_combout  & ( (!\cpu|Pmem|WideOr8~0_combout  & (\cpu|Reg[1][6]~q )) # (\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Reg[25][6]~q ))) ) ) ) # ( !\cpu|Reg[29][6]~DUPLICATE_q  & ( 
// !\cpu|Pmem|WideOr9~0_combout  & ( (!\cpu|Pmem|WideOr8~0_combout  & (\cpu|Reg[1][6]~q )) # (\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Reg[25][6]~q ))) ) ) )

	.dataa(!\cpu|Reg[1][6]~q ),
	.datab(!\cpu|Reg[25][6]~q ),
	.datac(!\cpu|Pmem|WideOr8~0_combout ),
	.datad(!\cpu|Reg[5][6]~q ),
	.datae(!\cpu|Reg[29][6]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~1 .extended_lut = "off";
defparam \cpu|Mux1~1 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N0
cyclonev_lcell_comb \cpu|Mux1~0 (
// Equation(s):
// \cpu|Mux1~0_combout  = ( \cpu|Reg[4][6]~q  & ( \cpu|Pmem|WideOr9~0_combout  & ( (!\cpu|Pmem|WideOr8~0_combout ) # (\cpu|Reg[28][6]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[4][6]~q  & ( \cpu|Pmem|WideOr9~0_combout  & ( (\cpu|Pmem|WideOr8~0_combout  & 
// \cpu|Reg[28][6]~DUPLICATE_q ) ) ) ) # ( \cpu|Reg[4][6]~q  & ( !\cpu|Pmem|WideOr9~0_combout  & ( (!\cpu|Pmem|WideOr8~0_combout  & (\cpu|Reg[0][6]~q )) # (\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Reg[24][6]~q ))) ) ) ) # ( !\cpu|Reg[4][6]~q  & ( 
// !\cpu|Pmem|WideOr9~0_combout  & ( (!\cpu|Pmem|WideOr8~0_combout  & (\cpu|Reg[0][6]~q )) # (\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Reg[24][6]~q ))) ) ) )

	.dataa(!\cpu|Reg[0][6]~q ),
	.datab(!\cpu|Pmem|WideOr8~0_combout ),
	.datac(!\cpu|Reg[28][6]~DUPLICATE_q ),
	.datad(!\cpu|Reg[24][6]~q ),
	.datae(!\cpu|Reg[4][6]~q ),
	.dataf(!\cpu|Pmem|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~0 .extended_lut = "off";
defparam \cpu|Mux1~0 .lut_mask = 64'h447744770303CFCF;
defparam \cpu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N21
cyclonev_lcell_comb \cpu|Mux1~2 (
// Equation(s):
// \cpu|Mux1~2_combout  = ( \cpu|Pmem|WideOr9~0_combout  & ( \cpu|Reg[26][6]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Reg[6][6]~q ))) # (\cpu|Pmem|WideOr8~0_combout  & (\cpu|Reg[30][6]~DUPLICATE_q )) ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & 
// ( \cpu|Reg[26][6]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr8~0_combout ) # (\cpu|Reg[2][6]~q ) ) ) ) # ( \cpu|Pmem|WideOr9~0_combout  & ( !\cpu|Reg[26][6]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Reg[6][6]~q ))) # (\cpu|Pmem|WideOr8~0_combout  & 
// (\cpu|Reg[30][6]~DUPLICATE_q )) ) ) ) # ( !\cpu|Pmem|WideOr9~0_combout  & ( !\cpu|Reg[26][6]~DUPLICATE_q  & ( (\cpu|Reg[2][6]~q  & !\cpu|Pmem|WideOr8~0_combout ) ) ) )

	.dataa(!\cpu|Reg[2][6]~q ),
	.datab(!\cpu|Pmem|WideOr8~0_combout ),
	.datac(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datad(!\cpu|Reg[6][6]~q ),
	.datae(!\cpu|Pmem|WideOr9~0_combout ),
	.dataf(!\cpu|Reg[26][6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~2 .extended_lut = "off";
defparam \cpu|Mux1~2 .lut_mask = 64'h444403CF777703CF;
defparam \cpu|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N48
cyclonev_lcell_comb \cpu|Mux1~3 (
// Equation(s):
// \cpu|Mux1~3_combout  = ( \cpu|Reg[3][6]~q  & ( \cpu|Reg[7][6]~q  & ( (!\cpu|Pmem|WideOr8~0_combout ) # ((!\cpu|Pmem|WideOr9~0_combout  & ((\cpu|Reg[27][6]~q ))) # (\cpu|Pmem|WideOr9~0_combout  & (\cpu|Reg[31][6]~q ))) ) ) ) # ( !\cpu|Reg[3][6]~q  & ( 
// \cpu|Reg[7][6]~q  & ( (!\cpu|Pmem|WideOr8~0_combout  & (\cpu|Pmem|WideOr9~0_combout )) # (\cpu|Pmem|WideOr8~0_combout  & ((!\cpu|Pmem|WideOr9~0_combout  & ((\cpu|Reg[27][6]~q ))) # (\cpu|Pmem|WideOr9~0_combout  & (\cpu|Reg[31][6]~q )))) ) ) ) # ( 
// \cpu|Reg[3][6]~q  & ( !\cpu|Reg[7][6]~q  & ( (!\cpu|Pmem|WideOr8~0_combout  & (!\cpu|Pmem|WideOr9~0_combout )) # (\cpu|Pmem|WideOr8~0_combout  & ((!\cpu|Pmem|WideOr9~0_combout  & ((\cpu|Reg[27][6]~q ))) # (\cpu|Pmem|WideOr9~0_combout  & (\cpu|Reg[31][6]~q 
// )))) ) ) ) # ( !\cpu|Reg[3][6]~q  & ( !\cpu|Reg[7][6]~q  & ( (\cpu|Pmem|WideOr8~0_combout  & ((!\cpu|Pmem|WideOr9~0_combout  & ((\cpu|Reg[27][6]~q ))) # (\cpu|Pmem|WideOr9~0_combout  & (\cpu|Reg[31][6]~q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr8~0_combout ),
	.datab(!\cpu|Pmem|WideOr9~0_combout ),
	.datac(!\cpu|Reg[31][6]~q ),
	.datad(!\cpu|Reg[27][6]~q ),
	.datae(!\cpu|Reg[3][6]~q ),
	.dataf(!\cpu|Reg[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~3 .extended_lut = "off";
defparam \cpu|Mux1~3 .lut_mask = 64'h014589CD2367ABEF;
defparam \cpu|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N12
cyclonev_lcell_comb \cpu|Mux1~4 (
// Equation(s):
// \cpu|Mux1~4_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Mux1~3_combout  & ( (\cpu|Mux1~1_combout ) # (\cpu|Pmem|WideOr10~2_combout ) ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Mux1~3_combout  & ( (!\cpu|Pmem|WideOr10~2_combout  & 
// (\cpu|Mux1~0_combout )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Mux1~2_combout ))) ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Mux1~3_combout  & ( (!\cpu|Pmem|WideOr10~2_combout  & \cpu|Mux1~1_combout ) ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( 
// !\cpu|Mux1~3_combout  & ( (!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Mux1~0_combout )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Mux1~2_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr10~2_combout ),
	.datab(!\cpu|Mux1~1_combout ),
	.datac(!\cpu|Mux1~0_combout ),
	.datad(!\cpu|Mux1~2_combout ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux1~4 .extended_lut = "off";
defparam \cpu|Mux1~4 .lut_mask = 64'h0A5F22220A5F7777;
defparam \cpu|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N6
cyclonev_lcell_comb \cpu|Selector9~0 (
// Equation(s):
// \cpu|Selector9~0_combout  = ( \cpu|Selector0~7_combout  & ( (\cpu|Equal4~0_combout  & (\cpu|Pmem|WideOr7~0_combout  & \cpu|Mux1~4_combout )) ) ) # ( !\cpu|Selector0~7_combout  & ( (!\cpu|Equal4~0_combout  & (!\cpu|Equal5~0_combout )) # 
// (\cpu|Equal4~0_combout  & (((\cpu|Pmem|WideOr7~0_combout  & \cpu|Mux1~4_combout )))) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(!\cpu|Equal4~0_combout ),
	.datac(!\cpu|Pmem|WideOr7~0_combout ),
	.datad(!\cpu|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector9~0 .extended_lut = "off";
defparam \cpu|Selector9~0 .lut_mask = 64'h888B888B00030003;
defparam \cpu|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N30
cyclonev_lcell_comb \cpu|Reg[25][7]~feeder (
// Equation(s):
// \cpu|Reg[25][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[25][7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[25][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N32
dffeas \cpu|Reg[25][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[25][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[25][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][7] .is_wysiwyg = "true";
defparam \cpu|Reg[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N20
dffeas \cpu|Reg[17][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[17][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[17][7] .is_wysiwyg = "true";
defparam \cpu|Reg[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N50
dffeas \cpu|Reg[21][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[21][7]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[21][7] .is_wysiwyg = "true";
defparam \cpu|Reg[21][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N48
cyclonev_lcell_comb \cpu|Selector22~1 (
// Equation(s):
// \cpu|Selector22~1_combout  = ( \cpu|Reg[21][7]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[29][7]~q ) ) ) ) # ( !\cpu|Reg[21][7]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Pmem|WideOr16~0_combout  & 
// \cpu|Reg[29][7]~q ) ) ) ) # ( \cpu|Reg[21][7]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[17][7]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[25][7]~q )) ) ) ) # ( !\cpu|Reg[21][7]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[17][7]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[25][7]~q )) ) ) )

	.dataa(!\cpu|Pmem|WideOr16~0_combout ),
	.datab(!\cpu|Reg[25][7]~q ),
	.datac(!\cpu|Reg[17][7]~q ),
	.datad(!\cpu|Reg[29][7]~q ),
	.datae(!\cpu|Reg[21][7]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~1 .extended_lut = "off";
defparam \cpu|Selector22~1 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N0
cyclonev_lcell_comb \cpu|Reg[18][7]~feeder (
// Equation(s):
// \cpu|Reg[18][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[18][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N1
dffeas \cpu|Reg[18][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[18][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[18][7] .is_wysiwyg = "true";
defparam \cpu|Reg[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y14_N8
dffeas \cpu|Reg[22][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[22][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[22][7] .is_wysiwyg = "true";
defparam \cpu|Reg[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N6
cyclonev_lcell_comb \cpu|Selector22~2 (
// Equation(s):
// \cpu|Selector22~2_combout  = ( \cpu|Reg[22][7]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[30][7]~q ) ) ) ) # ( !\cpu|Reg[22][7]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Reg[30][7]~q  & 
// \cpu|Pmem|WideOr16~0_combout ) ) ) ) # ( \cpu|Reg[22][7]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[18][7]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[26][7]~q )) ) ) ) # ( !\cpu|Reg[22][7]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[18][7]~q ))) # (\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[26][7]~q )) ) ) )

	.dataa(!\cpu|Reg[26][7]~q ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[18][7]~q ),
	.datad(!\cpu|Pmem|WideOr16~0_combout ),
	.datae(!\cpu|Reg[22][7]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~2 .extended_lut = "off";
defparam \cpu|Selector22~2 .lut_mask = 64'h0F550F550033FF33;
defparam \cpu|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N12
cyclonev_lcell_comb \cpu|Reg[19][7]~feeder (
// Equation(s):
// \cpu|Reg[19][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[19][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[19][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[19][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[19][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N14
dffeas \cpu|Reg[19][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[19][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[19][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[19][7] .is_wysiwyg = "true";
defparam \cpu|Reg[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N56
dffeas \cpu|Reg[23][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[23][7]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[23][7] .is_wysiwyg = "true";
defparam \cpu|Reg[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N54
cyclonev_lcell_comb \cpu|Selector22~3 (
// Equation(s):
// \cpu|Selector22~3_combout  = ( \cpu|Reg[23][7]~q  & ( \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][7]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[31][7]~q ))) ) ) ) # ( !\cpu|Reg[23][7]~q  & ( 
// \cpu|Pmem|WideOr16~0_combout  & ( (!\cpu|Pmem|WideOr17~0_combout  & (\cpu|Reg[27][7]~q )) # (\cpu|Pmem|WideOr17~0_combout  & ((\cpu|Reg[31][7]~q ))) ) ) ) # ( \cpu|Reg[23][7]~q  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (\cpu|Pmem|WideOr17~0_combout ) # 
// (\cpu|Reg[19][7]~q ) ) ) ) # ( !\cpu|Reg[23][7]~q  & ( !\cpu|Pmem|WideOr16~0_combout  & ( (\cpu|Reg[19][7]~q  & !\cpu|Pmem|WideOr17~0_combout ) ) ) )

	.dataa(!\cpu|Reg[27][7]~q ),
	.datab(!\cpu|Reg[19][7]~q ),
	.datac(!\cpu|Reg[31][7]~q ),
	.datad(!\cpu|Pmem|WideOr17~0_combout ),
	.datae(!\cpu|Reg[23][7]~q ),
	.dataf(!\cpu|Pmem|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~3 .extended_lut = "off";
defparam \cpu|Selector22~3 .lut_mask = 64'h330033FF550F550F;
defparam \cpu|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N26
dffeas \cpu|Reg[16][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[16][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[16][7] .is_wysiwyg = "true";
defparam \cpu|Reg[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N5
dffeas \cpu|Reg[24][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[24][7]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[24][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][7] .is_wysiwyg = "true";
defparam \cpu|Reg[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y14_N32
dffeas \cpu|Reg[20][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[20][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[20][7] .is_wysiwyg = "true";
defparam \cpu|Reg[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N30
cyclonev_lcell_comb \cpu|Selector22~0 (
// Equation(s):
// \cpu|Selector22~0_combout  = ( \cpu|Reg[20][7]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout ) # (\cpu|Reg[28][7]~q ) ) ) ) # ( !\cpu|Reg[20][7]~q  & ( \cpu|Pmem|WideOr17~0_combout  & ( (\cpu|Reg[28][7]~q  & 
// \cpu|Pmem|WideOr16~0_combout ) ) ) ) # ( \cpu|Reg[20][7]~q  & ( !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[16][7]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[24][7]~q ))) ) ) ) # ( !\cpu|Reg[20][7]~q  & ( 
// !\cpu|Pmem|WideOr17~0_combout  & ( (!\cpu|Pmem|WideOr16~0_combout  & (\cpu|Reg[16][7]~q )) # (\cpu|Pmem|WideOr16~0_combout  & ((\cpu|Reg[24][7]~q ))) ) ) )

	.dataa(!\cpu|Reg[16][7]~q ),
	.datab(!\cpu|Reg[24][7]~q ),
	.datac(!\cpu|Reg[28][7]~q ),
	.datad(!\cpu|Pmem|WideOr16~0_combout ),
	.datae(!\cpu|Reg[20][7]~q ),
	.dataf(!\cpu|Pmem|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~0 .extended_lut = "off";
defparam \cpu|Selector22~0 .lut_mask = 64'h55335533000FFF0F;
defparam \cpu|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N42
cyclonev_lcell_comb \cpu|Selector22~4 (
// Equation(s):
// \cpu|Selector22~4_combout  = ( \cpu|Selector22~3_combout  & ( \cpu|Selector22~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout )) # (\cpu|Selector22~1_combout ))) # (\cpu|Pmem|WideOr18~1_combout  & 
// (((\cpu|Selector22~2_combout ) # (\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( !\cpu|Selector22~3_combout  & ( \cpu|Selector22~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout )) # (\cpu|Selector22~1_combout ))) # 
// (\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout  & \cpu|Selector22~2_combout )))) ) ) ) # ( \cpu|Selector22~3_combout  & ( !\cpu|Selector22~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & (\cpu|Selector22~1_combout  & 
// (\cpu|Pmem|WideOr19~0_combout ))) # (\cpu|Pmem|WideOr18~1_combout  & (((\cpu|Selector22~2_combout ) # (\cpu|Pmem|WideOr19~0_combout )))) ) ) ) # ( !\cpu|Selector22~3_combout  & ( !\cpu|Selector22~0_combout  & ( (!\cpu|Pmem|WideOr18~1_combout  & 
// (\cpu|Selector22~1_combout  & (\cpu|Pmem|WideOr19~0_combout ))) # (\cpu|Pmem|WideOr18~1_combout  & (((!\cpu|Pmem|WideOr19~0_combout  & \cpu|Selector22~2_combout )))) ) ) )

	.dataa(!\cpu|Selector22~1_combout ),
	.datab(!\cpu|Pmem|WideOr18~1_combout ),
	.datac(!\cpu|Pmem|WideOr19~0_combout ),
	.datad(!\cpu|Selector22~2_combout ),
	.datae(!\cpu|Selector22~3_combout ),
	.dataf(!\cpu|Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~4 .extended_lut = "off";
defparam \cpu|Selector22~4 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu|Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N12
cyclonev_lcell_comb \cpu|Selector22~10 (
// Equation(s):
// \cpu|Selector22~10_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr12~4_combout  & ( (!\cpu|Pmem|WideOr15~2_combout  & ((\cpu|Selector22~9_combout ))) # (\cpu|Pmem|WideOr15~2_combout  & (\cpu|Selector22~4_combout )) ) ) ) # ( !\cpu|IP [7] & ( 
// !\cpu|Pmem|WideOr12~4_combout  & ( \cpu|Pmem|WideOr13~2_combout  ) ) )

	.dataa(!\cpu|Pmem|WideOr15~2_combout ),
	.datab(!\cpu|Selector22~4_combout ),
	.datac(!\cpu|Selector22~9_combout ),
	.datad(!\cpu|Pmem|WideOr13~2_combout ),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~10 .extended_lut = "off";
defparam \cpu|Selector22~10 .lut_mask = 64'h00FF00001B1B0000;
defparam \cpu|Selector22~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N48
cyclonev_lcell_comb \cpu|LessThan6~0 (
// Equation(s):
// \cpu|LessThan6~0_combout  = ( \cpu|Selector7~5_combout  & ( \cpu|Selector6~5_combout  & ( (\cpu|Selector5~5_combout  & !\cpu|Selector27~10_combout ) ) ) ) # ( !\cpu|Selector7~5_combout  & ( \cpu|Selector6~5_combout  & ( (!\cpu|Selector5~5_combout  & 
// (!\cpu|Selector29~10_combout  & (!\cpu|Selector27~10_combout  & !\cpu|Selector28~10_combout ))) # (\cpu|Selector5~5_combout  & ((!\cpu|Selector27~10_combout ) # ((!\cpu|Selector29~10_combout  & !\cpu|Selector28~10_combout )))) ) ) ) # ( 
// \cpu|Selector7~5_combout  & ( !\cpu|Selector6~5_combout  & ( (!\cpu|Selector5~5_combout  & (!\cpu|Selector27~10_combout  & !\cpu|Selector28~10_combout )) # (\cpu|Selector5~5_combout  & ((!\cpu|Selector27~10_combout ) # (!\cpu|Selector28~10_combout ))) ) ) 
// ) # ( !\cpu|Selector7~5_combout  & ( !\cpu|Selector6~5_combout  & ( (!\cpu|Selector5~5_combout  & (!\cpu|Selector27~10_combout  & ((!\cpu|Selector29~10_combout ) # (!\cpu|Selector28~10_combout )))) # (\cpu|Selector5~5_combout  & 
// ((!\cpu|Selector29~10_combout ) # ((!\cpu|Selector27~10_combout ) # (!\cpu|Selector28~10_combout )))) ) ) )

	.dataa(!\cpu|Selector5~5_combout ),
	.datab(!\cpu|Selector29~10_combout ),
	.datac(!\cpu|Selector27~10_combout ),
	.datad(!\cpu|Selector28~10_combout ),
	.datae(!\cpu|Selector7~5_combout ),
	.dataf(!\cpu|Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan6~0 .extended_lut = "off";
defparam \cpu|LessThan6~0 .lut_mask = 64'hF5D4F550D4505050;
defparam \cpu|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N21
cyclonev_lcell_comb \cpu|LessThan6~1 (
// Equation(s):
// \cpu|LessThan6~1_combout  = ( \cpu|LessThan6~0_combout  & ( (!\cpu|Selector25~13_combout  & ((!\cpu|Selector26~10_combout ) # ((\cpu|Selector3~6_combout ) # (\cpu|Selector4~5_combout )))) # (\cpu|Selector25~13_combout  & (\cpu|Selector3~6_combout  & 
// ((!\cpu|Selector26~10_combout ) # (\cpu|Selector4~5_combout )))) ) ) # ( !\cpu|LessThan6~0_combout  & ( (!\cpu|Selector25~13_combout  & (((!\cpu|Selector26~10_combout  & \cpu|Selector4~5_combout )) # (\cpu|Selector3~6_combout ))) # 
// (\cpu|Selector25~13_combout  & (!\cpu|Selector26~10_combout  & (\cpu|Selector4~5_combout  & \cpu|Selector3~6_combout ))) ) )

	.dataa(!\cpu|Selector26~10_combout ),
	.datab(!\cpu|Selector25~13_combout ),
	.datac(!\cpu|Selector4~5_combout ),
	.datad(!\cpu|Selector3~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan6~1 .extended_lut = "off";
defparam \cpu|LessThan6~1 .lut_mask = 64'h08CE08CE8CEF8CEF;
defparam \cpu|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N0
cyclonev_lcell_comb \cpu|LessThan6~2 (
// Equation(s):
// \cpu|LessThan6~2_combout  = ( \cpu|Mux2~4_combout  & ( \cpu|Selector24~10_combout  & ( (\cpu|Pmem|WideOr7~0_combout  & ((!\cpu|LessThan6~1_combout  & (\cpu|Mux1~4_combout  & !\cpu|Selector23~10_combout )) # (\cpu|LessThan6~1_combout  & 
// ((!\cpu|Selector23~10_combout ) # (\cpu|Mux1~4_combout ))))) ) ) ) # ( !\cpu|Mux2~4_combout  & ( \cpu|Selector24~10_combout  & ( (\cpu|Pmem|WideOr7~0_combout  & (\cpu|Mux1~4_combout  & !\cpu|Selector23~10_combout )) ) ) ) # ( \cpu|Mux2~4_combout  & ( 
// !\cpu|Selector24~10_combout  & ( (!\cpu|Pmem|WideOr7~0_combout  & (\cpu|LessThan6~1_combout  & ((!\cpu|Selector23~10_combout )))) # (\cpu|Pmem|WideOr7~0_combout  & (((!\cpu|Selector23~10_combout ) # (\cpu|Mux1~4_combout )))) ) ) ) # ( !\cpu|Mux2~4_combout 
//  & ( !\cpu|Selector24~10_combout  & ( (!\cpu|LessThan6~1_combout  & (\cpu|Pmem|WideOr7~0_combout  & (\cpu|Mux1~4_combout  & !\cpu|Selector23~10_combout ))) # (\cpu|LessThan6~1_combout  & ((!\cpu|Selector23~10_combout ) # ((\cpu|Pmem|WideOr7~0_combout  & 
// \cpu|Mux1~4_combout )))) ) ) )

	.dataa(!\cpu|LessThan6~1_combout ),
	.datab(!\cpu|Pmem|WideOr7~0_combout ),
	.datac(!\cpu|Mux1~4_combout ),
	.datad(!\cpu|Selector23~10_combout ),
	.datae(!\cpu|Mux2~4_combout ),
	.dataf(!\cpu|Selector24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan6~2 .extended_lut = "off";
defparam \cpu|LessThan6~2 .lut_mask = 64'h5701770303001301;
defparam \cpu|LessThan6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N42
cyclonev_lcell_comb \cpu|LessThan4~0 (
// Equation(s):
// \cpu|LessThan4~0_combout  = ( \cpu|Selector5~5_combout  & ( \cpu|Selector6~5_combout  & ( (\cpu|Selector27~10_combout  & (((\cpu|Selector7~5_combout  & \cpu|Selector29~10_combout )) # (\cpu|Selector28~10_combout ))) ) ) ) # ( !\cpu|Selector5~5_combout  & 
// ( \cpu|Selector6~5_combout  & ( (((\cpu|Selector7~5_combout  & \cpu|Selector29~10_combout )) # (\cpu|Selector28~10_combout )) # (\cpu|Selector27~10_combout ) ) ) ) # ( \cpu|Selector5~5_combout  & ( !\cpu|Selector6~5_combout  & ( (\cpu|Selector7~5_combout  
// & (\cpu|Selector27~10_combout  & (\cpu|Selector28~10_combout  & \cpu|Selector29~10_combout ))) ) ) ) # ( !\cpu|Selector5~5_combout  & ( !\cpu|Selector6~5_combout  & ( ((\cpu|Selector7~5_combout  & (\cpu|Selector28~10_combout  & \cpu|Selector29~10_combout 
// ))) # (\cpu|Selector27~10_combout ) ) ) )

	.dataa(!\cpu|Selector7~5_combout ),
	.datab(!\cpu|Selector27~10_combout ),
	.datac(!\cpu|Selector28~10_combout ),
	.datad(!\cpu|Selector29~10_combout ),
	.datae(!\cpu|Selector5~5_combout ),
	.dataf(!\cpu|Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan4~0 .extended_lut = "off";
defparam \cpu|LessThan4~0 .lut_mask = 64'h333700013F7F0313;
defparam \cpu|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N18
cyclonev_lcell_comb \cpu|LessThan4~1 (
// Equation(s):
// \cpu|LessThan4~1_combout  = ( \cpu|LessThan4~0_combout  & ( (!\cpu|Selector25~13_combout  & (!\cpu|Selector3~6_combout  & ((!\cpu|Selector4~5_combout ) # (\cpu|Selector26~10_combout )))) # (\cpu|Selector25~13_combout  & (((!\cpu|Selector4~5_combout ) # 
// (!\cpu|Selector3~6_combout )) # (\cpu|Selector26~10_combout ))) ) ) # ( !\cpu|LessThan4~0_combout  & ( (!\cpu|Selector25~13_combout  & (\cpu|Selector26~10_combout  & (!\cpu|Selector4~5_combout  & !\cpu|Selector3~6_combout ))) # (\cpu|Selector25~13_combout 
//  & ((!\cpu|Selector3~6_combout ) # ((\cpu|Selector26~10_combout  & !\cpu|Selector4~5_combout )))) ) )

	.dataa(!\cpu|Selector26~10_combout ),
	.datab(!\cpu|Selector25~13_combout ),
	.datac(!\cpu|Selector4~5_combout ),
	.datad(!\cpu|Selector3~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan4~1 .extended_lut = "off";
defparam \cpu|LessThan4~1 .lut_mask = 64'h73107310F731F731;
defparam \cpu|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N24
cyclonev_lcell_comb \cpu|LessThan4~2 (
// Equation(s):
// \cpu|LessThan4~2_combout  = ( \cpu|Mux2~4_combout  & ( \cpu|Selector24~10_combout  & ( (\cpu|Pmem|WideOr7~0_combout  & ((!\cpu|LessThan4~1_combout  & ((!\cpu|Selector23~10_combout ) # (\cpu|Mux1~4_combout ))) # (\cpu|LessThan4~1_combout  & 
// (\cpu|Mux1~4_combout  & !\cpu|Selector23~10_combout )))) ) ) ) # ( !\cpu|Mux2~4_combout  & ( \cpu|Selector24~10_combout  & ( (\cpu|Pmem|WideOr7~0_combout  & (\cpu|Mux1~4_combout  & !\cpu|Selector23~10_combout )) ) ) ) # ( \cpu|Mux2~4_combout  & ( 
// !\cpu|Selector24~10_combout  & ( (!\cpu|Pmem|WideOr7~0_combout  & (!\cpu|LessThan4~1_combout  & ((!\cpu|Selector23~10_combout )))) # (\cpu|Pmem|WideOr7~0_combout  & (((!\cpu|Selector23~10_combout ) # (\cpu|Mux1~4_combout )))) ) ) ) # ( 
// !\cpu|Mux2~4_combout  & ( !\cpu|Selector24~10_combout  & ( (!\cpu|LessThan4~1_combout  & ((!\cpu|Selector23~10_combout ) # ((\cpu|Pmem|WideOr7~0_combout  & \cpu|Mux1~4_combout )))) # (\cpu|LessThan4~1_combout  & (\cpu|Pmem|WideOr7~0_combout  & 
// (\cpu|Mux1~4_combout  & !\cpu|Selector23~10_combout ))) ) ) )

	.dataa(!\cpu|LessThan4~1_combout ),
	.datab(!\cpu|Pmem|WideOr7~0_combout ),
	.datac(!\cpu|Mux1~4_combout ),
	.datad(!\cpu|Selector23~10_combout ),
	.datae(!\cpu|Mux2~4_combout ),
	.dataf(!\cpu|Selector24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan4~2 .extended_lut = "off";
defparam \cpu|LessThan4~2 .lut_mask = 64'hAB02BB0303002302;
defparam \cpu|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N6
cyclonev_lcell_comb \cpu|Mux80~0 (
// Equation(s):
// \cpu|Mux80~0_combout  = ( \cpu|LessThan6~2_combout  & ( \cpu|LessThan4~2_combout  & ( (!\cpu|Selector22~10_combout  & (!\cpu|Selector0~7_combout  & !\cpu|Pmem|WideOr6~0_combout )) # (\cpu|Selector22~10_combout  & (\cpu|Selector0~7_combout  & 
// \cpu|Pmem|WideOr6~0_combout )) ) ) ) # ( !\cpu|LessThan6~2_combout  & ( \cpu|LessThan4~2_combout  & ( (!\cpu|Selector22~10_combout  & ((!\cpu|Selector0~7_combout  & ((!\cpu|Pmem|WideOr6~0_combout ))) # (\cpu|Selector0~7_combout  & 
// (!\cpu|Pmem|WideOr5~0_combout )))) # (\cpu|Selector22~10_combout  & ((!\cpu|Selector0~7_combout  & (!\cpu|Pmem|WideOr5~0_combout )) # (\cpu|Selector0~7_combout  & ((\cpu|Pmem|WideOr6~0_combout ))))) ) ) ) # ( \cpu|LessThan6~2_combout  & ( 
// !\cpu|LessThan4~2_combout  & ( (!\cpu|Selector22~10_combout  & ((!\cpu|Selector0~7_combout  & ((!\cpu|Pmem|WideOr6~0_combout ))) # (\cpu|Selector0~7_combout  & (\cpu|Pmem|WideOr5~0_combout )))) # (\cpu|Selector22~10_combout  & ((!\cpu|Selector0~7_combout  
// & (\cpu|Pmem|WideOr5~0_combout )) # (\cpu|Selector0~7_combout  & ((\cpu|Pmem|WideOr6~0_combout ))))) ) ) ) # ( !\cpu|LessThan6~2_combout  & ( !\cpu|LessThan4~2_combout  & ( (!\cpu|Selector22~10_combout  & ((!\cpu|Pmem|WideOr6~0_combout ) # 
// (\cpu|Selector0~7_combout ))) # (\cpu|Selector22~10_combout  & ((!\cpu|Selector0~7_combout ) # (\cpu|Pmem|WideOr6~0_combout ))) ) ) )

	.dataa(!\cpu|Selector22~10_combout ),
	.datab(!\cpu|Pmem|WideOr5~0_combout ),
	.datac(!\cpu|Selector0~7_combout ),
	.datad(!\cpu|Pmem|WideOr6~0_combout ),
	.datae(!\cpu|LessThan6~2_combout ),
	.dataf(!\cpu|LessThan4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~0 .extended_lut = "off";
defparam \cpu|Mux80~0 .lut_mask = 64'hFA5FB217E84DA005;
defparam \cpu|Mux80~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N24
cyclonev_lcell_comb \cpu|Mux81~4 (
// Equation(s):
// \cpu|Mux81~4_combout  = ( !\cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (((!\cpu|Pmem|WideOr6~0_combout  & ((\cpu|Reg[31][3]~q ))) # (\cpu|Pmem|WideOr6~0_combout  & (\cpu|Reg[31][2]~q ))))) # (\cpu|Pmem|WideOr4~0_combout  & 
// ((((\cpu|Pmem|WideOr6~0_combout ))))) ) ) # ( \cpu|Pmem|WideOr5~0_combout  & ( ((!\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Pmem|WideOr6~0_combout  & (\cpu|Reg[31][1]~q )) # (\cpu|Pmem|WideOr6~0_combout  & ((\cpu|Reg[31][0]~q ))))) # 
// (\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Pmem|WideOr6~0_combout ))))) ) )

	.dataa(!\cpu|Reg[31][2]~q ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Reg[31][1]~q ),
	.datad(!\cpu|Reg[31][0]~q ),
	.datae(!\cpu|Pmem|WideOr5~0_combout ),
	.dataf(!\cpu|Pmem|WideOr6~0_combout ),
	.datag(!\cpu|Reg[31][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux81~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux81~4 .extended_lut = "on";
defparam \cpu|Mux81~4 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \cpu|Mux81~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N12
cyclonev_lcell_comb \cpu|Mux81~0 (
// Equation(s):
// \cpu|Mux81~0_combout  = ( !\cpu|Pmem|WideOr5~0_combout  & ( ((!\cpu|Pmem|WideOr4~0_combout  & (((\cpu|Mux81~4_combout )))) # (\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Mux81~4_combout  & (\cpu|Reg[31][7]~q )) # (\cpu|Mux81~4_combout  & ((\cpu|Reg[31][6]~q 
// )))))) ) ) # ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & ((((\cpu|Mux81~4_combout ))))) # (\cpu|Pmem|WideOr4~0_combout  & (((!\cpu|Mux81~4_combout  & ((\cpu|Reg[31][5]~q ))) # (\cpu|Mux81~4_combout  & (\cpu|Reg[31][4]~DUPLICATE_q 
// ))))) ) )

	.dataa(!\cpu|Reg[31][4]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Reg[31][5]~q ),
	.datad(!\cpu|Reg[31][6]~q ),
	.datae(!\cpu|Pmem|WideOr5~0_combout ),
	.dataf(!\cpu|Mux81~4_combout ),
	.datag(!\cpu|Reg[31][7]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux81~0 .extended_lut = "on";
defparam \cpu|Mux81~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu|Mux81~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N21
cyclonev_lcell_comb \cpu|IP[6]~3 (
// Equation(s):
// \cpu|IP[6]~3_combout  = ( \cpu|Mux81~0_combout  & ( (!\cpu|Pmem|WideOr3~0_combout  & (\cpu|Pmem|WideOr2~2_combout  & (!\cpu|Pmem|WideOr0~0_combout  $ (!\cpu|Pmem|WideOr1~1_combout )))) ) ) # ( !\cpu|Mux81~0_combout  & ( (!\cpu|Pmem|WideOr3~0_combout  & 
// (\cpu|Pmem|WideOr2~2_combout  & (\cpu|Pmem|WideOr0~0_combout  & !\cpu|Pmem|WideOr1~1_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr3~0_combout ),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(!\cpu|Pmem|WideOr0~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux81~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[6]~3 .extended_lut = "off";
defparam \cpu|IP[6]~3 .lut_mask = 64'h0200020002200220;
defparam \cpu|IP[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N36
cyclonev_lcell_comb \cpu|Mux80~3 (
// Equation(s):
// \cpu|Mux80~3_combout  = ( \cpu|Selector25~13_combout  & ( \cpu|Selector22~10_combout  & ( (\cpu|Selector3~6_combout  & (!\cpu|Selector0~7_combout  & (!\cpu|Selector26~10_combout  $ (\cpu|Selector4~5_combout )))) ) ) ) # ( !\cpu|Selector25~13_combout  & ( 
// \cpu|Selector22~10_combout  & ( (!\cpu|Selector3~6_combout  & (!\cpu|Selector0~7_combout  & (!\cpu|Selector26~10_combout  $ (\cpu|Selector4~5_combout )))) ) ) ) # ( \cpu|Selector25~13_combout  & ( !\cpu|Selector22~10_combout  & ( (\cpu|Selector3~6_combout 
//  & (\cpu|Selector0~7_combout  & (!\cpu|Selector26~10_combout  $ (\cpu|Selector4~5_combout )))) ) ) ) # ( !\cpu|Selector25~13_combout  & ( !\cpu|Selector22~10_combout  & ( (!\cpu|Selector3~6_combout  & (\cpu|Selector0~7_combout  & 
// (!\cpu|Selector26~10_combout  $ (\cpu|Selector4~5_combout )))) ) ) )

	.dataa(!\cpu|Selector3~6_combout ),
	.datab(!\cpu|Selector26~10_combout ),
	.datac(!\cpu|Selector0~7_combout ),
	.datad(!\cpu|Selector4~5_combout ),
	.datae(!\cpu|Selector25~13_combout ),
	.dataf(!\cpu|Selector22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~3 .extended_lut = "off";
defparam \cpu|Mux80~3 .lut_mask = 64'h0802040180204010;
defparam \cpu|Mux80~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N39
cyclonev_lcell_comb \cpu|Mux80~2 (
// Equation(s):
// \cpu|Mux80~2_combout  = ( \cpu|Selector28~10_combout  & ( (!\cpu|Selector6~5_combout  & (!\cpu|Selector7~5_combout  $ (!\cpu|Selector29~10_combout ))) ) ) # ( !\cpu|Selector28~10_combout  & ( (\cpu|Selector6~5_combout  & (!\cpu|Selector7~5_combout  $ 
// (!\cpu|Selector29~10_combout ))) ) )

	.dataa(!\cpu|Selector7~5_combout ),
	.datab(!\cpu|Selector6~5_combout ),
	.datac(!\cpu|Selector29~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector28~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~2 .extended_lut = "off";
defparam \cpu|Mux80~2 .lut_mask = 64'h1212121248484848;
defparam \cpu|Mux80~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N12
cyclonev_lcell_comb \cpu|Mux80~1 (
// Equation(s):
// \cpu|Mux80~1_combout  = ( \cpu|Mux1~4_combout  & ( \cpu|Selector24~10_combout  & ( (\cpu|Mux2~4_combout  & (\cpu|Selector23~10_combout  & \cpu|Pmem|WideOr7~0_combout )) ) ) ) # ( !\cpu|Mux1~4_combout  & ( \cpu|Selector24~10_combout  & ( 
// (\cpu|Mux2~4_combout  & (!\cpu|Selector23~10_combout  & \cpu|Pmem|WideOr7~0_combout )) ) ) ) # ( \cpu|Mux1~4_combout  & ( !\cpu|Selector24~10_combout  & ( (!\cpu|Selector23~10_combout  & ((!\cpu|Pmem|WideOr7~0_combout ))) # (\cpu|Selector23~10_combout  & 
// (!\cpu|Mux2~4_combout  & \cpu|Pmem|WideOr7~0_combout )) ) ) ) # ( !\cpu|Mux1~4_combout  & ( !\cpu|Selector24~10_combout  & ( (!\cpu|Selector23~10_combout  & ((!\cpu|Mux2~4_combout ) # (!\cpu|Pmem|WideOr7~0_combout ))) ) ) )

	.dataa(!\cpu|Mux2~4_combout ),
	.datab(!\cpu|Selector23~10_combout ),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr7~0_combout ),
	.datae(!\cpu|Mux1~4_combout ),
	.dataf(!\cpu|Selector24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~1 .extended_lut = "off";
defparam \cpu|Mux80~1 .lut_mask = 64'hCC88CC2200440011;
defparam \cpu|Mux80~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N48
cyclonev_lcell_comb \cpu|Mux80~4 (
// Equation(s):
// \cpu|Mux80~4_combout  = ( \cpu|Selector27~10_combout  & ( \cpu|Mux80~1_combout  & ( (!\cpu|Pmem|WideOr5~0_combout  & ((!\cpu|Mux80~3_combout ) # ((!\cpu|Selector5~5_combout ) # (!\cpu|Mux80~2_combout )))) ) ) ) # ( !\cpu|Selector27~10_combout  & ( 
// \cpu|Mux80~1_combout  & ( (!\cpu|Pmem|WideOr5~0_combout  & ((!\cpu|Mux80~3_combout ) # ((!\cpu|Mux80~2_combout ) # (\cpu|Selector5~5_combout )))) ) ) ) # ( \cpu|Selector27~10_combout  & ( !\cpu|Mux80~1_combout  & ( !\cpu|Pmem|WideOr5~0_combout  ) ) ) # ( 
// !\cpu|Selector27~10_combout  & ( !\cpu|Mux80~1_combout  & ( !\cpu|Pmem|WideOr5~0_combout  ) ) )

	.dataa(!\cpu|Mux80~3_combout ),
	.datab(!\cpu|Selector5~5_combout ),
	.datac(!\cpu|Mux80~2_combout ),
	.datad(!\cpu|Pmem|WideOr5~0_combout ),
	.datae(!\cpu|Selector27~10_combout ),
	.dataf(!\cpu|Mux80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux80~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux80~4 .extended_lut = "off";
defparam \cpu|Mux80~4 .lut_mask = 64'hFF00FF00FB00FE00;
defparam \cpu|Mux80~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N54
cyclonev_lcell_comb \cpu|IP[6]~4 (
// Equation(s):
// \cpu|IP[6]~4_combout  = ( \cpu|IP[6]~3_combout  & ( \cpu|Mux80~4_combout  & ( ((\cpu|Pmem|WideOr4~0_combout  & \cpu|Mux80~0_combout )) # (\cpu|Pmem|WideOr1~1_combout ) ) ) ) # ( \cpu|IP[6]~3_combout  & ( !\cpu|Mux80~4_combout  & ( 
// ((!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Pmem|WideOr6~0_combout )) # (\cpu|Pmem|WideOr4~0_combout  & ((\cpu|Mux80~0_combout )))) # (\cpu|Pmem|WideOr1~1_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~1_combout ),
	.datac(!\cpu|Pmem|WideOr4~0_combout ),
	.datad(!\cpu|Mux80~0_combout ),
	.datae(!\cpu|IP[6]~3_combout ),
	.dataf(!\cpu|Mux80~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[6]~4 .extended_lut = "off";
defparam \cpu|IP[6]~4 .lut_mask = 64'h0000737F0000333F;
defparam \cpu|IP[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr22~0 (
// Equation(s):
// \cpu|Pmem|WideOr22~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP [3] & (!\cpu|IP [1] $ (!\cpu|IP[2]~DUPLICATE_q ))) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP [1] & (\cpu|IP [3] & !\cpu|IP[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr22~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr22~0 .lut_mask = 64'h03000300030C030C;
defparam \cpu|Pmem|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N39
cyclonev_lcell_comb \cpu|IP~11 (
// Equation(s):
// \cpu|IP~11_combout  = (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [4] & (!\cpu|IP [5] & \cpu|Pmem|WideOr22~0_combout )))

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP [4]),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|Pmem|WideOr22~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~11 .extended_lut = "off";
defparam \cpu|IP~11 .lut_mask = 64'h0080008000800080;
defparam \cpu|IP~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N39
cyclonev_lcell_comb \cpu|IP~12 (
// Equation(s):
// \cpu|IP~12_combout  = ( \cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & \cpu|Add1~21_sumout ) ) ) # ( !\cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & (\cpu|Add1~21_sumout )) # (\cpu|IP[6]~4_combout  & ((\cpu|IP~11_combout ))) ) )

	.dataa(!\cpu|IP[6]~4_combout ),
	.datab(gnd),
	.datac(!\cpu|Add1~21_sumout ),
	.datad(!\cpu|IP~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~12 .extended_lut = "off";
defparam \cpu|IP~12 .lut_mask = 64'h0A5F0A5F0A0A0A0A;
defparam \cpu|IP~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N41
dffeas \cpu|IP[4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr23~0 (
// Equation(s):
// \cpu|Pmem|WideOr23~0_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP [5] & ((!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[2]~DUPLICATE_q )) # (\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & 
// !\cpu|IP[2]~DUPLICATE_q )))) ) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( \cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & (\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q ))) ) ) ) # ( \cpu|IP[1]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q 
//  & ( (\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP [5] & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(!\cpu|IP[1]~DUPLICATE_q ),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr23~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr23~0 .lut_mask = 64'h0000100002004008;
defparam \cpu|Pmem|WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr23~1 (
// Equation(s):
// \cpu|Pmem|WideOr23~1_combout  = ( \cpu|IP [1] & ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP [0] & (!\cpu|IP [6] & !\cpu|IP [5])) ) ) ) # ( !\cpu|IP [1] & ( \cpu|IP[2]~DUPLICATE_q  & ( (\cpu|IP [0] & ((!\cpu|IP [6] & (!\cpu|IP [4] $ (\cpu|IP [5]))) # (\cpu|IP 
// [6] & (!\cpu|IP [4] & \cpu|IP [5])))) ) ) ) # ( \cpu|IP [1] & ( !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP [6] & (\cpu|IP [5] & (!\cpu|IP [0] $ (\cpu|IP [4])))) # (\cpu|IP [6] & (!\cpu|IP [5] & (!\cpu|IP [0] $ (!\cpu|IP [4])))) ) ) ) # ( !\cpu|IP [1] & ( 
// !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP [5] & ((!\cpu|IP [0] & (\cpu|IP [6] & !\cpu|IP [4])) # (\cpu|IP [0] & (!\cpu|IP [6] & \cpu|IP [4])))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [5]),
	.datae(!\cpu|IP [1]),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr23~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr23~1 .lut_mask = 64'h2400128440148800;
defparam \cpu|Pmem|WideOr23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr23~2 (
// Equation(s):
// \cpu|Pmem|WideOr23~2_combout  = ( \cpu|IP [3] & ( \cpu|Pmem|WideOr23~1_combout  ) ) # ( !\cpu|IP [3] & ( \cpu|Pmem|WideOr23~1_combout  & ( \cpu|Pmem|WideOr23~0_combout  ) ) ) # ( !\cpu|IP [3] & ( !\cpu|Pmem|WideOr23~1_combout  & ( 
// \cpu|Pmem|WideOr23~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr23~0_combout ),
	.datad(gnd),
	.datae(!\cpu|IP [3]),
	.dataf(!\cpu|Pmem|WideOr23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr23~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr23~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \cpu|Pmem|WideOr23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N12
cyclonev_lcell_comb \cpu|IP~13 (
// Equation(s):
// \cpu|IP~13_combout  = ( \cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & \cpu|Add1~25_sumout ) ) ) # ( !\cpu|IP [7] & ( (!\cpu|IP[6]~4_combout  & ((\cpu|Add1~25_sumout ))) # (\cpu|IP[6]~4_combout  & (\cpu|Pmem|WideOr23~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr23~2_combout ),
	.datac(!\cpu|IP[6]~4_combout ),
	.datad(!\cpu|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~13 .extended_lut = "off";
defparam \cpu|IP~13 .lut_mask = 64'h03F303F300F000F0;
defparam \cpu|IP~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N13
dffeas \cpu|IP[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3] .is_wysiwyg = "true";
defparam \cpu|IP[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N48
cyclonev_lcell_comb \cpu|Add1~5 (
// Equation(s):
// \cpu|Add1~5_sumout  = SUM(( \cpu|IP[6]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~30  ))
// \cpu|Add1~6  = CARRY(( \cpu|IP[6]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~5_sumout ),
	.cout(\cpu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~5 .extended_lut = "off";
defparam \cpu|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr20~0 (
// Equation(s):
// \cpu|Pmem|WideOr20~0_combout  = ( \cpu|IP[6]~DUPLICATE_q  & ( \cpu|IP [1] & ( (!\cpu|IP [5] & ((!\cpu|IP [2] & (!\cpu|IP [4] & \cpu|IP [0])) # (\cpu|IP [2] & (\cpu|IP [4] & !\cpu|IP [0])))) ) ) ) # ( \cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP 
// [2] & ((!\cpu|IP [5] & (\cpu|IP [4])) # (\cpu|IP [5] & (!\cpu|IP [4] & \cpu|IP [0])))) ) ) ) # ( !\cpu|IP[6]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP [2] & (!\cpu|IP [5] & !\cpu|IP [4])) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP[6]~DUPLICATE_q ),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr20~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr20~0 .lut_mask = 64'h4040041400000480;
defparam \cpu|Pmem|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N0
cyclonev_lcell_comb \cpu|IP~5 (
// Equation(s):
// \cpu|IP~5_combout  = ( \cpu|Add1~5_sumout  & ( \cpu|Pmem|WideOr20~0_combout  & ( (!\cpu|IP[6]~4_combout ) # ((!\cpu|IP [7] & (!\cpu|IP [3] $ (!\cpu|IP [5])))) ) ) ) # ( !\cpu|Add1~5_sumout  & ( \cpu|Pmem|WideOr20~0_combout  & ( (!\cpu|IP [7] & 
// (\cpu|IP[6]~4_combout  & (!\cpu|IP [3] $ (!\cpu|IP [5])))) ) ) ) # ( \cpu|Add1~5_sumout  & ( !\cpu|Pmem|WideOr20~0_combout  & ( !\cpu|IP[6]~4_combout  ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP[6]~4_combout ),
	.datad(!\cpu|IP [5]),
	.datae(!\cpu|Add1~5_sumout ),
	.dataf(!\cpu|Pmem|WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~5 .extended_lut = "off";
defparam \cpu|IP~5 .lut_mask = 64'h0000F0F00408F4F8;
defparam \cpu|IP~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N2
dffeas \cpu|IP[6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N51
cyclonev_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_sumout  = SUM(( \cpu|IP [7] ) + ( GND ) + ( \cpu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~1 .extended_lut = "off";
defparam \cpu|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N54
cyclonev_lcell_comb \cpu|IP~1 (
// Equation(s):
// \cpu|IP~1_combout  = ( \cpu|Mux81~0_combout  & ( (!\cpu|Mux86~2_combout  & (!\cpu|Pmem|WideOr0~0_combout  $ (!\cpu|Pmem|WideOr1~1_combout ))) ) ) # ( !\cpu|Mux81~0_combout  & ( (\cpu|Pmem|WideOr0~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & 
// !\cpu|Mux86~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr0~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|Mux86~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux81~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~1 .extended_lut = "off";
defparam \cpu|IP~1 .lut_mask = 64'h300030003C003C00;
defparam \cpu|IP~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N30
cyclonev_lcell_comb \cpu|IP~0 (
// Equation(s):
// \cpu|IP~0_combout  = ( \cpu|Mux80~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (\cpu|Pmem|WideOr0~0_combout  & ((!\cpu|Pmem|WideOr6~0_combout ) # (\cpu|Mux80~4_combout )))) ) ) # ( !\cpu|Mux80~0_combout  & ( (\cpu|Pmem|WideOr0~0_combout  & 
// (((!\cpu|Pmem|WideOr6~0_combout ) # (\cpu|Pmem|WideOr4~0_combout )) # (\cpu|Mux80~4_combout ))) ) )

	.dataa(!\cpu|Mux80~4_combout ),
	.datab(!\cpu|Pmem|WideOr6~0_combout ),
	.datac(!\cpu|Pmem|WideOr4~0_combout ),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~0 .extended_lut = "off";
defparam \cpu|IP~0 .lut_mask = 64'h00DF00DF00D000D0;
defparam \cpu|IP~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N24
cyclonev_lcell_comb \cpu|IP~2 (
// Equation(s):
// \cpu|IP~2_combout  = ( \cpu|IP [7] & ( \cpu|IP~0_combout  & ( (!\db|y~q  & ((!\cpu|Debug [0]) # (\cpu|Add1~1_sumout ))) ) ) ) # ( !\cpu|IP [7] & ( \cpu|IP~0_combout  & ( (\cpu|Debug [0] & (!\db|y~q  & \cpu|Add1~1_sumout )) ) ) ) # ( \cpu|IP [7] & ( 
// !\cpu|IP~0_combout  & ( (!\db|y~q  & ((!\cpu|Debug [0]) # ((\cpu|Add1~1_sumout  & !\cpu|IP~1_combout )))) ) ) ) # ( !\cpu|IP [7] & ( !\cpu|IP~0_combout  & ( (\cpu|Debug [0] & (!\db|y~q  & (\cpu|Add1~1_sumout  & !\cpu|IP~1_combout ))) ) ) )

	.dataa(!\cpu|Debug [0]),
	.datab(!\db|y~q ),
	.datac(!\cpu|Add1~1_sumout ),
	.datad(!\cpu|IP~1_combout ),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|IP~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~2 .extended_lut = "off";
defparam \cpu|IP~2 .lut_mask = 64'h04008C8804048C8C;
defparam \cpu|IP~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N25
dffeas \cpu|IP[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7] .is_wysiwyg = "true";
defparam \cpu|IP[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N36
cyclonev_lcell_comb \cpu|Selector3~0 (
// Equation(s):
// \cpu|Selector3~0_combout  = ( \cpu|Pmem|WideOr8~3_combout  & ( (!\cpu|IP [7] & !\cpu|Pmem|WideOr9~3_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr9~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~0 .extended_lut = "off";
defparam \cpu|Selector3~0 .lut_mask = 64'h00000000CC00CC00;
defparam \cpu|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N33
cyclonev_lcell_comb \cpu|Selector7~2 (
// Equation(s):
// \cpu|Selector7~2_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[7][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[6][0]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[5][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[4][0]~q  ) ) )

	.dataa(!\cpu|Reg[5][0]~q ),
	.datab(!\cpu|Reg[7][0]~q ),
	.datac(!\cpu|Reg[6][0]~q ),
	.datad(!\cpu|Reg[4][0]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~2 .extended_lut = "off";
defparam \cpu|Selector7~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N9
cyclonev_lcell_comb \cpu|Selector7~3 (
// Equation(s):
// \cpu|Selector7~3_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[3][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[2][0]~q  ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[1][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Pmem|WideOr10~2_combout  & ( \cpu|Reg[0][0]~q  ) ) )

	.dataa(!\cpu|Reg[3][0]~q ),
	.datab(!\cpu|Reg[0][0]~q ),
	.datac(!\cpu|Reg[1][0]~q ),
	.datad(!\cpu|Reg[2][0]~q ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Pmem|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~3 .extended_lut = "off";
defparam \cpu|Selector7~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N42
cyclonev_lcell_comb \cpu|Selector7~1 (
// Equation(s):
// \cpu|Selector7~1_combout  = ( \cpu|Reg[29][0]~q  & ( \cpu|Reg[31][0]~q  & ( ((!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[28][0]~q )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[30][0]~q )))) # (\cpu|Pmem|WideOr11~1_combout ) ) ) ) # ( !\cpu|Reg[29][0]~q 
//  & ( \cpu|Reg[31][0]~q  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[28][0]~q )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[30][0]~q ))))) # (\cpu|Pmem|WideOr11~1_combout  & (((\cpu|Pmem|WideOr10~2_combout )))) ) ) 
// ) # ( \cpu|Reg[29][0]~q  & ( !\cpu|Reg[31][0]~q  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[28][0]~q )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[30][0]~q ))))) # (\cpu|Pmem|WideOr11~1_combout  & 
// (((!\cpu|Pmem|WideOr10~2_combout )))) ) ) ) # ( !\cpu|Reg[29][0]~q  & ( !\cpu|Reg[31][0]~q  & ( (!\cpu|Pmem|WideOr11~1_combout  & ((!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[28][0]~q )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[30][0]~q ))))) ) ) )

	.dataa(!\cpu|Reg[28][0]~q ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\cpu|Pmem|WideOr11~1_combout ),
	.datad(!\cpu|Pmem|WideOr10~2_combout ),
	.datae(!\cpu|Reg[29][0]~q ),
	.dataf(!\cpu|Reg[31][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~1 .extended_lut = "off";
defparam \cpu|Selector7~1 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N21
cyclonev_lcell_comb \cpu|Selector7~4 (
// Equation(s):
// \cpu|Selector7~4_combout  = ( \cpu|Selector7~1_combout  & ( (!\cpu|Pmem|WideOr9~0_combout  & (!\cpu|Pmem|WideOr8~0_combout  & ((\cpu|Selector7~3_combout )))) # (\cpu|Pmem|WideOr9~0_combout  & (((\cpu|Selector7~2_combout )) # (\cpu|Pmem|WideOr8~0_combout 
// ))) ) ) # ( !\cpu|Selector7~1_combout  & ( (!\cpu|Pmem|WideOr8~0_combout  & ((!\cpu|Pmem|WideOr9~0_combout  & ((\cpu|Selector7~3_combout ))) # (\cpu|Pmem|WideOr9~0_combout  & (\cpu|Selector7~2_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr9~0_combout ),
	.datab(!\cpu|Pmem|WideOr8~0_combout ),
	.datac(!\cpu|Selector7~2_combout ),
	.datad(!\cpu|Selector7~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~4 .extended_lut = "off";
defparam \cpu|Selector7~4 .lut_mask = 64'h048C048C159D159D;
defparam \cpu|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N6
cyclonev_lcell_comb \cpu|Selector7~0 (
// Equation(s):
// \cpu|Selector7~0_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[27][0]~q  & ( (\cpu|Pmem|WideOr10~2_combout ) # (\cpu|Reg[25][0]~DUPLICATE_q ) ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( \cpu|Reg[27][0]~q  & ( (!\cpu|Pmem|WideOr10~2_combout  & 
// (\cpu|Reg[24][0]~q )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[26][0]~q ))) ) ) ) # ( \cpu|Pmem|WideOr11~1_combout  & ( !\cpu|Reg[27][0]~q  & ( (\cpu|Reg[25][0]~DUPLICATE_q  & !\cpu|Pmem|WideOr10~2_combout ) ) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & 
// ( !\cpu|Reg[27][0]~q  & ( (!\cpu|Pmem|WideOr10~2_combout  & (\cpu|Reg[24][0]~q )) # (\cpu|Pmem|WideOr10~2_combout  & ((\cpu|Reg[26][0]~q ))) ) ) )

	.dataa(!\cpu|Reg[24][0]~q ),
	.datab(!\cpu|Reg[26][0]~q ),
	.datac(!\cpu|Reg[25][0]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr10~2_combout ),
	.datae(!\cpu|Pmem|WideOr11~1_combout ),
	.dataf(!\cpu|Reg[27][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~0 .extended_lut = "off";
defparam \cpu|Selector7~0 .lut_mask = 64'h55330F0055330FFF;
defparam \cpu|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N33
cyclonev_lcell_comb \cpu|Selector7~5 (
// Equation(s):
// \cpu|Selector7~5_combout  = ( \cpu|Pmem|WideOr11~1_combout  & ( (!\cpu|Selector7~4_combout  & (\cpu|Pmem|WideOr7~0_combout  & ((!\cpu|Selector3~0_combout ) # (!\cpu|Selector7~0_combout )))) ) ) # ( !\cpu|Pmem|WideOr11~1_combout  & ( 
// (!\cpu|Pmem|WideOr7~0_combout ) # ((!\cpu|Selector7~4_combout  & ((!\cpu|Selector3~0_combout ) # (!\cpu|Selector7~0_combout )))) ) )

	.dataa(!\cpu|Selector3~0_combout ),
	.datab(!\cpu|Selector7~4_combout ),
	.datac(!\cpu|Selector7~0_combout ),
	.datad(!\cpu|Pmem|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~5 .extended_lut = "off";
defparam \cpu|Selector7~5 .lut_mask = 64'hFFC8FFC800C800C8;
defparam \cpu|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N36
cyclonev_lcell_comb \cpu|Selector16~0 (
// Equation(s):
// \cpu|Selector16~0_combout  = ( \cpu|Equal4~0_combout  & ( (!\cpu|Selector6~5_combout  & \cpu|Equal5~0_combout ) ) ) # ( !\cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & (!\cpu|Selector7~5_combout )) # (\cpu|Equal5~0_combout  & 
// ((!\cpu|Selector6~5_combout ))) ) )

	.dataa(!\cpu|Selector7~5_combout ),
	.datab(!\cpu|Selector6~5_combout ),
	.datac(!\cpu|Equal5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector16~0 .extended_lut = "off";
defparam \cpu|Selector16~0 .lut_mask = 64'hACACACAC0C0C0C0C;
defparam \cpu|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N3
cyclonev_lcell_comb \cpu|Reg[29][0]~feeder (
// Equation(s):
// \cpu|Reg[29][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N5
dffeas \cpu|Reg[29][0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][0]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[29][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N8
dffeas \cpu|Reg[29][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[29][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][1] .is_wysiwyg = "true";
defparam \cpu|Reg[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N41
dffeas \cpu|Reg[30][1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][1]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr2~2_combout ),
	.ena(\cpu|Reg[30][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N30
cyclonev_lcell_comb \dnum|Add0~17 (
// Equation(s):
// \dnum|Add0~17_sumout  = SUM(( !\cpu|Reg[30][0]~q  ) + ( VCC ) + ( !VCC ))
// \dnum|Add0~18  = CARRY(( !\cpu|Reg[30][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~17_sumout ),
	.cout(\dnum|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~17 .extended_lut = "off";
defparam \dnum|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N33
cyclonev_lcell_comb \dnum|Add0~21 (
// Equation(s):
// \dnum|Add0~21_sumout  = SUM(( !\cpu|Reg[30][1]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~18  ))
// \dnum|Add0~22  = CARRY(( !\cpu|Reg[30][1]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~18  ))

	.dataa(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~21_sumout ),
	.cout(\dnum|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~21 .extended_lut = "off";
defparam \dnum|Add0~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dnum|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N36
cyclonev_lcell_comb \dnum|Add0~25 (
// Equation(s):
// \dnum|Add0~25_sumout  = SUM(( !\cpu|Reg[30][2]~q  ) + ( GND ) + ( \dnum|Add0~22  ))
// \dnum|Add0~26  = CARRY(( !\cpu|Reg[30][2]~q  ) + ( GND ) + ( \dnum|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~25_sumout ),
	.cout(\dnum|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~25 .extended_lut = "off";
defparam \dnum|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N39
cyclonev_lcell_comb \dnum|Add0~29 (
// Equation(s):
// \dnum|Add0~29_sumout  = SUM(( !\cpu|Reg[30][3]~q  ) + ( GND ) + ( \dnum|Add0~26  ))
// \dnum|Add0~30  = CARRY(( !\cpu|Reg[30][3]~q  ) + ( GND ) + ( \dnum|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~29_sumout ),
	.cout(\dnum|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~29 .extended_lut = "off";
defparam \dnum|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N42
cyclonev_lcell_comb \dnum|Add0~1 (
// Equation(s):
// \dnum|Add0~1_sumout  = SUM(( !\cpu|Reg[30][4]~q  ) + ( GND ) + ( \dnum|Add0~30  ))
// \dnum|Add0~2  = CARRY(( !\cpu|Reg[30][4]~q  ) + ( GND ) + ( \dnum|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~1_sumout ),
	.cout(\dnum|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~1 .extended_lut = "off";
defparam \dnum|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N45
cyclonev_lcell_comb \dnum|Add0~5 (
// Equation(s):
// \dnum|Add0~5_sumout  = SUM(( !\cpu|Reg[30][5]~q  ) + ( GND ) + ( \dnum|Add0~2  ))
// \dnum|Add0~6  = CARRY(( !\cpu|Reg[30][5]~q  ) + ( GND ) + ( \dnum|Add0~2  ))

	.dataa(!\cpu|Reg[30][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~5_sumout ),
	.cout(\dnum|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~5 .extended_lut = "off";
defparam \dnum|Add0~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dnum|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N48
cyclonev_lcell_comb \dnum|Add0~9 (
// Equation(s):
// \dnum|Add0~9_sumout  = SUM(( !\cpu|Reg[30][6]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~6  ))
// \dnum|Add0~10  = CARRY(( !\cpu|Reg[30][6]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~6  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~9_sumout ),
	.cout(\dnum|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~9 .extended_lut = "off";
defparam \dnum|Add0~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N18
cyclonev_lcell_comb \dnum|dd0|n~0 (
// Equation(s):
// \dnum|dd0|n~0_combout  = ( !\dnum|Add0~29_sumout  & ( (!\dnum|Add0~17_sumout  & (!\dnum|Add0~21_sumout  & !\dnum|Add0~25_sumout )) ) )

	.dataa(!\dnum|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\dnum|Add0~21_sumout ),
	.datad(!\dnum|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~0 .extended_lut = "off";
defparam \dnum|dd0|n~0 .lut_mask = 64'hA000A00000000000;
defparam \dnum|dd0|n~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N51
cyclonev_lcell_comb \dnum|Add0~13 (
// Equation(s):
// \dnum|Add0~13_sumout  = SUM(( !\cpu|Reg[30][7]~q  ) + ( GND ) + ( \dnum|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~13 .extended_lut = "off";
defparam \dnum|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N24
cyclonev_lcell_comb \dnum|dd0|n~1 (
// Equation(s):
// \dnum|dd0|n~1_combout  = ( !\dnum|Add0~1_sumout  & ( (!\dnum|Add0~9_sumout  & (\dnum|dd0|n~0_combout  & (!\dnum|Add0~13_sumout  & !\dnum|Add0~5_sumout ))) ) )

	.dataa(!\dnum|Add0~9_sumout ),
	.datab(!\dnum|dd0|n~0_combout ),
	.datac(!\dnum|Add0~13_sumout ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~1 .extended_lut = "off";
defparam \dnum|dd0|n~1 .lut_mask = 64'h2000200000000000;
defparam \dnum|dd0|n~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N3
cyclonev_lcell_comb \dnum|dd0|converter|segs[0]~0 (
// Equation(s):
// \dnum|dd0|converter|segs[0]~0_combout  = ( \cpu|Reg[30][7]~q  & ( \cpu|Reg[29][7]~q  & ( !\dnum|dd0|n~1_combout  ) ) ) # ( !\cpu|Reg[30][7]~q  & ( \cpu|Reg[29][7]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|n~1_combout ),
	.datad(gnd),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\cpu|Reg[29][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|segs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|segs[0]~0 .extended_lut = "off";
defparam \dnum|dd0|converter|segs[0]~0 .lut_mask = 64'h00000000FFFFF0F0;
defparam \dnum|dd0|converter|segs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\cpu|Reg[30][4]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~1_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000AFA00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF00000C3F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000F3C00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (\cpu|Reg[30][7]~q  & \dnum|Add0~13_sumout ) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (\cpu|Reg[30][7]~q  & \dnum|Add0~13_sumout ) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000303;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N27
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][6]~DUPLICATE_q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~9_sumout )) ) )

	.dataa(!\dnum|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = 64'h000000000F550F55;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  = ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .lut_mask = 64'h3333333300000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N27
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h00000000FF00FF00;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  = ( \cpu|Reg[30][7]~q  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|Add0~5_sumout ) ) ) # ( !\cpu|Reg[30][7]~q  & ( (\cpu|Reg[30][5]~q  & 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][5]~q ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = 64'h0303000F0303000F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N21
cyclonev_lcell_comb \dnum|ux[4]~3 (
// Equation(s):
// \dnum|ux[4]~3_combout  = ( \dnum|Add0~1_sumout  & ( (\cpu|Reg[30][4]~q ) # (\cpu|Reg[30][7]~q ) ) ) # ( !\dnum|Add0~1_sumout  & ( (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][4]~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(!\cpu|Reg[30][4]~q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[4]~3 .extended_lut = "off";
defparam \dnum|ux[4]~3 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \dnum|ux[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][3]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~29_sumout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][3]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~29_sumout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\dnum|Add0~29_sumout ),
	.datab(!\cpu|Reg[30][3]~q ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000003535;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\dnum|ux[4]~3_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003F3;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N21
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000000000055FF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N27
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & (\dnum|Add0~13_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FE540000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N57
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  = (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout ))

	.dataa(gnd),
	.datab(!\dnum|ux[4]~3_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .lut_mask = 64'h0F330F330F330F33;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N0
cyclonev_lcell_comb \dnum|ux[3]~2 (
// Equation(s):
// \dnum|ux[3]~2_combout  = ( \dnum|Add0~29_sumout  & ( (\cpu|Reg[30][3]~q ) # (\cpu|Reg[30][7]~q ) ) ) # ( !\dnum|Add0~29_sumout  & ( (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][3]~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(!\cpu|Reg[30][3]~q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[3]~2 .extended_lut = "off";
defparam \dnum|ux[3]~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \dnum|ux[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\cpu|Reg[30][2]~q ),
	.datab(!\dnum|Add0~25_sumout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005353;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|ux[3]~2_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF00001B1B;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout )))) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000000000002777;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout  = ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N33
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N27
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = ( \dnum|ux[3]~2_combout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\dnum|ux[3]~2_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|ux[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N54
cyclonev_lcell_comb \dnum|ux[2]~1 (
// Equation(s):
// \dnum|ux[2]~1_combout  = (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout )))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(!\dnum|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[2]~1 .extended_lut = "off";
defparam \dnum|ux[2]~1 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \dnum|ux[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datab(!\dnum|Add0~21_sumout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000005353;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ))) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000E2C00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  = (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h0033003300330033;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h2727272727272727;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N57
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # (\dnum|ux[2]~1_combout ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|ux[2]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|ux[2]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N30
cyclonev_lcell_comb \dnum|ux[1]~0 (
// Equation(s):
// \dnum|ux[1]~0_combout  = ( \dnum|Add0~21_sumout  & ( (\cpu|Reg[30][1]~DUPLICATE_q ) # (\cpu|Reg[30][7]~q ) ) ) # ( !\dnum|Add0~21_sumout  & ( (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[1]~0 .extended_lut = "off";
defparam \dnum|ux[1]~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \dnum|ux[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~17_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~17_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(!\dnum|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000000C3F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|ux[1]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ))) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000E2C00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \cpu|Reg[30][0]~q  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!\cpu|Reg[30][7]~q ) # (\dnum|Add0~17_sumout )))) ) ) # ( !\cpu|Reg[30][0]~q  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|Add0~17_sumout  & \cpu|Reg[30][7]~q )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datab(!\dnum|Add0~17_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h505350535F535F53;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ))))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h04150415AEBFAEBF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|ux[1]~0_combout ))) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|ux[1]~0_combout ))) ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout  & 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\dnum|ux[1]~0_combout ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h30303F3F303F303F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N6
cyclonev_lcell_comb \dnum|dd0|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr6~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd0|converter|segs[0]~0_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) )

	.dataa(!\dnum|dd0|converter|segs[0]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr6~0 .lut_mask = 64'hAEEBAEEBABAAABAA;
defparam \dnum|dd0|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N9
cyclonev_lcell_comb \dnum|dd0|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr5~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) ) )

	.dataa(!\dnum|dd0|converter|segs[0]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr5~0 .lut_mask = 64'hAABFAABFABEBABEB;
defparam \dnum|dd0|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \dnum|dd0|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr4~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|converter|segs[0]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr4~0 .lut_mask = 64'hF0F2F0F2F8F3F8F3;
defparam \dnum|dd0|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N45
cyclonev_lcell_comb \dnum|dd0|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr3~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd0|converter|segs[0]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr3~0 .lut_mask = 64'hFF58FF58FF25FF25;
defparam \dnum|dd0|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N51
cyclonev_lcell_comb \dnum|dd0|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr2~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd0|converter|segs[0]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr2~0 .lut_mask = 64'hFF5CFF5CFF44FF44;
defparam \dnum|dd0|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \dnum|dd0|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr1~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd0|converter|segs[0]~0_combout ) # ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|converter|segs[0]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr1~0 .lut_mask = 64'hF4F1F4F1FCF4FCF4;
defparam \dnum|dd0|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \dnum|dd0|converter|segs[6]~1 (
// Equation(s):
// \dnum|dd0|converter|segs[6]~1_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout  & (((\cpu|Reg[29][7]~q 
// )))) # (\dnum|dd0|converter|segs[0]~0_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (\cpu|Reg[29][7]~q ) # (\dnum|dd0|converter|segs[0]~0_combout ) ) ) ) # ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout  & (((\cpu|Reg[29][7]~q )))) # 
// (\dnum|dd0|converter|segs[0]~0_combout  & (((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd0|converter|segs[0]~0_combout  & ((\cpu|Reg[29][7]~q ))) # 
// (\dnum|dd0|converter|segs[0]~0_combout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|converter|segs[0]~0_combout ),
	.datad(!\cpu|Reg[29][7]~q ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|segs[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|segs[6]~1 .extended_lut = "off";
defparam \dnum|dd0|converter|segs[6]~1 .lut_mask = 64'h03F30DFD0FFF0BFB;
defparam \dnum|dd0|converter|segs[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][4]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~1_sumout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][4]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~1_sumout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|Add0~1_sumout ),
	.datac(!\cpu|Reg[30][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000000000001B1B;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][5]~q ),
	.datac(gnd),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00002277;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N21
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000F5A00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (\dnum|Add0~13_sumout  & \cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (\dnum|Add0~13_sumout  & \cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\dnum|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00000505;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  = ( \dnum|Add0~9_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\cpu|Reg[30][6]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q ))) ) ) # ( !\dnum|Add0~9_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N57
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout  = (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout )))))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][5]~q ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h1015101510151015;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][3]~q ),
	.datac(!\dnum|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000002727;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|ux[4]~3_combout ))) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|ux[4]~3_combout ))) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(!\dnum|ux[4]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00002727;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N21
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000F0000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & (\dnum|Add0~13_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000FE540000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N0
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N9
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N54
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N57
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout  = (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h3030303030303030;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N57
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  = ( \dnum|Add0~9_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\cpu|Reg[30][6]~DUPLICATE_q ) # (\cpu|Reg[30][7]~q ))) ) ) # ( !\dnum|Add0~9_sumout  & ( 
// (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~DUPLICATE_q  & \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][6]~DUPLICATE_q ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h000C000C003F003F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \cpu|Reg[30][5]~q  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\cpu|Reg[30][7]~q ) # ((\dnum|Add0~5_sumout )))) ) ) # ( !\cpu|Reg[30][5]~q  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout )))) # (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout )))) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N0
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\dnum|ux[4]~3_combout ) ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|ux[4]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|ux[4]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(!\dnum|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000002727;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000EE220000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout )))) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N18
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N21
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N24
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N27
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h00000000000055FF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FF3300000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000FF330000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N51
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N48
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N3
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 64'h5555555500FF00FF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N6
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\dnum|ux[3]~2_combout ) ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|ux[3]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000F5A00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\dnum|ux[2]~1_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FC0C00000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N21
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000005AF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout )) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ))) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N0
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000AF0500000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N9
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N15
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h00000000000004AE;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N18
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N21
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N57
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .lut_mask = 64'h0000000055555555;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N54
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N45
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h0AFA0AFA0AFA0AFA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N3
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h0000000055555555;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .lut_mask = 64'h2727272727272727;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\dnum|ux[2]~1_combout ) ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|ux[2]~1_combout ) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~17_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\dnum|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000002727;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|ux[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000FC300000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout )) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000001D3F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000050FA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N39
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N42
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N45
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ))) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000001B5F;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N48
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N27
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ))))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h02130213CEDFCEDF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N24
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N42
cyclonev_lcell_comb \dnum|dd1|n~0 (
// Equation(s):
// \dnum|dd1|n~0_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|n~0 .extended_lut = "off";
defparam \dnum|dd1|n~0 .lut_mask = 64'h0000000000010001;
defparam \dnum|dd1|n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N3
cyclonev_lcell_comb \dnum|dd0|eno~0 (
// Equation(s):
// \dnum|dd0|eno~0_combout  = ( \cpu|Reg[30][7]~q  & ( \dnum|dd1|n~0_combout  & ( (!\dnum|dd0|n~1_combout  & \cpu|Reg[29][7]~q ) ) ) ) # ( \cpu|Reg[30][7]~q  & ( !\dnum|dd1|n~0_combout  & ( \cpu|Reg[29][7]~q  ) ) ) # ( !\cpu|Reg[30][7]~q  & ( 
// !\dnum|dd1|n~0_combout  & ( \cpu|Reg[29][7]~q  ) ) )

	.dataa(!\dnum|dd0|n~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Reg[29][7]~q ),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\dnum|dd1|n~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|eno~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|eno~0 .extended_lut = "off";
defparam \dnum|dd0|eno~0 .lut_mask = 64'h00FF00FF000000AA;
defparam \dnum|dd0|eno~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N6
cyclonev_lcell_comb \dnum|dd1|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr6~0_combout  = ( \dnum|dd1|n~0_combout  & ( (\dnum|dd0|eno~0_combout  & !\cpu|Reg[30][7]~q ) ) ) # ( !\dnum|dd1|n~0_combout  & ( \dnum|dd0|eno~0_combout  ) )

	.dataa(!\dnum|dd0|eno~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|n~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr6~0 .lut_mask = 64'h5555555550505050;
defparam \dnum|dd1|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N57
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h07F707F704F404F4;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) ) # ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h3333FFFF0000CCCC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N36
cyclonev_lcell_comb \dnum|dd1|converter|WideOr6~1 (
// Equation(s):
// \dnum|dd1|converter|WideOr6~1_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) ) # ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\dnum|dd1|converter|WideOr6~0_combout  ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datad(gnd),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr6~1 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr6~1 .lut_mask = 64'hF2F2F0F0F9F9F4F4;
defparam \dnum|dd1|converter|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N45
cyclonev_lcell_comb \dnum|dd1|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr5~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd1|converter|WideOr6~0_combout ) # ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) ) # ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd1|converter|WideOr6~0_combout ) # ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) )

	.dataa(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr5~0 .lut_mask = 64'hAAAFAFAFAFAAAAFF;
defparam \dnum|dd1|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N51
cyclonev_lcell_comb \dnum|dd1|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr4~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd1|converter|WideOr6~0_combout  ) ) ) # ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd1|converter|WideOr6~0_combout ) # ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) )

	.dataa(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr4~0 .lut_mask = 64'hAAAFFAAFAAAAAAAF;
defparam \dnum|dd1|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N24
cyclonev_lcell_comb \dnum|dd1|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr3~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (!\dnum|dd1|converter|WideOr6~0_combout ) ) ) ) # ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd1|converter|WideOr6~0_combout ) # ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datad(gnd),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr3~0 .lut_mask = 64'hF2F2F4F4FCFCF3F3;
defparam \dnum|dd1|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N3
cyclonev_lcell_comb \dnum|dd1|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr2~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd1|converter|WideOr6~0_combout ) # ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) ) # ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd1|converter|WideOr6~0_combout  ) ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) )

	.dataa(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr2~0 .lut_mask = 64'hAFAAAAAAFFFAFFAA;
defparam \dnum|dd1|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N6
cyclonev_lcell_comb \dnum|dd1|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr1~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # (!\dnum|dd1|converter|WideOr6~0_combout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) ) # ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd1|converter|WideOr6~0_combout ) # ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd1|converter|WideOr6~0_combout  ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datad(gnd),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr1~0 .lut_mask = 64'hF0F0F8F8F9F9FAFA;
defparam \dnum|dd1|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N12
cyclonev_lcell_comb \dnum|dd1|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr0~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(gnd),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr0~0 .lut_mask = 64'hC3C30000C0C03030;
defparam \dnum|dd1|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N9
cyclonev_lcell_comb \dnum|dd1|converter|segs[6]~0 (
// Equation(s):
// \dnum|dd1|converter|segs[6]~0_combout  = ( \dnum|dd1|n~0_combout  & ( (!\dnum|dd0|eno~0_combout ) # ((\dnum|dd1|converter|WideOr0~0_combout  & !\cpu|Reg[30][7]~q )) ) ) # ( !\dnum|dd1|n~0_combout  & ( (!\dnum|dd0|eno~0_combout ) # 
// (\dnum|dd1|converter|WideOr0~0_combout ) ) )

	.dataa(!\dnum|dd0|eno~0_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|converter|WideOr0~0_combout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\dnum|dd1|n~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|segs[6]~0 .extended_lut = "off";
defparam \dnum|dd1|converter|segs[6]~0 .lut_mask = 64'hAFAFAFAFAFAAAFAA;
defparam \dnum|dd1|converter|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N3
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N9
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6  = CARRY(( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N57
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout  = (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  & !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .lut_mask = 64'h4444444444444444;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N36
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N39
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N42
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00007474;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N45
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000000000000FFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( GND ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( GND ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00000C0C;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N51
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h00000000000000CC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N54
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout )))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h7474747474747474;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N30
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N3
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000BB1100000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N9
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N15
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10  
// ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000EF230000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N18
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N36
cyclonev_lcell_comb \dnum|dd2|Equal2~0 (
// Equation(s):
// \dnum|dd2|Equal2~0_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Equal2~0 .extended_lut = "off";
defparam \dnum|dd2|Equal2~0 .lut_mask = 64'h0000000000003333;
defparam \dnum|dd2|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N27
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N33
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .lut_mask = 64'h0000555500005555;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N33
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N24
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .lut_mask = 64'h7777777722222222;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N15
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N18
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000CF0300000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N21
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout )) ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N24
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout )) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N27
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout )) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N30
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N42
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~0_combout  = (\dnum|dd0|eno~0_combout  & ((!\dnum|dd2|Equal2~0_combout ) # (!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout )))

	.dataa(!\dnum|dd2|Equal2~0_combout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd0|eno~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~0 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \dnum|dd2|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N0
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N3
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  = SHARE(GND)

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N6
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N9
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N12
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N54
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  = (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N57
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout  = ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .lut_mask = 64'h3333333300000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N39
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N42
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00002E2E;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N45
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000000000000FFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N48
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( GND ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( GND ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF00000C0C;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N51
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h00000000000000CC;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N21
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = 64'h33FF33FF00CC00CC;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N18
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N0
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N3
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N6
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000AF0500000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N9
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N12
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ))) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18  
// ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000EF450000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N33
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N24
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ) # 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h2272227277727772;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N27
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h50FA50FA50FA50FA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N24
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~1_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) )

	.dataa(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~1 .lut_mask = 64'hAEAAEBBAAEAAEBBA;
defparam \dnum|dd2|converter|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N33
cyclonev_lcell_comb \dnum|dd2|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr5~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  $ (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr5~0 .lut_mask = 64'hFF01FF01FF6BFF6B;
defparam \dnum|dd2|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N36
cyclonev_lcell_comb \dnum|dd2|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr4~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) )

	.dataa(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr4~0 .lut_mask = 64'hABEBAAABABEBAAAB;
defparam \dnum|dd2|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N45
cyclonev_lcell_comb \dnum|dd2|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr3~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # 
// ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datad(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr3~0 .lut_mask = 64'hFF42FF99FF42FF99;
defparam \dnum|dd2|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N30
cyclonev_lcell_comb \dnum|dd2|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr2~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # 
// ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr2~0 .lut_mask = 64'hFF5CFF5CFF44FF44;
defparam \dnum|dd2|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N51
cyclonev_lcell_comb \dnum|dd2|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr1~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  $ 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datad(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr1~0 .lut_mask = 64'hFF20FFB4FF20FFB4;
defparam \dnum|dd2|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N48
cyclonev_lcell_comb \dnum|dd2|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr0~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datad(gnd),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr0~0 .lut_mask = 64'hA0A01818A0A01818;
defparam \dnum|dd2|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N54
cyclonev_lcell_comb \dnum|dd2|converter|segs[6]~0 (
// Equation(s):
// \dnum|dd2|converter|segs[6]~0_combout  = ( \dnum|dd2|Equal2~0_combout  & ( \dnum|dd1|n~0_combout  & ( ((!\dnum|dd0|eno~0_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout )) # (\dnum|dd2|converter|WideOr0~0_combout ) ) ) ) # ( 
// !\dnum|dd2|Equal2~0_combout  & ( \dnum|dd1|n~0_combout  & ( (!\dnum|dd0|eno~0_combout ) # (\dnum|dd2|converter|WideOr0~0_combout ) ) ) ) # ( \dnum|dd2|Equal2~0_combout  & ( !\dnum|dd1|n~0_combout  & ( (!\dnum|dd0|eno~0_combout ) # 
// ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd2|converter|WideOr0~0_combout )) # (\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\cpu|Reg[30][7]~q )))) ) ) ) # ( !\dnum|dd2|Equal2~0_combout  & ( 
// !\dnum|dd1|n~0_combout  & ( (!\dnum|dd0|eno~0_combout ) # (\dnum|dd2|converter|WideOr0~0_combout ) ) ) )

	.dataa(!\dnum|dd2|converter|WideOr0~0_combout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd0|eno~0_combout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(!\dnum|dd2|Equal2~0_combout ),
	.dataf(!\dnum|dd1|n~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|segs[6]~0 .extended_lut = "off";
defparam \dnum|dd2|converter|segs[6]~0 .lut_mask = 64'hF5F5F7F4F5F5F7F7;
defparam \dnum|dd2|converter|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N45
cyclonev_lcell_comb \dnum|dd2|eno~0 (
// Equation(s):
// \dnum|dd2|eno~0_combout  = ( \dnum|dd0|eno~0_combout  & ( (\cpu|Reg[30][7]~q  & ((!\dnum|dd2|Equal2~0_combout ) # (!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ))) ) )

	.dataa(!\dnum|dd2|Equal2~0_combout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\dnum|dd0|eno~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|eno~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|eno~0 .extended_lut = "off";
defparam \dnum|dd2|eno~0 .lut_mask = 64'h0000000000EE00EE;
defparam \dnum|dd2|eno~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y16_N2
dffeas \cpu|IP_OUT[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[0] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y16_N14
dffeas \cpu|IP_OUT[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[2] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N36
cyclonev_lcell_comb \cpu|IP_OUT[1]~feeder (
// Equation(s):
// \cpu|IP_OUT[1]~feeder_combout  = ( \cpu|IP [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP_OUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP_OUT[1]~feeder .extended_lut = "off";
defparam \cpu|IP_OUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|IP_OUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y16_N38
dffeas \cpu|IP_OUT[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP_OUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[1] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y16_N50
dffeas \cpu|IP_OUT[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[3] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N54
cyclonev_lcell_comb \dh|disp0|WideOr6~0 (
// Equation(s):
// \dh|disp0|WideOr6~0_combout  = ( \cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( (\cpu|IP_OUT [0] & !\cpu|IP_OUT [2]) ) ) ) # ( !\cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( (\cpu|IP_OUT [0] & \cpu|IP_OUT [2]) ) ) ) # ( !\cpu|IP_OUT [1] & ( !\cpu|IP_OUT [3] & ( 
// !\cpu|IP_OUT [0] $ (!\cpu|IP_OUT [2]) ) ) )

	.dataa(!\cpu|IP_OUT [0]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP_OUT [1]),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr6~0 .extended_lut = "off";
defparam \dh|disp0|WideOr6~0 .lut_mask = 64'h6666000011114444;
defparam \dh|disp0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N33
cyclonev_lcell_comb \dh|disp0|WideOr5~0 (
// Equation(s):
// \dh|disp0|WideOr5~0_combout  = ( \cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( (\cpu|IP_OUT [0]) # (\cpu|IP_OUT [2]) ) ) ) # ( !\cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( (\cpu|IP_OUT [2] & !\cpu|IP_OUT [0]) ) ) ) # ( \cpu|IP_OUT [1] & ( !\cpu|IP_OUT [3] & ( 
// (\cpu|IP_OUT [2] & !\cpu|IP_OUT [0]) ) ) ) # ( !\cpu|IP_OUT [1] & ( !\cpu|IP_OUT [3] & ( (\cpu|IP_OUT [2] & \cpu|IP_OUT [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [2]),
	.datad(!\cpu|IP_OUT [0]),
	.datae(!\cpu|IP_OUT [1]),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr5~0 .extended_lut = "off";
defparam \dh|disp0|WideOr5~0 .lut_mask = 64'h000F0F000F000FFF;
defparam \dh|disp0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N9
cyclonev_lcell_comb \dh|disp0|WideOr4~0 (
// Equation(s):
// \dh|disp0|WideOr4~0_combout  = ( \cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( \cpu|IP_OUT [2] ) ) ) # ( !\cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( (\cpu|IP_OUT [2] & !\cpu|IP_OUT [0]) ) ) ) # ( \cpu|IP_OUT [1] & ( !\cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [2] & 
// !\cpu|IP_OUT [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [2]),
	.datad(!\cpu|IP_OUT [0]),
	.datae(!\cpu|IP_OUT [1]),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr4~0 .extended_lut = "off";
defparam \dh|disp0|WideOr4~0 .lut_mask = 64'h0000F0000F000F0F;
defparam \dh|disp0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N42
cyclonev_lcell_comb \dh|disp0|WideOr3~0 (
// Equation(s):
// \dh|disp0|WideOr3~0_combout  = ( \cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( !\cpu|IP_OUT [0] $ (\cpu|IP_OUT [2]) ) ) ) # ( !\cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( (\cpu|IP_OUT [0] & !\cpu|IP_OUT [2]) ) ) ) # ( \cpu|IP_OUT [1] & ( !\cpu|IP_OUT [3] & ( 
// (\cpu|IP_OUT [0] & \cpu|IP_OUT [2]) ) ) ) # ( !\cpu|IP_OUT [1] & ( !\cpu|IP_OUT [3] & ( !\cpu|IP_OUT [0] $ (!\cpu|IP_OUT [2]) ) ) )

	.dataa(!\cpu|IP_OUT [0]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP_OUT [1]),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr3~0 .extended_lut = "off";
defparam \dh|disp0|WideOr3~0 .lut_mask = 64'h6666111144449999;
defparam \dh|disp0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N21
cyclonev_lcell_comb \dh|disp0|WideOr2~0 (
// Equation(s):
// \dh|disp0|WideOr2~0_combout  = ( \cpu|IP_OUT [3] & ( (\cpu|IP_OUT [0] & (!\cpu|IP_OUT [2] & !\cpu|IP_OUT [1])) ) ) # ( !\cpu|IP_OUT [3] & ( ((\cpu|IP_OUT [2] & !\cpu|IP_OUT [1])) # (\cpu|IP_OUT [0]) ) )

	.dataa(!\cpu|IP_OUT [0]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [1]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr2~0 .extended_lut = "off";
defparam \dh|disp0|WideOr2~0 .lut_mask = 64'h7755775544004400;
defparam \dh|disp0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N24
cyclonev_lcell_comb \dh|disp0|WideOr1~0 (
// Equation(s):
// \dh|disp0|WideOr1~0_combout  = ( !\cpu|IP_OUT [1] & ( \cpu|IP_OUT [3] & ( (\cpu|IP_OUT [0] & \cpu|IP_OUT [2]) ) ) ) # ( \cpu|IP_OUT [1] & ( !\cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [2]) # (\cpu|IP_OUT [0]) ) ) ) # ( !\cpu|IP_OUT [1] & ( !\cpu|IP_OUT [3] & ( 
// (\cpu|IP_OUT [0] & !\cpu|IP_OUT [2]) ) ) )

	.dataa(!\cpu|IP_OUT [0]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP_OUT [1]),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr1~0 .extended_lut = "off";
defparam \dh|disp0|WideOr1~0 .lut_mask = 64'h4444DDDD11110000;
defparam \dh|disp0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N18
cyclonev_lcell_comb \dh|disp0|WideOr0~0 (
// Equation(s):
// \dh|disp0|WideOr0~0_combout  = ( \cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [2]) # ((\cpu|IP_OUT [0]) # (\cpu|IP_OUT [1])) ) ) # ( !\cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [2] & (\cpu|IP_OUT [1])) # (\cpu|IP_OUT [2] & ((!\cpu|IP_OUT [1]) # (!\cpu|IP_OUT [0]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [1]),
	.datad(!\cpu|IP_OUT [0]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr0~0 .extended_lut = "off";
defparam \dh|disp0|WideOr0~0 .lut_mask = 64'h3F3C3F3CCFFFCFFF;
defparam \dh|disp0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N35
dffeas \cpu|IP_OUT[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[4] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y17_N17
dffeas \cpu|IP_OUT[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[6] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y17_N23
dffeas \cpu|IP_OUT[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[7] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y17_N41
dffeas \cpu|IP_OUT[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[5] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N57
cyclonev_lcell_comb \dh|disp1|WideOr6~0 (
// Equation(s):
// \dh|disp1|WideOr6~0_combout  = ( \cpu|IP_OUT [5] & ( (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [6] & \cpu|IP_OUT [7])) ) ) # ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [4] & (\cpu|IP_OUT [6] & !\cpu|IP_OUT [7])) # (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [6] $ (\cpu|IP_OUT 
// [7]))) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(!\cpu|IP_OUT [6]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr6~0 .extended_lut = "off";
defparam \dh|disp1|WideOr6~0 .lut_mask = 64'h6611661100440044;
defparam \dh|disp1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N0
cyclonev_lcell_comb \dh|disp1|WideOr5~0 (
// Equation(s):
// \dh|disp1|WideOr5~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [4] & (\cpu|IP_OUT [6])) # (\cpu|IP_OUT [4] & ((\cpu|IP_OUT [7]))) ) ) # ( !\cpu|IP_OUT [5] & ( (\cpu|IP_OUT [6] & (!\cpu|IP_OUT [4] $ (!\cpu|IP_OUT [7]))) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(!\cpu|IP_OUT [6]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr5~0 .extended_lut = "off";
defparam \dh|disp1|WideOr5~0 .lut_mask = 64'h1122112222772277;
defparam \dh|disp1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N3
cyclonev_lcell_comb \dh|disp1|WideOr4~0 (
// Equation(s):
// \dh|disp1|WideOr4~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [6] & (!\cpu|IP_OUT [4] & !\cpu|IP_OUT [7])) # (\cpu|IP_OUT [6] & ((\cpu|IP_OUT [7]))) ) ) # ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [4] & (\cpu|IP_OUT [6] & \cpu|IP_OUT [7])) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(!\cpu|IP_OUT [6]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr4~0 .extended_lut = "off";
defparam \dh|disp1|WideOr4~0 .lut_mask = 64'h0022002288338833;
defparam \dh|disp1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N9
cyclonev_lcell_comb \dh|disp1|WideOr3~0 (
// Equation(s):
// \dh|disp1|WideOr3~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [4] & (!\cpu|IP_OUT [6] & \cpu|IP_OUT [7])) # (\cpu|IP_OUT [4] & (\cpu|IP_OUT [6])) ) ) # ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [4] & (\cpu|IP_OUT [6] & !\cpu|IP_OUT [7])) # (\cpu|IP_OUT 
// [4] & (!\cpu|IP_OUT [6])) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [6]),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr3~0 .extended_lut = "off";
defparam \dh|disp1|WideOr3~0 .lut_mask = 64'h5A505A5005A505A5;
defparam \dh|disp1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N42
cyclonev_lcell_comb \dh|disp1|WideOr2~0 (
// Equation(s):
// \dh|disp1|WideOr2~0_combout  = ( \cpu|IP_OUT [5] & ( (\cpu|IP_OUT [4] & !\cpu|IP_OUT [7]) ) ) # ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [6] & (\cpu|IP_OUT [4])) # (\cpu|IP_OUT [6] & ((!\cpu|IP_OUT [7]))) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(!\cpu|IP_OUT [6]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr2~0 .extended_lut = "off";
defparam \dh|disp1|WideOr2~0 .lut_mask = 64'h7744774455005500;
defparam \dh|disp1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N45
cyclonev_lcell_comb \dh|disp1|WideOr1~0 (
// Equation(s):
// \dh|disp1|WideOr1~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [7] & ((!\cpu|IP_OUT [6]) # (\cpu|IP_OUT [4]))) ) ) # ( !\cpu|IP_OUT [5] & ( (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [6] $ (\cpu|IP_OUT [7]))) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(!\cpu|IP_OUT [6]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr1~0 .extended_lut = "off";
defparam \dh|disp1|WideOr1~0 .lut_mask = 64'h44114411DD00DD00;
defparam \dh|disp1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N54
cyclonev_lcell_comb \dh|disp1|WideOr0~0 (
// Equation(s):
// \dh|disp1|WideOr0~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [4]) # ((!\cpu|IP_OUT [6]) # (\cpu|IP_OUT [7])) ) ) # ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [6] & ((\cpu|IP_OUT [7]))) # (\cpu|IP_OUT [6] & ((!\cpu|IP_OUT [7]) # (\cpu|IP_OUT [4]))) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(!\cpu|IP_OUT [6]),
	.datac(!\cpu|IP_OUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr0~0 .extended_lut = "off";
defparam \dh|disp1|WideOr0~0 .lut_mask = 64'h3D3D3D3DEFEFEFEF;
defparam \dh|disp1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
