{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684418717640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684418717647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 22:05:17 2023 " "Processing started: Thu May 18 22:05:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684418717647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418717647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9test -c Lab9test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9test -c Lab9test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418717647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684418718406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684418718406 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684418728379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728380 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(214) " "Verilog HDL information at vga_text_avl_interface.sv(214): always construct contains both blocking and non-blocking assignments" {  } { { "vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv" 214 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684418728382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684418728389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/lab9_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/lab9_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc " "Found entity 1: lab9_soc" {  } { { "lab9_soc/synthesis/lab9_soc.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_irq_mapper " "Found entity 1: lab9_soc_irq_mapper" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0 " "Found entity 1: lab9_soc_mm_interconnect_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728430 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684418728451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684418728453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_004_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728453 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_004 " "Found entity 2: lab9_soc_mm_interconnect_0_router_004" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684418728455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684418728455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728456 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_002 " "Found entity 2: lab9_soc_mm_interconnect_0_router_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684418728457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684418728457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728458 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_001 " "Found entity 2: lab9_soc_mm_interconnect_0_router_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684418728459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684418728460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728461 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router " "Found entity 2: lab9_soc_mm_interconnect_0_router" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sysid_qsys_0 " "Found entity 1: lab9_soc_sysid_qsys_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab9_soc_sdram_pll_dffpipe_l2c" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728479 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab9_soc_sdram_pll_stdsync_sv6" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728479 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab9_soc_sdram_pll_altpll_lqa2" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728479 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_sdram_pll " "Found entity 4: lab9_soc_sdram_pll" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_input_efifo_module " "Found entity 1: lab9_soc_sdram_input_efifo_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728482 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram " "Found entity 2: lab9_soc_sdram" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_data " "Found entity 1: lab9_soc_otg_hpi_data" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_cs " "Found entity 1: lab9_soc_otg_hpi_cs" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_address " "Found entity 1: lab9_soc_otg_hpi_address" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_onchip_memory2_0 " "Found entity 1: lab9_soc_onchip_memory2_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0 " "Found entity 1: lab9_soc_nios2_gen2_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab9_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab9_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab9_soc_nios2_gen2_0_cpu " "Found entity 21: lab9_soc_nios2_gen2_0_cpu" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_keycode " "Found entity 1: lab9_soc_keycode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_keycode.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab9_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728526 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab9_soc_jtag_uart_0_scfifo_w" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728526 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab9_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728526 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab9_soc_jtag_uart_0_scfifo_r" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728526 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_jtag_uart_0 " "Found entity 5: lab9_soc_jtag_uart_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728526 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(214) " "Verilog HDL information at vga_text_avl_interface.sv(214): always construct contains both blocking and non-blocking assignments" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 214 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684418728528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title.sv 2 2 " "Found 2 design units, including 2 entities, in source file title.sv" { { "Info" "ISGN_ENTITY_NAME" "1 title " "Found entity 1: title" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728534 ""} { "Info" "ISGN_ENTITY_NAME" "2 title_rom " "Found entity 2: title_rom" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frisk.sv 11 11 " "Found 11 design units, including 11 entities, in source file frisk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frisk_move " "Found entity 1: frisk_move" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "2 frisk1_rom " "Found entity 2: frisk1_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "3 frisk2_rom " "Found entity 3: frisk2_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "4 frisk3_rom " "Found entity 4: frisk3_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "5 frisk4_rom " "Found entity 5: frisk4_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "6 frisk5_rom " "Found entity 6: frisk5_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "7 frisk6_rom " "Found entity 7: frisk6_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "8 frisk7_rom " "Found entity 8: frisk7_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "9 frisk8_rom " "Found entity 9: frisk8_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "10 frisk9_rom " "Found entity 10: frisk9_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""} { "Info" "ISGN_ENTITY_NAME" "11 frisk10_rom " "Found entity 11: frisk10_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.sv 1 1 " "Found 1 design units, including 1 entities, in source file state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "state.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "intro.sv(23) " "Verilog HDL information at intro.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684418728546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intro.sv 17 17 " "Found 17 design units, including 17 entities, in source file intro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro " "Found entity 1: intro" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro1_rom " "Found entity 2: intro1_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro2_rom " "Found entity 3: intro2_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro3_rom " "Found entity 4: intro3_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "5 intro4_rom " "Found entity 5: intro4_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "6 intro5_rom " "Found entity 6: intro5_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "7 intro6_rom " "Found entity 7: intro6_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "8 intro7_rom " "Found entity 8: intro7_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "9 intro8_rom " "Found entity 9: intro8_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "10 intro9_rom " "Found entity 10: intro9_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "11 intro10_rom " "Found entity 11: intro10_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "12 font1_rom " "Found entity 12: font1_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "13 font2_rom " "Found entity 13: font2_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "14 font3_rom " "Found entity 14: font3_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "15 font4_rom " "Found entity 15: font4_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "16 font5_rom " "Found entity 16: font5_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""} { "Info" "ISGN_ENTITY_NAME" "17 font6_rom " "Found entity 17: font6_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418728559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418728559 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1684418728717 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1684418728717 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1684418728717 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1684418728718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684418728879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc lab9_soc:u0 " "Elaborating entity \"lab9_soc\" for hierarchy \"lab9_soc:u0\"" {  } { { "lab9.sv" "u0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418728887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "vga_text_mode_controller_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418728928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_text_avl_interface.sv(145) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(145): truncated value with size 32 to match size of target (7)" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418728932 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_text_avl_interface.sv(164) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(164): truncated value with size 32 to match size of target (7)" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418728933 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA vga_text_avl_interface.sv(46) " "Output port \"AVL_READDATA\" at vga_text_avl_interface.sv(46) has no driver" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684418728964 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance " "Elaborating entity \"vga_controller\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "vga_controller_instance" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729016 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729016 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font1 " "Elaborating entity \"font_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom " "Elaborating entity \"font1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729058 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "68 0 127 intro.sv(500) " "Verilog HDL warning at intro.sv(500): number of words (68) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 500 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(1) " "Verilog HDL assignment warning at font1.txt(1): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(2) " "Verilog HDL assignment warning at font1.txt(2): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(3) " "Verilog HDL assignment warning at font1.txt(3): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(4) " "Verilog HDL assignment warning at font1.txt(4): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(6) " "Verilog HDL assignment warning at font1.txt(6): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(7) " "Verilog HDL assignment warning at font1.txt(7): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(8) " "Verilog HDL assignment warning at font1.txt(8): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(11) " "Verilog HDL assignment warning at font1.txt(11): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(12) " "Verilog HDL assignment warning at font1.txt(12): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(13) " "Verilog HDL assignment warning at font1.txt(13): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(15) " "Verilog HDL assignment warning at font1.txt(15): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(16) " "Verilog HDL assignment warning at font1.txt(16): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(17) " "Verilog HDL assignment warning at font1.txt(17): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(18) " "Verilog HDL assignment warning at font1.txt(18): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(19) " "Verilog HDL assignment warning at font1.txt(19): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(26) " "Verilog HDL assignment warning at font1.txt(26): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(27) " "Verilog HDL assignment warning at font1.txt(27): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(28) " "Verilog HDL assignment warning at font1.txt(28): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(29) " "Verilog HDL assignment warning at font1.txt(29): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(30) " "Verilog HDL assignment warning at font1.txt(30): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(32) " "Verilog HDL assignment warning at font1.txt(32): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(33) " "Verilog HDL assignment warning at font1.txt(33): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(34) " "Verilog HDL assignment warning at font1.txt(34): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(35) " "Verilog HDL assignment warning at font1.txt(35): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(37) " "Verilog HDL assignment warning at font1.txt(37): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(38) " "Verilog HDL assignment warning at font1.txt(38): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(39) " "Verilog HDL assignment warning at font1.txt(39): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(40) " "Verilog HDL assignment warning at font1.txt(40): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(41) " "Verilog HDL assignment warning at font1.txt(41): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(51) " "Verilog HDL assignment warning at font1.txt(51): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(52) " "Verilog HDL assignment warning at font1.txt(52): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(53) " "Verilog HDL assignment warning at font1.txt(53): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729060 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(55) " "Verilog HDL assignment warning at font1.txt(55): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(56) " "Verilog HDL assignment warning at font1.txt(56): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(58) " "Verilog HDL assignment warning at font1.txt(58): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(59) " "Verilog HDL assignment warning at font1.txt(59): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(60) " "Verilog HDL assignment warning at font1.txt(60): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(62) " "Verilog HDL assignment warning at font1.txt(62): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(63) " "Verilog HDL assignment warning at font1.txt(63): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(64) " "Verilog HDL assignment warning at font1.txt(64): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(65) " "Verilog HDL assignment warning at font1.txt(65): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(66) " "Verilog HDL assignment warning at font1.txt(66): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(67) " "Verilog HDL assignment warning at font1.txt(67): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font1.txt(68) " "Verilog HDL assignment warning at font1.txt(68): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font1.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(494) " "Net \"mem.data_a\" at intro.sv(494) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 494 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729062 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(494) " "Net \"mem.waddr_a\" at intro.sv(494) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 494 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729062 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(494) " "Net \"mem.we_a\" at intro.sv(494) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 494 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729062 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom " "Elaborating entity \"font2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729080 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 127 intro.sv(518) " "Verilog HDL warning at intro.sv(518): number of words (55) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 518 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(1) " "Verilog HDL assignment warning at font2.txt(1): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(2) " "Verilog HDL assignment warning at font2.txt(2): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(3) " "Verilog HDL assignment warning at font2.txt(3): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(5) " "Verilog HDL assignment warning at font2.txt(5): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(6) " "Verilog HDL assignment warning at font2.txt(6): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(7) " "Verilog HDL assignment warning at font2.txt(7): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(10) " "Verilog HDL assignment warning at font2.txt(10): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(11) " "Verilog HDL assignment warning at font2.txt(11): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(12) " "Verilog HDL assignment warning at font2.txt(12): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(14) " "Verilog HDL assignment warning at font2.txt(14): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(15) " "Verilog HDL assignment warning at font2.txt(15): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(16) " "Verilog HDL assignment warning at font2.txt(16): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(17) " "Verilog HDL assignment warning at font2.txt(17): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(18) " "Verilog HDL assignment warning at font2.txt(18): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(26) " "Verilog HDL assignment warning at font2.txt(26): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(27) " "Verilog HDL assignment warning at font2.txt(27): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(28) " "Verilog HDL assignment warning at font2.txt(28): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(30) " "Verilog HDL assignment warning at font2.txt(30): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(31) " "Verilog HDL assignment warning at font2.txt(31): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(32) " "Verilog HDL assignment warning at font2.txt(32): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(33) " "Verilog HDL assignment warning at font2.txt(33): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729081 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(34) " "Verilog HDL assignment warning at font2.txt(34): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(35) " "Verilog HDL assignment warning at font2.txt(35): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(36) " "Verilog HDL assignment warning at font2.txt(36): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(38) " "Verilog HDL assignment warning at font2.txt(38): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(39) " "Verilog HDL assignment warning at font2.txt(39): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(40) " "Verilog HDL assignment warning at font2.txt(40): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(42) " "Verilog HDL assignment warning at font2.txt(42): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(43) " "Verilog HDL assignment warning at font2.txt(43): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(44) " "Verilog HDL assignment warning at font2.txt(44): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(51) " "Verilog HDL assignment warning at font2.txt(51): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(52) " "Verilog HDL assignment warning at font2.txt(52): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(53) " "Verilog HDL assignment warning at font2.txt(53): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(54) " "Verilog HDL assignment warning at font2.txt(54): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font2.txt(55) " "Verilog HDL assignment warning at font2.txt(55): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font2.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729082 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(512) " "Net \"mem.data_a\" at intro.sv(512) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 512 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729083 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(512) " "Net \"mem.waddr_a\" at intro.sv(512) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 512 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729083 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(512) " "Net \"mem.we_a\" at intro.sv(512) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 512 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729083 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom " "Elaborating entity \"font3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729100 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60 0 127 intro.sv(536) " "Verilog HDL warning at intro.sv(536): number of words (60) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 536 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(2) " "Verilog HDL assignment warning at font3.txt(2): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(3) " "Verilog HDL assignment warning at font3.txt(3): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(4) " "Verilog HDL assignment warning at font3.txt(4): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(5) " "Verilog HDL assignment warning at font3.txt(5): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(7) " "Verilog HDL assignment warning at font3.txt(7): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(9) " "Verilog HDL assignment warning at font3.txt(9): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(10) " "Verilog HDL assignment warning at font3.txt(10): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(11) " "Verilog HDL assignment warning at font3.txt(11): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(12) " "Verilog HDL assignment warning at font3.txt(12): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(14) " "Verilog HDL assignment warning at font3.txt(14): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(15) " "Verilog HDL assignment warning at font3.txt(15): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(16) " "Verilog HDL assignment warning at font3.txt(16): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(17) " "Verilog HDL assignment warning at font3.txt(17): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(18) " "Verilog HDL assignment warning at font3.txt(18): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729101 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(19) " "Verilog HDL assignment warning at font3.txt(19): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(26) " "Verilog HDL assignment warning at font3.txt(26): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(27) " "Verilog HDL assignment warning at font3.txt(27): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(28) " "Verilog HDL assignment warning at font3.txt(28): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(30) " "Verilog HDL assignment warning at font3.txt(30): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(31) " "Verilog HDL assignment warning at font3.txt(31): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(32) " "Verilog HDL assignment warning at font3.txt(32): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(33) " "Verilog HDL assignment warning at font3.txt(33): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(34) " "Verilog HDL assignment warning at font3.txt(34): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(35) " "Verilog HDL assignment warning at font3.txt(35): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(37) " "Verilog HDL assignment warning at font3.txt(37): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(38) " "Verilog HDL assignment warning at font3.txt(38): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(39) " "Verilog HDL assignment warning at font3.txt(39): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(40) " "Verilog HDL assignment warning at font3.txt(40): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(51) " "Verilog HDL assignment warning at font3.txt(51): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(52) " "Verilog HDL assignment warning at font3.txt(52): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(53) " "Verilog HDL assignment warning at font3.txt(53): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(54) " "Verilog HDL assignment warning at font3.txt(54): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(55) " "Verilog HDL assignment warning at font3.txt(55): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(56) " "Verilog HDL assignment warning at font3.txt(56): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(57) " "Verilog HDL assignment warning at font3.txt(57): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(58) " "Verilog HDL assignment warning at font3.txt(58): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(59) " "Verilog HDL assignment warning at font3.txt(59): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font3.txt(60) " "Verilog HDL assignment warning at font3.txt(60): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font3.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729102 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(530) " "Net \"mem.data_a\" at intro.sv(530) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 530 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729103 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(530) " "Net \"mem.waddr_a\" at intro.sv(530) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 530 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729103 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(530) " "Net \"mem.we_a\" at intro.sv(530) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 530 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729103 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom " "Elaborating entity \"font4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729122 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 127 intro.sv(554) " "Verilog HDL warning at intro.sv(554): number of words (55) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 554 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(1) " "Verilog HDL assignment warning at font4.txt(1): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(2) " "Verilog HDL assignment warning at font4.txt(2): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(3) " "Verilog HDL assignment warning at font4.txt(3): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(4) " "Verilog HDL assignment warning at font4.txt(4): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(6) " "Verilog HDL assignment warning at font4.txt(6): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(7) " "Verilog HDL assignment warning at font4.txt(7): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(8) " "Verilog HDL assignment warning at font4.txt(8): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(9) " "Verilog HDL assignment warning at font4.txt(9): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(10) " "Verilog HDL assignment warning at font4.txt(10): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(11) " "Verilog HDL assignment warning at font4.txt(11): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(13) " "Verilog HDL assignment warning at font4.txt(13): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(14) " "Verilog HDL assignment warning at font4.txt(14): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(15) " "Verilog HDL assignment warning at font4.txt(15): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(17) " "Verilog HDL assignment warning at font4.txt(17): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(18) " "Verilog HDL assignment warning at font4.txt(18): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(19) " "Verilog HDL assignment warning at font4.txt(19): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729123 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(20) " "Verilog HDL assignment warning at font4.txt(20): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(21) " "Verilog HDL assignment warning at font4.txt(21): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(22) " "Verilog HDL assignment warning at font4.txt(22): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(23) " "Verilog HDL assignment warning at font4.txt(23): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(24) " "Verilog HDL assignment warning at font4.txt(24): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(26) " "Verilog HDL assignment warning at font4.txt(26): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(27) " "Verilog HDL assignment warning at font4.txt(27): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(28) " "Verilog HDL assignment warning at font4.txt(28): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(29) " "Verilog HDL assignment warning at font4.txt(29): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(30) " "Verilog HDL assignment warning at font4.txt(30): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(31) " "Verilog HDL assignment warning at font4.txt(31): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(32) " "Verilog HDL assignment warning at font4.txt(32): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(33) " "Verilog HDL assignment warning at font4.txt(33): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(34) " "Verilog HDL assignment warning at font4.txt(34): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(35) " "Verilog HDL assignment warning at font4.txt(35): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(36) " "Verilog HDL assignment warning at font4.txt(36): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(38) " "Verilog HDL assignment warning at font4.txt(38): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(39) " "Verilog HDL assignment warning at font4.txt(39): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(40) " "Verilog HDL assignment warning at font4.txt(40): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(41) " "Verilog HDL assignment warning at font4.txt(41): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(43) " "Verilog HDL assignment warning at font4.txt(43): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(45) " "Verilog HDL assignment warning at font4.txt(45): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(46) " "Verilog HDL assignment warning at font4.txt(46): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(47) " "Verilog HDL assignment warning at font4.txt(47): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(48) " "Verilog HDL assignment warning at font4.txt(48): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729124 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(49) " "Verilog HDL assignment warning at font4.txt(49): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729125 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(51) " "Verilog HDL assignment warning at font4.txt(51): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729125 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(52) " "Verilog HDL assignment warning at font4.txt(52): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729125 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(53) " "Verilog HDL assignment warning at font4.txt(53): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729125 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(54) " "Verilog HDL assignment warning at font4.txt(54): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729125 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font4.txt(55) " "Verilog HDL assignment warning at font4.txt(55): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font4.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729125 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(548) " "Net \"mem.data_a\" at intro.sv(548) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 548 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(548) " "Net \"mem.waddr_a\" at intro.sv(548) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 548 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(548) " "Net \"mem.we_a\" at intro.sv(548) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 548 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729126 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom " "Elaborating entity \"font5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729144 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 127 intro.sv(572) " "Verilog HDL warning at intro.sv(572): number of words (39) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 572 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font5.txt(9) " "Verilog HDL assignment warning at font5.txt(9): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font5.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font5.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font5.txt(10) " "Verilog HDL assignment warning at font5.txt(10): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font5.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font5.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font5.txt(13) " "Verilog HDL assignment warning at font5.txt(13): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font5.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font5.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font5.txt(15) " "Verilog HDL assignment warning at font5.txt(15): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font5.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font5.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font5.txt(16) " "Verilog HDL assignment warning at font5.txt(16): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font5.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font5.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font5.txt(17) " "Verilog HDL assignment warning at font5.txt(17): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font5.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font5.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font5.txt(39) " "Verilog HDL assignment warning at font5.txt(39): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font5.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font5.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(566) " "Net \"mem.data_a\" at intro.sv(566) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 566 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729146 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(566) " "Net \"mem.waddr_a\" at intro.sv(566) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 566 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729146 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(566) " "Net \"mem.we_a\" at intro.sv(566) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 566 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729146 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom " "Elaborating entity \"font6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729162 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 127 intro.sv(590) " "Verilog HDL warning at intro.sv(590): number of words (62) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 590 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(1) " "Verilog HDL assignment warning at font6.txt(1): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(2) " "Verilog HDL assignment warning at font6.txt(2): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(3) " "Verilog HDL assignment warning at font6.txt(3): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(4) " "Verilog HDL assignment warning at font6.txt(4): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(5) " "Verilog HDL assignment warning at font6.txt(5): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(6) " "Verilog HDL assignment warning at font6.txt(6): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(7) " "Verilog HDL assignment warning at font6.txt(7): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(9) " "Verilog HDL assignment warning at font6.txt(9): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(10) " "Verilog HDL assignment warning at font6.txt(10): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(11) " "Verilog HDL assignment warning at font6.txt(11): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(13) " "Verilog HDL assignment warning at font6.txt(13): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(14) " "Verilog HDL assignment warning at font6.txt(14): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(15) " "Verilog HDL assignment warning at font6.txt(15): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(16) " "Verilog HDL assignment warning at font6.txt(16): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(18) " "Verilog HDL assignment warning at font6.txt(18): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(19) " "Verilog HDL assignment warning at font6.txt(19): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(20) " "Verilog HDL assignment warning at font6.txt(20): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(21) " "Verilog HDL assignment warning at font6.txt(21): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(22) " "Verilog HDL assignment warning at font6.txt(22): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(26) " "Verilog HDL assignment warning at font6.txt(26): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(27) " "Verilog HDL assignment warning at font6.txt(27): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(28) " "Verilog HDL assignment warning at font6.txt(28): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(30) " "Verilog HDL assignment warning at font6.txt(30): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(31) " "Verilog HDL assignment warning at font6.txt(31): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(32) " "Verilog HDL assignment warning at font6.txt(32): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(33) " "Verilog HDL assignment warning at font6.txt(33): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(34) " "Verilog HDL assignment warning at font6.txt(34): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(36) " "Verilog HDL assignment warning at font6.txt(36): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(37) " "Verilog HDL assignment warning at font6.txt(37): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(38) " "Verilog HDL assignment warning at font6.txt(38): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(40) " "Verilog HDL assignment warning at font6.txt(40): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(41) " "Verilog HDL assignment warning at font6.txt(41): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(42) " "Verilog HDL assignment warning at font6.txt(42): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(43) " "Verilog HDL assignment warning at font6.txt(43): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729164 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(44) " "Verilog HDL assignment warning at font6.txt(44): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(45) " "Verilog HDL assignment warning at font6.txt(45): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(46) " "Verilog HDL assignment warning at font6.txt(46): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(47) " "Verilog HDL assignment warning at font6.txt(47): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(51) " "Verilog HDL assignment warning at font6.txt(51): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(52) " "Verilog HDL assignment warning at font6.txt(52): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(53) " "Verilog HDL assignment warning at font6.txt(53): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(54) " "Verilog HDL assignment warning at font6.txt(54): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(55) " "Verilog HDL assignment warning at font6.txt(55): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(57) " "Verilog HDL assignment warning at font6.txt(57): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(58) " "Verilog HDL assignment warning at font6.txt(58): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(59) " "Verilog HDL assignment warning at font6.txt(59): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(60) " "Verilog HDL assignment warning at font6.txt(60): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(61) " "Verilog HDL assignment warning at font6.txt(61): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 font6.txt(62) " "Verilog HDL assignment warning at font6.txt(62): truncated value with size 8 to match size of target (6)" {  } { { "sprite_bytes/font6.txt" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729165 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(584) " "Net \"mem.data_a\" at intro.sv(584) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 584 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729166 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(584) " "Net \"mem.waddr_a\" at intro.sv(584) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 584 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729166 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(584) " "Net \"mem.we_a\" at intro.sv(584) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 584 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729166 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title:title " "Elaborating entity \"title\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title:title\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "title" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Title.sv(18) " "Verilog HDL assignment warning at Title.sv(18): truncated value with size 32 to match size of target (20)" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729184 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title:title"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom " "Elaborating entity \"title_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "title_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729190 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6144 0 8191 Title.sv(44) " "Verilog HDL warning at Title.sv(44): number of words (6144) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729200 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Title.sv(32) " "Net \"mem.data_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729287 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Title.sv(32) " "Net \"mem.waddr_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729287 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..4\] 0 Title.sv(34) " "Net \"col\[7..4\]\" at Title.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729287 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Title.sv(32) " "Net \"mem.we_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729287 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk_move lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove " "Elaborating entity \"frisk_move\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "friskmove" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Frisk.sv(161) " "Verilog HDL assignment warning at Frisk.sv(161): truncated value with size 32 to match size of target (20)" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729299 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom " "Elaborating entity \"frisk1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729319 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(194) " "Verilog HDL warning at Frisk.sv(194): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 194 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729325 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(180) " "Net \"mem.data_a\" at Frisk.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729352 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(180) " "Net \"mem.waddr_a\" at Frisk.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729352 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(182) " "Net \"col\[7..6\]\" at Frisk.sv(182) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 182 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729352 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(180) " "Net \"mem.we_a\" at Frisk.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729352 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom " "Elaborating entity \"frisk2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729366 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(220) " "Verilog HDL warning at Frisk.sv(220): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 220 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729371 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(206) " "Net \"mem.data_a\" at Frisk.sv(206) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 206 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729400 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(206) " "Net \"mem.waddr_a\" at Frisk.sv(206) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 206 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729400 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(208) " "Net \"col\[7..6\]\" at Frisk.sv(208) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 208 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729400 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(206) " "Net \"mem.we_a\" at Frisk.sv(206) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 206 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729400 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom " "Elaborating entity \"frisk3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729412 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(246) " "Verilog HDL warning at Frisk.sv(246): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 246 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729418 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(232) " "Net \"mem.data_a\" at Frisk.sv(232) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729446 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(232) " "Net \"mem.waddr_a\" at Frisk.sv(232) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(234) " "Net \"col\[7..6\]\" at Frisk.sv(234) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 234 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(232) " "Net \"mem.we_a\" at Frisk.sv(232) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom " "Elaborating entity \"frisk4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729460 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(272) " "Verilog HDL warning at Frisk.sv(272): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 272 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729465 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(258) " "Net \"mem.data_a\" at Frisk.sv(258) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 258 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729493 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(258) " "Net \"mem.waddr_a\" at Frisk.sv(258) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 258 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729493 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(260) " "Net \"col\[7..6\]\" at Frisk.sv(260) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 260 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729493 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(258) " "Net \"mem.we_a\" at Frisk.sv(258) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 258 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729493 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom " "Elaborating entity \"frisk5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729507 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(298) " "Verilog HDL warning at Frisk.sv(298): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 298 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729511 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(284) " "Net \"mem.data_a\" at Frisk.sv(284) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 284 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729538 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(284) " "Net \"mem.waddr_a\" at Frisk.sv(284) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 284 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729538 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(286) " "Net \"col\[7..6\]\" at Frisk.sv(286) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 286 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729538 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(284) " "Net \"mem.we_a\" at Frisk.sv(284) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 284 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729539 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom " "Elaborating entity \"frisk6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729551 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(324) " "Verilog HDL warning at Frisk.sv(324): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 324 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729556 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(310) " "Net \"mem.data_a\" at Frisk.sv(310) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 310 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729582 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(310) " "Net \"mem.waddr_a\" at Frisk.sv(310) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 310 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729582 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(312) " "Net \"col\[7..6\]\" at Frisk.sv(312) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 312 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729582 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(310) " "Net \"mem.we_a\" at Frisk.sv(310) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 310 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729582 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk7_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom " "Elaborating entity \"frisk7_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk7_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729595 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(350) " "Verilog HDL warning at Frisk.sv(350): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 350 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729600 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(336) " "Net \"mem.data_a\" at Frisk.sv(336) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 336 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729626 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(336) " "Net \"mem.waddr_a\" at Frisk.sv(336) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 336 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729627 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(338) " "Net \"col\[7..6\]\" at Frisk.sv(338) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 338 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729627 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(336) " "Net \"mem.we_a\" at Frisk.sv(336) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 336 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729627 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk8_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom " "Elaborating entity \"frisk8_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk8_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729639 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(376) " "Verilog HDL warning at Frisk.sv(376): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 376 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729644 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(362) " "Net \"mem.data_a\" at Frisk.sv(362) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 362 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729670 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(362) " "Net \"mem.waddr_a\" at Frisk.sv(362) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 362 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729670 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(364) " "Net \"col\[7..6\]\" at Frisk.sv(364) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 364 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729670 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(362) " "Net \"mem.we_a\" at Frisk.sv(362) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 362 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729670 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk9_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom " "Elaborating entity \"frisk9_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk9_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729683 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(402) " "Verilog HDL warning at Frisk.sv(402): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 402 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729689 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(388) " "Net \"mem.data_a\" at Frisk.sv(388) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729710 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(388) " "Net \"mem.waddr_a\" at Frisk.sv(388) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729710 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(390) " "Net \"col\[7..6\]\" at Frisk.sv(390) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 390 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729710 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(388) " "Net \"mem.we_a\" at Frisk.sv(388) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729710 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk10_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom " "Elaborating entity \"frisk10_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk10_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729723 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(428) " "Verilog HDL warning at Frisk.sv(428): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 428 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729728 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(414) " "Net \"mem.data_a\" at Frisk.sv(414) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 414 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(414) " "Net \"mem.waddr_a\" at Frisk.sv(414) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 414 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(416) " "Net \"col\[7..6\]\" at Frisk.sv(416) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 416 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729749 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(414) " "Net \"mem.we_a\" at Frisk.sv(414) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 414 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418729750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro " "Elaborating entity \"intro\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 intro.sv(176) " "Verilog HDL assignment warning at intro.sv(176): truncated value with size 32 to match size of target (20)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 intro.sv(230) " "Verilog HDL assignment warning at intro.sv(230): truncated value with size 32 to match size of target (20)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684418729765 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom " "Elaborating entity \"intro1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418729786 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(257) " "Verilog HDL warning at intro.sv(257): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 257 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418729820 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(244) " "Net \"mem.data_a\" at intro.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418730771 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(244) " "Net \"mem.waddr_a\" at intro.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418730772 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(246) " "Net \"col\[7..5\]\" at intro.sv(246) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418730772 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(244) " "Net \"mem.we_a\" at intro.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418730772 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom " "Elaborating entity \"intro2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418730794 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(282) " "Verilog HDL warning at intro.sv(282): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 282 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418730828 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(269) " "Net \"mem.data_a\" at intro.sv(269) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418731862 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(269) " "Net \"mem.waddr_a\" at intro.sv(269) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418731862 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(271) " "Net \"col\[7..5\]\" at intro.sv(271) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 271 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418731862 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(269) " "Net \"mem.we_a\" at intro.sv(269) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418731862 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom " "Elaborating entity \"intro3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418731888 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(307) " "Verilog HDL warning at intro.sv(307): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 307 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418731924 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(294) " "Net \"mem.data_a\" at intro.sv(294) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 294 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418732852 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(294) " "Net \"mem.waddr_a\" at intro.sv(294) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 294 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418732852 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(296) " "Net \"col\[7..5\]\" at intro.sv(296) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 296 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418732852 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(294) " "Net \"mem.we_a\" at intro.sv(294) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 294 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418732853 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom " "Elaborating entity \"intro4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418732876 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(332) " "Verilog HDL warning at intro.sv(332): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 332 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418732907 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(319) " "Net \"mem.data_a\" at intro.sv(319) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 319 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418733769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(319) " "Net \"mem.waddr_a\" at intro.sv(319) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 319 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418733769 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(321) " "Net \"col\[7..5\]\" at intro.sv(321) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 321 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418733770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(319) " "Net \"mem.we_a\" at intro.sv(319) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 319 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418733770 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom " "Elaborating entity \"intro5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418733792 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(357) " "Verilog HDL warning at intro.sv(357): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 357 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418733823 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(344) " "Net \"mem.data_a\" at intro.sv(344) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418734680 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(344) " "Net \"mem.waddr_a\" at intro.sv(344) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418734681 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(346) " "Net \"col\[7..5\]\" at intro.sv(346) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 346 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418734681 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(344) " "Net \"mem.we_a\" at intro.sv(344) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418734681 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom " "Elaborating entity \"intro6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418734702 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(382) " "Verilog HDL warning at intro.sv(382): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 382 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418734732 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(369) " "Net \"mem.data_a\" at intro.sv(369) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 369 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418735632 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(369) " "Net \"mem.waddr_a\" at intro.sv(369) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 369 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418735632 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(371) " "Net \"col\[7..5\]\" at intro.sv(371) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 371 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418735632 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(369) " "Net \"mem.we_a\" at intro.sv(369) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 369 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418735632 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro7_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom " "Elaborating entity \"intro7_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro7_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418735653 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(407) " "Verilog HDL warning at intro.sv(407): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 407 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418735683 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(394) " "Net \"mem.data_a\" at intro.sv(394) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 394 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418736608 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(394) " "Net \"mem.waddr_a\" at intro.sv(394) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 394 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418736608 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(396) " "Net \"col\[7..5\]\" at intro.sv(396) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418736608 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(394) " "Net \"mem.we_a\" at intro.sv(394) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 394 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418736608 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro8_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom " "Elaborating entity \"intro8_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro8_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418736630 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(432) " "Verilog HDL warning at intro.sv(432): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 432 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418736662 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(419) " "Net \"mem.data_a\" at intro.sv(419) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418737521 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(419) " "Net \"mem.waddr_a\" at intro.sv(419) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418737521 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(421) " "Net \"col\[7..5\]\" at intro.sv(421) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418737521 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(419) " "Net \"mem.we_a\" at intro.sv(419) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418737521 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro9_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom " "Elaborating entity \"intro9_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro9_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418737542 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(457) " "Verilog HDL warning at intro.sv(457): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 457 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418737572 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(444) " "Net \"mem.data_a\" at intro.sv(444) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418738441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(444) " "Net \"mem.waddr_a\" at intro.sv(444) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418738441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(446) " "Net \"col\[7..5\]\" at intro.sv(446) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 446 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418738441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(444) " "Net \"mem.we_a\" at intro.sv(444) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418738442 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro10_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom " "Elaborating entity \"intro10_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro10_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418738463 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(482) " "Verilog HDL warning at intro.sv(482): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 482 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684418738494 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(469) " "Net \"mem.data_a\" at intro.sv(469) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 469 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418739347 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(469) " "Net \"mem.waddr_a\" at intro.sv(469) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 469 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418739347 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(471) " "Net \"col\[7..5\]\" at intro.sv(471) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 471 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418739347 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(469) " "Net \"mem.we_a\" at intro.sv(469) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 469 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684418739347 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab9_soc_jtag_uart_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "jtag_uart_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_w lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_w" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "wfifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418739549 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684418739549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418739589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418739589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418739601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418739601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418739616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418739616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418739657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418739657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418739703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418739703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418739749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418739749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_r lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_r" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418739765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "lab9_soc_jtag_uart_0_alt_jtag_atlantic" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740027 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684418740027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_keycode lab9_soc:u0\|lab9_soc_keycode:keycode " "Elaborating entity \"lab9_soc_keycode\" for hierarchy \"lab9_soc:u0\|lab9_soc_keycode:keycode\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "keycode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab9_soc_nios2_gen2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "nios2_gen2_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" "cpu" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_test_bench lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_test_bench" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_a_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_a" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740825 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684418740825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418740871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418740871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_b_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_b" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418740961 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684418740961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_break lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418740964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_im lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_ocimem lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741195 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684418741195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418741241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418741241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_tck lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741360 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684418741360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_onchip_memory2_0 lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab9_soc_onchip_memory2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "onchip_memory2_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab9_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab9_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684418741411 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684418741411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g32 " "Found entity 1: altsyncram_4g32" {  } { { "db/altsyncram_4g32.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_4g32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418741460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418741460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4g32 lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4g32:auto_generated " "Elaborating entity \"altsyncram_4g32\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4g32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_address lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab9_soc_otg_hpi_address\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_address" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_cs lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab9_soc_otg_hpi_cs\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_cs" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_data lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab9_soc_otg_hpi_data\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_data" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram lab9_soc:u0\|lab9_soc_sdram:sdram " "Elaborating entity \"lab9_soc_sdram\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sdram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_input_efifo_module lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module " "Elaborating entity \"lab9_soc_sdram_input_efifo_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "the_lab9_soc_sdram_input_efifo_module" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab9_soc_sdram_pll\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sdram_pll" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_stdsync_sv6 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab9_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "stdsync2" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_dffpipe_l2c lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab9_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "dffpipe3" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_altpll_lqa2 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab9_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "sd1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sysid_qsys_0 lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab9_soc_sysid_qsys_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sysid_qsys_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "mm_interconnect_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418741755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 3242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 3283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab9_soc_mm_interconnect_0_router\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_004" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_demux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_demux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_mux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_mux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "crosser" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418742995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_avalon_st_adapter lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab9_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_irq_mapper lab9_soc:u0\|lab9_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab9_soc_irq_mapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_irq_mapper:irq_mapper\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "irq_mapper" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab9.sv" "hpi_io_inst" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state state:states " "Elaborating entity \"state\" for hierarchy \"state:states\"" {  } { { "lab9.sv" "states" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab9.sv" "hex_inst_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684418743154 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684418745111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.18.22:05:49 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2023.05.18.22:05:49 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418749132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418752258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418752410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418757076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418757164 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418757250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418757357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418757361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418757361 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684418758031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418758221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418758221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418758299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418758299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418758313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418758313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418758366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418758366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418758443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418758443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418758443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684418758501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684418758501 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "28 " "Found 28 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Title.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 244 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 269 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 294 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 319 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 344 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 369 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 394 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 419 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 444 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 469 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 512 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 548 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 584 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 494 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 530 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 566 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 310 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 180 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 284 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 336 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 206 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 362 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 232 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 388 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 258 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 414 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684418761993 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1684418761993 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1684418761993 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_title_rom_1f30683e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_title_rom_1f30683e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418762025 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro1_rom_cc9e8632.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro1_rom_cc9e8632.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418762148 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro2_rom_cc90119a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro2_rom_cc90119a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418762277 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro3_rom_d2cf3c76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro3_rom_d2cf3c76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418762408 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro4_rom_cd3b48d8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro4_rom_cd3b48d8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418762541 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro5_rom_d2ad22dd.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro5_rom_d2ad22dd.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418762673 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro6_rom_d2d2c781.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro6_rom_d2d2c781.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418762805 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro7_rom_cf719c5a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro7_rom_cf719c5a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418762937 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro8_rom_cdfe9d73.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro8_rom_cdfe9d73.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763068 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro9_rom_cc0411e7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro9_rom_cc0411e7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763200 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro10_rom_1ececdea.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro10_rom_1ececdea.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763332 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font2_rom_652dc3c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font2_rom_652dc3c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763340 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font4_rom_654ddcb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font4_rom_654ddcb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763341 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font6_rom_64adf3bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font6_rom_64adf3bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763342 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font1_rom_649e053a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font1_rom_649e053a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763342 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font3_rom_64b66c1f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font3_rom_64b66c1f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763343 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font5_rom_64d6d141.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font5_rom_64d6d141.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763344 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763360 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763377 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763395 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763410 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763429 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763446 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763464 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763480 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763497 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684418763515 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|Mult1\"" {  } { { "intro.sv" "Mult1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684419112193 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|Mult0\"" {  } { { "Frisk.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684419112193 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|Mult1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "Mult1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684419112193 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684419112193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112266 ""}  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684419112266 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112374 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684419112468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684419112468 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684419112569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684419112569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112618 ""}  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684419112618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684419112717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684419112717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112736 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684419112799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684419112799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 164 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684419112834 ""}  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 164 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684419112834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 164 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 164 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 164 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684419112932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684419112932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 164 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419112945 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 0 " "Ignored assignment(s) for \"OTG_INT\[0\]\" because \"OTG_INT\" is not a bus or array" {  } { { "lab9.sv" "OTG_INT" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1684419120036 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 1 " "Ignored assignment(s) for \"OTG_INT\[1\]\" because \"OTG_INT\" is not a bus or array" {  } { { "lab9.sv" "OTG_INT" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1684419120036 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684419120201 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 398 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 266 -1 0 } } { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684419120696 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684419120696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684419160788 "|lab9|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684419160788 "|lab9|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684419160788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419161778 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "113 " "113 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684419301782 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302275 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684419302275 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302276 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684419302276 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab9_top 562 " "Ignored 562 assignments for entity \"lab9_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENETCLK_25 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENETCLK_25 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab9_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684419302283 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684419302283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.map.smsg " "Generated suppressed messages file F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684419302733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684419305911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684419305911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684419307176 "|lab9|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684419307176 "|lab9|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684419307176 "|lab9|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684419307176 "|lab9|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684419307176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30194 " "Implemented 30194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684419307176 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684419307176 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684419307176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29916 " "Implemented 29916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684419307176 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684419307176 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1684419307176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684419307176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1017 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1017 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5296 " "Peak virtual memory: 5296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684419307279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 22:15:07 2023 " "Processing ended: Thu May 18 22:15:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684419307279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:50 " "Elapsed time: 00:09:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684419307279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:24 " "Total CPU time (on all processors): 00:07:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684419307279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684419307279 ""}
