INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/FLS/FLS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/FLS/FLS.srcs/sources_1/new/FLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLS
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/FLS/FLS.srcs/sources_1/new/d_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/FLS/FLS.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/FLS/FLS.srcs/sources_1/new/onebit_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onebit_add
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/FLS/FLS.srcs/sim_1/new/fls_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls_tb
