TimeQuest Timing Analyzer report for ControlUnit
Wed May 15 04:33:26 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLK'
 29. Slow 1200mV 0C Model Hold: 'CLK'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'CLK'
 44. Fast 1200mV 0C Model Hold: 'CLK'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Slow Corner Signal Integrity Metrics
 63. Fast Corner Signal Integrity Metrics
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; ControlUnit                                        ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 372.58 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -1.684 ; -20.108            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.413 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -21.000                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.684 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.617      ;
; -1.684 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.617      ;
; -1.684 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.617      ;
; -1.677 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.610      ;
; -1.677 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.610      ;
; -1.677 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.610      ;
; -1.563 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.497      ;
; -1.563 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.497      ;
; -1.563 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.497      ;
; -1.560 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.494      ;
; -1.560 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.494      ;
; -1.560 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.494      ;
; -1.521 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.454      ;
; -1.521 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.454      ;
; -1.521 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.454      ;
; -1.428 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.361      ;
; -1.428 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.361      ;
; -1.428 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.361      ;
; -1.423 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.357      ;
; -1.423 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.357      ;
; -1.423 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.357      ;
; -1.415 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.349      ;
; -1.415 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.349      ;
; -1.415 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.349      ;
; -1.398 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.331      ;
; -1.398 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.331      ;
; -1.398 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.331      ;
; -1.328 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.261      ;
; -1.328 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.261      ;
; -1.328 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.261      ;
; -1.288 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.221      ;
; -1.288 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.221      ;
; -1.288 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.221      ;
; -1.283 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.216      ;
; -1.283 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.216      ;
; -1.283 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.216      ;
; -1.281 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.215      ;
; -1.281 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.215      ;
; -1.281 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.215      ;
; -1.272 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.205      ;
; -1.272 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.205      ;
; -1.272 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.205      ;
; -1.209 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.143      ;
; -1.209 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.143      ;
; -1.209 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.143      ;
; -1.172 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.105      ;
; -1.172 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.105      ;
; -1.172 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.105      ;
; -1.135 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.069      ;
; -1.135 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.069      ;
; -1.135 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.069      ;
; -1.108 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.041      ;
; -1.108 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.041      ;
; -1.108 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.041      ;
; -1.065 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.999      ;
; -1.065 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.999      ;
; -1.065 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.999      ;
; -1.028 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.961      ;
; -1.028 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.961      ;
; -1.028 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.961      ;
; -0.975 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.908      ;
; -0.975 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.908      ;
; -0.975 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.908      ;
; -0.975 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.908      ;
; -0.955 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.888      ;
; -0.955 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.888      ;
; -0.955 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.888      ;
; -0.955 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.888      ;
; -0.955 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.888      ;
; -0.955 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.888      ;
; -0.955 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.888      ;
; -0.955 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.888      ;
; -0.910 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.843      ;
; -0.910 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.843      ;
; -0.910 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.843      ;
; -0.831 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.764      ;
; -0.831 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.764      ;
; -0.831 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.764      ;
; -0.831 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.764      ;
; -0.811 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.744      ;
; -0.811 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.744      ;
; -0.811 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.744      ;
; -0.811 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.744      ;
; -0.811 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.744      ;
; -0.811 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.744      ;
; -0.811 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.744      ;
; -0.811 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.744      ;
; -0.729 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.662      ;
; -0.729 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.662      ;
; -0.729 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.662      ;
; -0.729 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.662      ;
; -0.681 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.614      ;
; -0.681 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.614      ;
; -0.681 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.614      ;
; -0.681 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.614      ;
; -0.681 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.614      ;
; -0.681 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.614      ;
; -0.681 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.614      ;
; -0.681 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.614      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.632      ;
; 0.592 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.811      ;
; 0.617 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.836      ;
; 0.867 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.086      ;
; 0.884 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.103      ;
; 0.886 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.105      ;
; 1.404 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.622      ;
; 1.422 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.641      ;
; 1.422 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.641      ;
; 1.422 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.641      ;
; 1.422 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.641      ;
; 1.488 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.706      ;
; 1.488 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.706      ;
; 1.488 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.706      ;
; 1.488 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.706      ;
; 1.488 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.706      ;
; 1.488 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.706      ;
; 1.488 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.706      ;
; 1.488 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.706      ;
; 1.533 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.752      ;
; 1.533 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.752      ;
; 1.533 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.752      ;
; 1.533 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.752      ;
; 1.585 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.804      ;
; 1.585 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.804      ;
; 1.585 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.804      ;
; 1.588 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.806      ;
; 1.588 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.806      ;
; 1.588 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.806      ;
; 1.588 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.806      ;
; 1.588 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.806      ;
; 1.588 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.806      ;
; 1.588 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.806      ;
; 1.588 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.806      ;
; 1.592 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.811      ;
; 1.592 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.811      ;
; 1.592 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.811      ;
; 1.611 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.830      ;
; 1.611 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.830      ;
; 1.611 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.830      ;
; 1.627 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.846      ;
; 1.627 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.846      ;
; 1.627 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.846      ;
; 1.633 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.852      ;
; 1.633 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.852      ;
; 1.633 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.852      ;
; 1.633 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.852      ;
; 1.653 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.872      ;
; 1.665 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.884      ;
; 1.665 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.884      ;
; 1.665 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.884      ;
; 1.706 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.925      ;
; 1.706 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.925      ;
; 1.706 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.925      ;
; 1.747 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.966      ;
; 1.747 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.966      ;
; 1.747 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.966      ;
; 1.765 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.984      ;
; 1.765 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.984      ;
; 1.765 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.984      ;
; 1.783 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.002      ;
; 1.783 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.002      ;
; 1.783 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.002      ;
; 1.806 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.025      ;
; 1.806 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.025      ;
; 1.806 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.025      ;
; 1.812 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.031      ;
; 1.847 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.066      ;
; 1.847 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.066      ;
; 1.847 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.066      ;
; 1.868 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.087      ;
; 1.868 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.087      ;
; 1.868 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.087      ;
; 1.871 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.090      ;
; 1.871 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.090      ;
; 1.871 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.090      ;
; 1.882 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.101      ;
; 1.882 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.101      ;
; 1.882 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.101      ;
; 2.022 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.241      ;
; 2.022 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.241      ;
; 2.022 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.241      ;
; 2.024 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.243      ;
; 2.024 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.243      ;
; 2.024 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.243      ;
; 2.123 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.342      ;
; 2.123 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.342      ;
; 2.123 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.342      ;
; 2.124 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.343      ;
; 2.124 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.343      ;
; 2.124 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.343      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                              ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[10]|clk                                  ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[11]|clk                                  ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[13]|clk                                  ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[9]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                     ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                     ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                     ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[0]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[12]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[14]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[15]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[1]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[2]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[3]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[4]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[5]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[6]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[8]|clk                                   ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                  ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                                              ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                     ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                     ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                     ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[0]|clk                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[10]|clk                                  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[11]|clk                                  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[12]|clk                                  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[13]|clk                                  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[14]|clk                                  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[15]|clk                                  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[1]|clk                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[2]|clk                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[3]|clk                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[4]|clk                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[5]|clk                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[6]|clk                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[8]|clk                                   ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[9]|clk                                   ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IR[*]     ; CLK        ; 2.101 ; 2.468 ; Rise       ; CLK             ;
;  IR[6]    ; CLK        ; 1.916 ; 2.338 ; Rise       ; CLK             ;
;  IR[7]    ; CLK        ; 2.040 ; 2.428 ; Rise       ; CLK             ;
;  IR[8]    ; CLK        ; 2.101 ; 2.468 ; Rise       ; CLK             ;
;  IR[9]    ; CLK        ; 1.749 ; 2.151 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IR[*]     ; CLK        ; -0.741 ; -1.134 ; Rise       ; CLK             ;
;  IR[6]    ; CLK        ; -0.986 ; -1.398 ; Rise       ; CLK             ;
;  IR[7]    ; CLK        ; -0.852 ; -1.247 ; Rise       ; CLK             ;
;  IR[8]    ; CLK        ; -0.899 ; -1.341 ; Rise       ; CLK             ;
;  IR[9]    ; CLK        ; -0.741 ; -1.134 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_SEL[*]  ; CLK        ; 7.914 ; 8.038 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 6.828 ; 6.803 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 7.914 ; 8.038 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 6.711 ; 6.607 ; Rise       ; CLK             ;
; BUS_SEL10   ; CLK        ; 8.019 ; 8.020 ; Rise       ; CLK             ;
; BUS_SEL11   ; CLK        ; 8.665 ; 8.643 ; Rise       ; CLK             ;
; BUS_SEL12   ; CLK        ; 7.598 ; 7.684 ; Rise       ; CLK             ;
; BUS_SEL13   ; CLK        ; 7.266 ; 7.196 ; Rise       ; CLK             ;
; LOADSEL[*]  ; CLK        ; 7.782 ; 7.698 ; Rise       ; CLK             ;
;  LOADSEL[0] ; CLK        ; 7.702 ; 7.628 ; Rise       ; CLK             ;
;  LOADSEL[1] ; CLK        ; 7.782 ; 7.698 ; Rise       ; CLK             ;
;  LOADSEL[2] ; CLK        ; 7.361 ; 7.256 ; Rise       ; CLK             ;
;  LOADSEL[3] ; CLK        ; 6.429 ; 6.520 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_SEL[*]  ; CLK        ; 5.858 ; 5.765 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 5.858 ; 5.765 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 7.368 ; 7.504 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 6.190 ; 6.239 ; Rise       ; CLK             ;
; BUS_SEL10   ; CLK        ; 6.628 ; 6.566 ; Rise       ; CLK             ;
; BUS_SEL11   ; CLK        ; 6.725 ; 6.765 ; Rise       ; CLK             ;
; BUS_SEL12   ; CLK        ; 6.575 ; 6.461 ; Rise       ; CLK             ;
; BUS_SEL13   ; CLK        ; 6.251 ; 6.313 ; Rise       ; CLK             ;
; LOADSEL[*]  ; CLK        ; 6.006 ; 5.991 ; Rise       ; CLK             ;
;  LOADSEL[0] ; CLK        ; 6.311 ; 6.331 ; Rise       ; CLK             ;
;  LOADSEL[1] ; CLK        ; 6.431 ; 6.536 ; Rise       ; CLK             ;
;  LOADSEL[2] ; CLK        ; 6.450 ; 6.384 ; Rise       ; CLK             ;
;  LOADSEL[3] ; CLK        ; 6.006 ; 5.991 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[4]      ; BUS_SEL10   ; 8.335 ;       ;       ; 8.807 ;
; IR[4]      ; BUS_SEL11   ; 8.811 ; 8.789 ; 9.182 ; 9.223 ;
; IR[4]      ; BUS_SEL12   ; 7.020 ; 6.739 ; 7.248 ; 7.500 ;
; IR[4]      ; LOADSEL[0]  ;       ; 6.643 ; 7.083 ;       ;
; IR[4]      ; LOADSEL[1]  ; 6.981 ; 6.960 ; 7.401 ; 7.414 ;
; IR[4]      ; LOADSEL[2]  ; 6.563 ;       ;       ; 6.973 ;
; IR[5]      ; BUS_SEL10   ; 7.579 ; 7.594 ; 8.014 ; 8.020 ;
; IR[5]      ; BUS_SEL11   ; 7.869 ; 7.871 ; 8.347 ; 8.325 ;
; IR[5]      ; BUS_SEL12   ; 7.022 ;       ;       ; 7.506 ;
; IR[5]      ; LOADSEL[1]  ; 7.083 ; 7.103 ; 7.542 ; 7.504 ;
; IR[5]      ; LOADSEL[2]  ; 6.678 ;       ;       ; 7.091 ;
; IR[10]     ; BUS_SEL10   ; 7.264 ; 6.698 ; 7.091 ; 7.651 ;
; IR[10]     ; BUS_SEL11   ; 7.184 ; 6.826 ; 7.235 ; 7.542 ;
; IR[10]     ; BUS_SEL12   ; 6.886 ; 6.584 ; 7.021 ; 7.256 ;
; IR[10]     ; BUS_SEL13   ;       ; 6.545 ; 6.960 ;       ;
; IR[10]     ; LOADSEL[0]  ; 7.155 ;       ;       ; 7.595 ;
; IR[10]     ; LOADSEL[1]  ; 7.235 ;       ;       ; 7.665 ;
; IR[10]     ; LOADSEL[2]  ; 6.814 ;       ;       ; 7.223 ;
; V          ; BUS_SEL10   ;       ; 7.012 ; 7.505 ;       ;
; V          ; BUS_SEL11   ; 6.972 ;       ;       ; 7.442 ;
; V          ; BUS_SEL12   ; 6.758 ;       ;       ; 7.200 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[4]      ; BUS_SEL10   ; 6.821 ;       ;       ; 7.291 ;
; IR[4]      ; BUS_SEL11   ; 7.904 ; 8.497 ; 8.889 ; 8.357 ;
; IR[4]      ; BUS_SEL12   ; 6.815 ; 6.582 ; 7.077 ; 7.279 ;
; IR[4]      ; LOADSEL[0]  ;       ; 6.491 ; 6.918 ;       ;
; IR[4]      ; LOADSEL[1]  ; 6.520 ; 6.495 ; 6.926 ; 6.933 ;
; IR[4]      ; LOADSEL[2]  ; 6.410 ;       ;       ; 6.807 ;
; IR[5]      ; BUS_SEL10   ; 7.073 ; 6.863 ; 7.277 ; 7.581 ;
; IR[5]      ; BUS_SEL11   ; 7.560 ; 6.876 ; 7.291 ; 8.052 ;
; IR[5]      ; BUS_SEL12   ; 6.649 ;       ;       ; 7.038 ;
; IR[5]      ; LOADSEL[1]  ; 6.614 ; 6.650 ; 7.100 ; 7.051 ;
; IR[5]      ; LOADSEL[2]  ; 6.521 ;       ;       ; 6.921 ;
; IR[10]     ; BUS_SEL10   ; 6.523 ; 6.542 ; 6.924 ; 6.934 ;
; IR[10]     ; BUS_SEL11   ; 6.590 ; 6.669 ; 7.066 ; 7.002 ;
; IR[10]     ; BUS_SEL12   ; 6.497 ; 6.435 ; 6.859 ; 6.932 ;
; IR[10]     ; BUS_SEL13   ;       ; 6.397 ; 6.802 ;       ;
; IR[10]     ; LOADSEL[0]  ; 6.968 ;       ;       ; 7.385 ;
; IR[10]     ; LOADSEL[1]  ; 7.047 ;       ;       ; 7.453 ;
; IR[10]     ; LOADSEL[2]  ; 6.638 ;       ;       ; 7.022 ;
; V          ; BUS_SEL10   ;       ; 6.817 ; 7.270 ;       ;
; V          ; BUS_SEL11   ; 6.810 ;       ;       ; 7.265 ;
; V          ; BUS_SEL12   ; 6.603 ;       ;       ; 7.031 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 414.42 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.413 ; -16.500           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.369 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -21.000                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.413 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.352      ;
; -1.413 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.352      ;
; -1.413 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.352      ;
; -1.407 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.346      ;
; -1.407 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.346      ;
; -1.407 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.346      ;
; -1.296 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.236      ;
; -1.296 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.236      ;
; -1.296 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.236      ;
; -1.294 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.234      ;
; -1.294 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.234      ;
; -1.294 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.234      ;
; -1.284 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.224      ;
; -1.284 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.224      ;
; -1.284 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.224      ;
; -1.179 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.119      ;
; -1.179 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.119      ;
; -1.179 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.119      ;
; -1.176 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.116      ;
; -1.176 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.116      ;
; -1.176 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.116      ;
; -1.168 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.108      ;
; -1.168 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.108      ;
; -1.168 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.108      ;
; -1.159 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.098      ;
; -1.159 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.098      ;
; -1.159 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.098      ;
; -1.094 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.033      ;
; -1.094 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.033      ;
; -1.094 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.033      ;
; -1.055 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.995      ;
; -1.055 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.995      ;
; -1.055 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.995      ;
; -1.052 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.992      ;
; -1.052 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.992      ;
; -1.052 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.992      ;
; -1.046 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.986      ;
; -1.046 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.986      ;
; -1.046 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.986      ;
; -1.037 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.977      ;
; -1.037 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.977      ;
; -1.037 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.977      ;
; -0.997 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.937      ;
; -0.997 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.937      ;
; -0.997 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.937      ;
; -0.975 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.915      ;
; -0.975 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.915      ;
; -0.975 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.915      ;
; -0.919 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.859      ;
; -0.919 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.859      ;
; -0.919 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.859      ;
; -0.895 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.835      ;
; -0.895 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.835      ;
; -0.895 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.835      ;
; -0.854 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.794      ;
; -0.854 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.794      ;
; -0.854 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.794      ;
; -0.851 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.791      ;
; -0.851 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.791      ;
; -0.851 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.791      ;
; -0.788 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.729      ;
; -0.788 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.729      ;
; -0.788 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.729      ;
; -0.788 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.729      ;
; -0.773 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.713      ;
; -0.773 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.713      ;
; -0.773 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.713      ;
; -0.773 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.713      ;
; -0.773 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.713      ;
; -0.773 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.713      ;
; -0.773 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.713      ;
; -0.773 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.713      ;
; -0.713 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.653      ;
; -0.713 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.653      ;
; -0.713 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.653      ;
; -0.664 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.605      ;
; -0.664 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.605      ;
; -0.664 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.605      ;
; -0.664 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.605      ;
; -0.649 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.589      ;
; -0.649 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.589      ;
; -0.649 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.589      ;
; -0.649 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.589      ;
; -0.649 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.589      ;
; -0.649 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.589      ;
; -0.649 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.589      ;
; -0.649 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.589      ;
; -0.553 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.494      ;
; -0.553 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.494      ;
; -0.553 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.494      ;
; -0.553 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.054     ; 1.494      ;
; -0.516 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.456      ;
; -0.516 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.456      ;
; -0.516 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.456      ;
; -0.516 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.456      ;
; -0.516 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.456      ;
; -0.516 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.456      ;
; -0.516 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.456      ;
; -0.516 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.456      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.369 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.568      ;
; 0.532 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.731      ;
; 0.550 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.749      ;
; 0.776 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.975      ;
; 0.783 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.982      ;
; 0.790 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.989      ;
; 1.283 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.482      ;
; 1.283 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.482      ;
; 1.283 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.482      ;
; 1.283 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.482      ;
; 1.283 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.482      ;
; 1.283 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.482      ;
; 1.283 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.482      ;
; 1.283 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.482      ;
; 1.297 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.497      ;
; 1.297 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.497      ;
; 1.297 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.497      ;
; 1.297 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.497      ;
; 1.336 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.535      ;
; 1.336 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.535      ;
; 1.336 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.535      ;
; 1.336 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.535      ;
; 1.336 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.535      ;
; 1.336 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.535      ;
; 1.336 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.535      ;
; 1.336 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.535      ;
; 1.372 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.572      ;
; 1.372 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.572      ;
; 1.372 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.572      ;
; 1.372 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.572      ;
; 1.431 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.630      ;
; 1.431 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.630      ;
; 1.431 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.630      ;
; 1.433 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.632      ;
; 1.433 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.632      ;
; 1.433 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.632      ;
; 1.433 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.632      ;
; 1.433 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.632      ;
; 1.433 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.632      ;
; 1.433 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.632      ;
; 1.433 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.632      ;
; 1.446 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.645      ;
; 1.446 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.645      ;
; 1.446 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.645      ;
; 1.469 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.669      ;
; 1.469 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.669      ;
; 1.469 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.669      ;
; 1.469 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.669      ;
; 1.476 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.675      ;
; 1.476 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.675      ;
; 1.476 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.675      ;
; 1.483 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.682      ;
; 1.483 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.682      ;
; 1.483 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.682      ;
; 1.483 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.682      ;
; 1.505 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.704      ;
; 1.505 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.704      ;
; 1.505 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.704      ;
; 1.526 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.725      ;
; 1.526 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.725      ;
; 1.526 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.725      ;
; 1.590 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.789      ;
; 1.590 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.789      ;
; 1.590 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.789      ;
; 1.605 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.804      ;
; 1.605 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.804      ;
; 1.605 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.804      ;
; 1.623 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.822      ;
; 1.623 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.822      ;
; 1.623 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.822      ;
; 1.628 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.827      ;
; 1.628 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.827      ;
; 1.628 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.827      ;
; 1.637 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.836      ;
; 1.681 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.879      ;
; 1.681 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.879      ;
; 1.681 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.879      ;
; 1.699 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.898      ;
; 1.699 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.898      ;
; 1.699 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.898      ;
; 1.701 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.900      ;
; 1.701 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.900      ;
; 1.701 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.900      ;
; 1.718 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.916      ;
; 1.718 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.916      ;
; 1.718 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.916      ;
; 1.841 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 2.040      ;
; 1.841 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 2.040      ;
; 1.841 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 2.040      ;
; 1.843 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 2.042      ;
; 1.843 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 2.042      ;
; 1.843 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 2.042      ;
; 1.933 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 2.131      ;
; 1.933 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 2.131      ;
; 1.933 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 2.131      ;
; 1.934 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 2.132      ;
; 1.934 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 2.132      ;
; 1.934 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.054      ; 2.132      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                              ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                     ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                     ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                     ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[0]|clk                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[10]|clk                                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[11]|clk                                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[12]|clk                                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[13]|clk                                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[14]|clk                                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[15]|clk                                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[1]|clk                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[2]|clk                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[3]|clk                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[4]|clk                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[5]|clk                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[6]|clk                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[8]|clk                                   ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[9]|clk                                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                  ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                                              ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                     ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                     ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                     ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[0]|clk                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[10]|clk                                  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[11]|clk                                  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[12]|clk                                  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[13]|clk                                  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[14]|clk                                  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[15]|clk                                  ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[1]|clk                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[2]|clk                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[3]|clk                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[4]|clk                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[5]|clk                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[6]|clk                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[8]|clk                                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[9]|clk                                   ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IR[*]     ; CLK        ; 1.787 ; 2.096 ; Rise       ; CLK             ;
;  IR[6]    ; CLK        ; 1.630 ; 1.985 ; Rise       ; CLK             ;
;  IR[7]    ; CLK        ; 1.748 ; 2.071 ; Rise       ; CLK             ;
;  IR[8]    ; CLK        ; 1.787 ; 2.096 ; Rise       ; CLK             ;
;  IR[9]    ; CLK        ; 1.484 ; 1.817 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IR[*]     ; CLK        ; -0.579 ; -0.913 ; Rise       ; CLK             ;
;  IR[6]    ; CLK        ; -0.788 ; -1.144 ; Rise       ; CLK             ;
;  IR[7]    ; CLK        ; -0.665 ; -1.018 ; Rise       ; CLK             ;
;  IR[8]    ; CLK        ; -0.709 ; -1.092 ; Rise       ; CLK             ;
;  IR[9]    ; CLK        ; -0.579 ; -0.913 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_SEL[*]  ; CLK        ; 7.532 ; 7.629 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 6.426 ; 6.388 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 7.532 ; 7.629 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 6.337 ; 6.198 ; Rise       ; CLK             ;
; BUS_SEL10   ; CLK        ; 7.478 ; 7.481 ; Rise       ; CLK             ;
; BUS_SEL11   ; CLK        ; 8.046 ; 8.003 ; Rise       ; CLK             ;
; BUS_SEL12   ; CLK        ; 7.130 ; 7.156 ; Rise       ; CLK             ;
; BUS_SEL13   ; CLK        ; 6.838 ; 6.728 ; Rise       ; CLK             ;
; LOADSEL[*]  ; CLK        ; 7.315 ; 7.172 ; Rise       ; CLK             ;
;  LOADSEL[0] ; CLK        ; 7.235 ; 7.108 ; Rise       ; CLK             ;
;  LOADSEL[1] ; CLK        ; 7.315 ; 7.172 ; Rise       ; CLK             ;
;  LOADSEL[2] ; CLK        ; 6.919 ; 6.772 ; Rise       ; CLK             ;
;  LOADSEL[3] ; CLK        ; 6.084 ; 6.119 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_SEL[*]  ; CLK        ; 5.559 ; 5.467 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 5.559 ; 5.467 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 7.055 ; 7.168 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 5.883 ; 5.863 ; Rise       ; CLK             ;
; BUS_SEL10   ; CLK        ; 6.275 ; 6.194 ; Rise       ; CLK             ;
; BUS_SEL11   ; CLK        ; 6.370 ; 6.339 ; Rise       ; CLK             ;
; BUS_SEL12   ; CLK        ; 6.186 ; 6.101 ; Rise       ; CLK             ;
; BUS_SEL13   ; CLK        ; 5.924 ; 5.942 ; Rise       ; CLK             ;
; LOADSEL[*]  ; CLK        ; 5.704 ; 5.669 ; Rise       ; CLK             ;
;  LOADSEL[0] ; CLK        ; 5.985 ; 5.982 ; Rise       ; CLK             ;
;  LOADSEL[1] ; CLK        ; 6.088 ; 6.136 ; Rise       ; CLK             ;
;  LOADSEL[2] ; CLK        ; 6.086 ; 6.027 ; Rise       ; CLK             ;
;  LOADSEL[3] ; CLK        ; 5.704 ; 5.669 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[4]      ; BUS_SEL10   ; 7.674 ;       ;       ; 8.084 ;
; IR[4]      ; BUS_SEL11   ; 8.105 ; 8.062 ; 8.456 ; 8.467 ;
; IR[4]      ; BUS_SEL12   ; 6.512 ; 6.238 ; 6.684 ; 6.895 ;
; IR[4]      ; LOADSEL[0]  ;       ; 6.143 ; 6.544 ;       ;
; IR[4]      ; LOADSEL[1]  ; 6.476 ; 6.428 ; 6.837 ; 6.819 ;
; IR[4]      ; LOADSEL[2]  ; 6.083 ;       ;       ; 6.421 ;
; IR[5]      ; BUS_SEL10   ; 7.022 ; 7.000 ; 7.393 ; 7.363 ;
; IR[5]      ; BUS_SEL11   ; 7.287 ; 7.247 ; 7.672 ; 7.631 ;
; IR[5]      ; BUS_SEL12   ; 6.511 ;       ;       ; 6.895 ;
; IR[5]      ; LOADSEL[1]  ; 6.573 ; 6.562 ; 6.960 ; 6.901 ;
; IR[5]      ; LOADSEL[2]  ; 6.190 ;       ;       ; 6.526 ;
; IR[10]     ; BUS_SEL10   ; 6.716 ; 6.201 ; 6.562 ; 7.040 ;
; IR[10]     ; BUS_SEL11   ; 6.652 ; 6.311 ; 6.694 ; 6.941 ;
; IR[10]     ; BUS_SEL12   ; 6.376 ; 6.101 ; 6.492 ; 6.684 ;
; IR[10]     ; BUS_SEL13   ;       ; 6.062 ; 6.435 ;       ;
; IR[10]     ; LOADSEL[0]  ; 6.637 ;       ;       ; 6.981 ;
; IR[10]     ; LOADSEL[1]  ; 6.717 ;       ;       ; 7.045 ;
; IR[10]     ; LOADSEL[2]  ; 6.321 ;       ;       ; 6.645 ;
; V          ; BUS_SEL10   ;       ; 6.480 ; 6.918 ;       ;
; V          ; BUS_SEL11   ; 6.468 ;       ;       ; 6.847 ;
; V          ; BUS_SEL12   ; 6.266 ;       ;       ; 6.637 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[4]      ; BUS_SEL10   ; 6.331 ;       ;       ; 6.715 ;
; IR[4]      ; BUS_SEL11   ; 7.321 ; 7.806 ; 8.200 ; 7.664 ;
; IR[4]      ; BUS_SEL12   ; 6.336 ; 6.103 ; 6.535 ; 6.703 ;
; IR[4]      ; LOADSEL[0]  ;       ; 6.012 ; 6.404 ;       ;
; IR[4]      ; LOADSEL[1]  ; 6.062 ; 6.018 ; 6.412 ; 6.397 ;
; IR[4]      ; LOADSEL[2]  ; 5.951 ;       ;       ; 6.279 ;
; IR[5]      ; BUS_SEL10   ; 6.560 ; 6.353 ; 6.722 ; 6.982 ;
; IR[5]      ; BUS_SEL11   ; 7.018 ; 6.364 ; 6.749 ; 7.394 ;
; IR[5]      ; BUS_SEL12   ; 6.173 ;       ;       ; 6.494 ;
; IR[5]      ; LOADSEL[1]  ; 6.150 ; 6.162 ; 6.564 ; 6.503 ;
; IR[5]      ; LOADSEL[2]  ; 6.054 ;       ;       ; 6.380 ;
; IR[10]     ; BUS_SEL10   ; 6.073 ; 6.068 ; 6.420 ; 6.409 ;
; IR[10]     ; BUS_SEL11   ; 6.132 ; 6.175 ; 6.549 ; 6.462 ;
; IR[10]     ; BUS_SEL12   ; 6.041 ; 5.971 ; 6.352 ; 6.396 ;
; IR[10]     ; BUS_SEL13   ;       ; 5.936 ; 6.300 ;       ;
; IR[10]     ; LOADSEL[0]  ; 6.474 ;       ;       ; 6.800 ;
; IR[10]     ; LOADSEL[1]  ; 6.551 ;       ;       ; 6.866 ;
; IR[10]     ; LOADSEL[2]  ; 6.166 ;       ;       ; 6.474 ;
; V          ; BUS_SEL10   ;       ; 6.312 ; 6.719 ;       ;
; V          ; BUS_SEL11   ; 6.329 ;       ;       ; 6.695 ;
; V          ; BUS_SEL12   ; 6.132 ;       ;       ; 6.491 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.482 ; -2.964            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.219 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -21.990                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.482 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.433      ;
; -0.482 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.433      ;
; -0.482 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.433      ;
; -0.477 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.428      ;
; -0.477 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.428      ;
; -0.477 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.428      ;
; -0.416 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.367      ;
; -0.416 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.367      ;
; -0.416 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.367      ;
; -0.416 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.367      ;
; -0.416 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.367      ;
; -0.416 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.367      ;
; -0.382 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.333      ;
; -0.382 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.333      ;
; -0.382 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.333      ;
; -0.345 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.296      ;
; -0.345 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.296      ;
; -0.345 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.296      ;
; -0.342 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.293      ;
; -0.342 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.293      ;
; -0.342 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.293      ;
; -0.336 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.287      ;
; -0.323 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.274      ;
; -0.323 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.274      ;
; -0.288 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.239      ;
; -0.270 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.221      ;
; -0.270 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.221      ;
; -0.270 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.221      ;
; -0.261 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.212      ;
; -0.261 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.212      ;
; -0.261 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.212      ;
; -0.256 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.207      ;
; -0.256 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.207      ;
; -0.256 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.207      ;
; -0.255 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.206      ;
; -0.225 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.176      ;
; -0.225 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.176      ;
; -0.225 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.176      ;
; -0.190 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.190 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.141      ;
; -0.180 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.131      ;
; -0.180 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.131      ;
; -0.180 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.131      ;
; -0.159 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.110      ;
; -0.159 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.110      ;
; -0.159 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.110      ;
; -0.146 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.097      ;
; -0.146 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.097      ;
; -0.146 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.097      ;
; -0.098 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.049      ;
; -0.098 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.049      ;
; -0.098 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.049      ;
; -0.087 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.039      ;
; -0.087 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.039      ;
; -0.087 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.039      ;
; -0.087 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.039      ;
; -0.075 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.026      ;
; -0.075 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.026      ;
; -0.075 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.026      ;
; -0.075 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.026      ;
; -0.075 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.026      ;
; -0.075 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.026      ;
; -0.075 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.026      ;
; -0.075 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.026      ;
; -0.069 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.020      ;
; -0.069 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.020      ;
; -0.069 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.020      ;
; 0.005  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.947      ;
; 0.005  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.947      ;
; 0.005  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.947      ;
; 0.005  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.947      ;
; 0.017  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.934      ;
; 0.017  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.934      ;
; 0.017  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.934      ;
; 0.017  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.934      ;
; 0.017  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.934      ;
; 0.017  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.934      ;
; 0.017  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.934      ;
; 0.017  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.934      ;
; 0.036  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.916      ;
; 0.036  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.916      ;
; 0.036  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.916      ;
; 0.036  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.916      ;
; 0.062  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.889      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.219 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.339      ;
; 0.317 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.437      ;
; 0.332 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.452      ;
; 0.466 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.479 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.602      ;
; 0.748 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.868      ;
; 0.760 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.880      ;
; 0.760 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.880      ;
; 0.760 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.880      ;
; 0.760 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.880      ;
; 0.817 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.937      ;
; 0.841 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.961      ;
; 0.841 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.961      ;
; 0.841 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.961      ;
; 0.842 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.962      ;
; 0.842 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.962      ;
; 0.842 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.962      ;
; 0.842 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.962      ;
; 0.852 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.972      ;
; 0.852 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.972      ;
; 0.852 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.972      ;
; 0.858 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.978      ;
; 0.858 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.978      ;
; 0.858 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.978      ;
; 0.860 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.980      ;
; 0.860 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.980      ;
; 0.860 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.980      ;
; 0.871 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.991      ;
; 0.893 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.013      ;
; 0.893 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.013      ;
; 0.893 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.013      ;
; 0.893 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.013      ;
; 0.896 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.016      ;
; 0.896 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.016      ;
; 0.896 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.016      ;
; 0.896 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.016      ;
; 0.920 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.040      ;
; 0.920 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.040      ;
; 0.920 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.040      ;
; 0.937 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.057      ;
; 0.937 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.057      ;
; 0.937 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.057      ;
; 0.940 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.060      ;
; 0.940 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.060      ;
; 0.940 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.060      ;
; 0.942 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.062      ;
; 0.942 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.062      ;
; 0.942 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.062      ;
; 0.976 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.095      ;
; 0.976 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.095      ;
; 0.976 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.095      ;
; 0.977 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.097      ;
; 0.977 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.097      ;
; 0.995 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.114      ;
; 0.995 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.114      ;
; 0.995 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.114      ;
; 0.996 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.116      ;
; 0.996 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.116      ;
; 0.996 ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.116      ;
; 0.998 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.118      ;
; 0.998 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.118      ;
; 0.998 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.118      ;
; 0.999 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.119      ;
; 1.074 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.194      ;
; 1.074 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.194      ;
; 1.074 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.194      ;
; 1.077 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.197      ;
; 1.077 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.197      ;
; 1.077 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.197      ;
; 1.132 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.251      ;
; 1.132 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.251      ;
; 1.132 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.251      ;
; 1.133 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.252      ;
; 1.133 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.252      ;
; 1.133 ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.252      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                              ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                     ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                     ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                     ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[0]|clk                                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[12]|clk                                  ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[14]|clk                                  ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[15]|clk                                  ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[1]|clk                                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[2]|clk                                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[3]|clk                                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[4]|clk                                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[5]|clk                                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[6]|clk                                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[8]|clk                                   ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[10]|clk                                  ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[11]|clk                                  ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[13]|clk                                  ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[9]|clk                                   ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                                              ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]      ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]      ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]      ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]      ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]      ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]      ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; IR_DECODE:inst|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; SC:inst1212|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                  ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                     ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                     ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1212|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                     ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[0]|clk                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[10]|clk                                  ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[11]|clk                                  ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[12]|clk                                  ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[13]|clk                                  ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[14]|clk                                  ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[15]|clk                                  ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[1]|clk                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[2]|clk                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[3]|clk                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[4]|clk                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[5]|clk                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[6]|clk                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[8]|clk                                   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_DECODE_component|auto_generated|dffe1a[9]|clk                                   ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IR[*]     ; CLK        ; 1.122 ; 1.670 ; Rise       ; CLK             ;
;  IR[6]    ; CLK        ; 1.050 ; 1.612 ; Rise       ; CLK             ;
;  IR[7]    ; CLK        ; 1.095 ; 1.651 ; Rise       ; CLK             ;
;  IR[8]    ; CLK        ; 1.122 ; 1.670 ; Rise       ; CLK             ;
;  IR[9]    ; CLK        ; 0.945 ; 1.495 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IR[*]     ; CLK        ; -0.390 ; -0.935 ; Rise       ; CLK             ;
;  IR[6]    ; CLK        ; -0.533 ; -1.097 ; Rise       ; CLK             ;
;  IR[7]    ; CLK        ; -0.452 ; -0.991 ; Rise       ; CLK             ;
;  IR[8]    ; CLK        ; -0.475 ; -1.045 ; Rise       ; CLK             ;
;  IR[9]    ; CLK        ; -0.390 ; -0.935 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_SEL[*]  ; CLK        ; 4.808 ; 5.003 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 4.077 ; 4.059 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 4.808 ; 5.003 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 4.010 ; 3.993 ; Rise       ; CLK             ;
; BUS_SEL10   ; CLK        ; 4.754 ; 4.772 ; Rise       ; CLK             ;
; BUS_SEL11   ; CLK        ; 5.146 ; 5.163 ; Rise       ; CLK             ;
; BUS_SEL12   ; CLK        ; 4.507 ; 4.583 ; Rise       ; CLK             ;
; BUS_SEL13   ; CLK        ; 4.315 ; 4.338 ; Rise       ; CLK             ;
; LOADSEL[*]  ; CLK        ; 4.587 ; 4.642 ; Rise       ; CLK             ;
;  LOADSEL[0] ; CLK        ; 4.549 ; 4.592 ; Rise       ; CLK             ;
;  LOADSEL[1] ; CLK        ; 4.587 ; 4.642 ; Rise       ; CLK             ;
;  LOADSEL[2] ; CLK        ; 4.285 ; 4.366 ; Rise       ; CLK             ;
;  LOADSEL[3] ; CLK        ; 3.833 ; 3.938 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_SEL[*]  ; CLK        ; 3.536 ; 3.487 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 3.536 ; 3.487 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 4.494 ; 4.687 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 3.705 ; 3.794 ; Rise       ; CLK             ;
; BUS_SEL10   ; CLK        ; 3.919 ; 3.917 ; Rise       ; CLK             ;
; BUS_SEL11   ; CLK        ; 3.993 ; 4.062 ; Rise       ; CLK             ;
; BUS_SEL12   ; CLK        ; 3.924 ; 3.850 ; Rise       ; CLK             ;
; BUS_SEL13   ; CLK        ; 3.738 ; 3.830 ; Rise       ; CLK             ;
; LOADSEL[*]  ; CLK        ; 3.592 ; 3.613 ; Rise       ; CLK             ;
;  LOADSEL[0] ; CLK        ; 3.767 ; 3.811 ; Rise       ; CLK             ;
;  LOADSEL[1] ; CLK        ; 3.842 ; 3.953 ; Rise       ; CLK             ;
;  LOADSEL[2] ; CLK        ; 3.782 ; 3.811 ; Rise       ; CLK             ;
;  LOADSEL[3] ; CLK        ; 3.592 ; 3.613 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[4]      ; BUS_SEL10   ; 4.920 ;       ;       ; 5.490 ;
; IR[4]      ; BUS_SEL11   ; 5.216 ; 5.233 ; 5.687 ; 5.746 ;
; IR[4]      ; BUS_SEL12   ; 4.162 ; 4.026 ; 4.631 ; 4.782 ;
; IR[4]      ; LOADSEL[0]  ;       ; 4.004 ; 4.554 ;       ;
; IR[4]      ; LOADSEL[1]  ; 4.158 ; 4.189 ; 4.723 ; 4.773 ;
; IR[4]      ; LOADSEL[2]  ; 3.858 ;       ;       ; 4.500 ;
; IR[5]      ; BUS_SEL10   ; 4.456 ; 4.534 ; 5.035 ; 5.106 ;
; IR[5]      ; BUS_SEL11   ; 4.679 ; 4.724 ; 5.276 ; 5.296 ;
; IR[5]      ; BUS_SEL12   ; 4.171 ;       ;       ; 4.795 ;
; IR[5]      ; LOADSEL[1]  ; 4.219 ; 4.265 ; 4.815 ; 4.833 ;
; IR[5]      ; LOADSEL[2]  ; 3.926 ;       ;       ; 4.572 ;
; IR[10]     ; BUS_SEL10   ; 4.308 ; 4.005 ; 4.517 ; 4.853 ;
; IR[10]     ; BUS_SEL11   ; 4.293 ; 4.122 ; 4.628 ; 4.834 ;
; IR[10]     ; BUS_SEL12   ; 4.110 ; 3.940 ; 4.489 ; 4.634 ;
; IR[10]     ; BUS_SEL13   ;       ; 3.941 ; 4.473 ;       ;
; IR[10]     ; LOADSEL[0]  ; 4.248 ;       ;       ; 4.864 ;
; IR[10]     ; LOADSEL[1]  ; 4.286 ;       ;       ; 4.914 ;
; IR[10]     ; LOADSEL[2]  ; 3.984 ;       ;       ; 4.638 ;
; V          ; BUS_SEL10   ;       ; 4.181 ; 4.769 ;       ;
; V          ; BUS_SEL11   ; 4.166 ;       ;       ; 4.782 ;
; V          ; BUS_SEL12   ; 4.027 ;       ;       ; 4.600 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[4]      ; BUS_SEL10   ; 4.060 ;       ;       ; 4.665 ;
; IR[4]      ; BUS_SEL11   ; 4.645 ; 5.064 ; 5.522 ; 5.321 ;
; IR[4]      ; BUS_SEL12   ; 4.044 ; 3.935 ; 4.532 ; 4.657 ;
; IR[4]      ; LOADSEL[0]  ;       ; 3.913 ; 4.458 ;       ;
; IR[4]      ; LOADSEL[1]  ; 3.905 ; 3.921 ; 4.463 ; 4.498 ;
; IR[4]      ; LOADSEL[2]  ; 3.768 ;       ;       ; 4.402 ;
; IR[5]      ; BUS_SEL10   ; 4.201 ; 4.108 ; 4.657 ; 4.836 ;
; IR[5]      ; BUS_SEL11   ; 4.477 ; 4.150 ; 4.668 ; 5.113 ;
; IR[5]      ; BUS_SEL12   ; 3.975 ;       ;       ; 4.532 ;
; IR[5]      ; LOADSEL[1]  ; 3.966 ; 4.013 ; 4.582 ; 4.580 ;
; IR[5]      ; LOADSEL[2]  ; 3.835 ;       ;       ; 4.472 ;
; IR[10]     ; BUS_SEL10   ; 3.879 ; 3.918 ; 4.424 ; 4.456 ;
; IR[10]     ; BUS_SEL11   ; 3.946 ; 4.029 ; 4.531 ; 4.532 ;
; IR[10]     ; BUS_SEL12   ; 3.877 ; 3.854 ; 4.397 ; 4.455 ;
; IR[10]     ; BUS_SEL13   ;       ; 3.852 ; 4.381 ;       ;
; IR[10]     ; LOADSEL[0]  ; 4.143 ;       ;       ; 4.742 ;
; IR[10]     ; LOADSEL[1]  ; 4.180 ;       ;       ; 4.790 ;
; IR[10]     ; LOADSEL[2]  ; 3.884 ;       ;       ; 4.521 ;
; V          ; BUS_SEL10   ;       ; 4.070 ; 4.629 ;       ;
; V          ; BUS_SEL11   ; 4.071 ;       ;       ; 4.679 ;
; V          ; BUS_SEL12   ; 3.937 ;       ;       ; 4.504 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.684  ; 0.219 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -1.684  ; 0.219 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -20.108 ; 0.0   ; 0.0      ; 0.0     ; -21.99              ;
;  CLK             ; -20.108 ; 0.000 ; N/A      ; N/A     ; -21.990             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IR[*]     ; CLK        ; 2.101 ; 2.468 ; Rise       ; CLK             ;
;  IR[6]    ; CLK        ; 1.916 ; 2.338 ; Rise       ; CLK             ;
;  IR[7]    ; CLK        ; 2.040 ; 2.428 ; Rise       ; CLK             ;
;  IR[8]    ; CLK        ; 2.101 ; 2.468 ; Rise       ; CLK             ;
;  IR[9]    ; CLK        ; 1.749 ; 2.151 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IR[*]     ; CLK        ; -0.390 ; -0.913 ; Rise       ; CLK             ;
;  IR[6]    ; CLK        ; -0.533 ; -1.097 ; Rise       ; CLK             ;
;  IR[7]    ; CLK        ; -0.452 ; -0.991 ; Rise       ; CLK             ;
;  IR[8]    ; CLK        ; -0.475 ; -1.045 ; Rise       ; CLK             ;
;  IR[9]    ; CLK        ; -0.390 ; -0.913 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_SEL[*]  ; CLK        ; 7.914 ; 8.038 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 6.828 ; 6.803 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 7.914 ; 8.038 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 6.711 ; 6.607 ; Rise       ; CLK             ;
; BUS_SEL10   ; CLK        ; 8.019 ; 8.020 ; Rise       ; CLK             ;
; BUS_SEL11   ; CLK        ; 8.665 ; 8.643 ; Rise       ; CLK             ;
; BUS_SEL12   ; CLK        ; 7.598 ; 7.684 ; Rise       ; CLK             ;
; BUS_SEL13   ; CLK        ; 7.266 ; 7.196 ; Rise       ; CLK             ;
; LOADSEL[*]  ; CLK        ; 7.782 ; 7.698 ; Rise       ; CLK             ;
;  LOADSEL[0] ; CLK        ; 7.702 ; 7.628 ; Rise       ; CLK             ;
;  LOADSEL[1] ; CLK        ; 7.782 ; 7.698 ; Rise       ; CLK             ;
;  LOADSEL[2] ; CLK        ; 7.361 ; 7.256 ; Rise       ; CLK             ;
;  LOADSEL[3] ; CLK        ; 6.429 ; 6.520 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_SEL[*]  ; CLK        ; 3.536 ; 3.487 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 3.536 ; 3.487 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 4.494 ; 4.687 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 3.705 ; 3.794 ; Rise       ; CLK             ;
; BUS_SEL10   ; CLK        ; 3.919 ; 3.917 ; Rise       ; CLK             ;
; BUS_SEL11   ; CLK        ; 3.993 ; 4.062 ; Rise       ; CLK             ;
; BUS_SEL12   ; CLK        ; 3.924 ; 3.850 ; Rise       ; CLK             ;
; BUS_SEL13   ; CLK        ; 3.738 ; 3.830 ; Rise       ; CLK             ;
; LOADSEL[*]  ; CLK        ; 3.592 ; 3.613 ; Rise       ; CLK             ;
;  LOADSEL[0] ; CLK        ; 3.767 ; 3.811 ; Rise       ; CLK             ;
;  LOADSEL[1] ; CLK        ; 3.842 ; 3.953 ; Rise       ; CLK             ;
;  LOADSEL[2] ; CLK        ; 3.782 ; 3.811 ; Rise       ; CLK             ;
;  LOADSEL[3] ; CLK        ; 3.592 ; 3.613 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[4]      ; BUS_SEL10   ; 8.335 ;       ;       ; 8.807 ;
; IR[4]      ; BUS_SEL11   ; 8.811 ; 8.789 ; 9.182 ; 9.223 ;
; IR[4]      ; BUS_SEL12   ; 7.020 ; 6.739 ; 7.248 ; 7.500 ;
; IR[4]      ; LOADSEL[0]  ;       ; 6.643 ; 7.083 ;       ;
; IR[4]      ; LOADSEL[1]  ; 6.981 ; 6.960 ; 7.401 ; 7.414 ;
; IR[4]      ; LOADSEL[2]  ; 6.563 ;       ;       ; 6.973 ;
; IR[5]      ; BUS_SEL10   ; 7.579 ; 7.594 ; 8.014 ; 8.020 ;
; IR[5]      ; BUS_SEL11   ; 7.869 ; 7.871 ; 8.347 ; 8.325 ;
; IR[5]      ; BUS_SEL12   ; 7.022 ;       ;       ; 7.506 ;
; IR[5]      ; LOADSEL[1]  ; 7.083 ; 7.103 ; 7.542 ; 7.504 ;
; IR[5]      ; LOADSEL[2]  ; 6.678 ;       ;       ; 7.091 ;
; IR[10]     ; BUS_SEL10   ; 7.264 ; 6.698 ; 7.091 ; 7.651 ;
; IR[10]     ; BUS_SEL11   ; 7.184 ; 6.826 ; 7.235 ; 7.542 ;
; IR[10]     ; BUS_SEL12   ; 6.886 ; 6.584 ; 7.021 ; 7.256 ;
; IR[10]     ; BUS_SEL13   ;       ; 6.545 ; 6.960 ;       ;
; IR[10]     ; LOADSEL[0]  ; 7.155 ;       ;       ; 7.595 ;
; IR[10]     ; LOADSEL[1]  ; 7.235 ;       ;       ; 7.665 ;
; IR[10]     ; LOADSEL[2]  ; 6.814 ;       ;       ; 7.223 ;
; V          ; BUS_SEL10   ;       ; 7.012 ; 7.505 ;       ;
; V          ; BUS_SEL11   ; 6.972 ;       ;       ; 7.442 ;
; V          ; BUS_SEL12   ; 6.758 ;       ;       ; 7.200 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[4]      ; BUS_SEL10   ; 4.060 ;       ;       ; 4.665 ;
; IR[4]      ; BUS_SEL11   ; 4.645 ; 5.064 ; 5.522 ; 5.321 ;
; IR[4]      ; BUS_SEL12   ; 4.044 ; 3.935 ; 4.532 ; 4.657 ;
; IR[4]      ; LOADSEL[0]  ;       ; 3.913 ; 4.458 ;       ;
; IR[4]      ; LOADSEL[1]  ; 3.905 ; 3.921 ; 4.463 ; 4.498 ;
; IR[4]      ; LOADSEL[2]  ; 3.768 ;       ;       ; 4.402 ;
; IR[5]      ; BUS_SEL10   ; 4.201 ; 4.108 ; 4.657 ; 4.836 ;
; IR[5]      ; BUS_SEL11   ; 4.477 ; 4.150 ; 4.668 ; 5.113 ;
; IR[5]      ; BUS_SEL12   ; 3.975 ;       ;       ; 4.532 ;
; IR[5]      ; LOADSEL[1]  ; 3.966 ; 4.013 ; 4.582 ; 4.580 ;
; IR[5]      ; LOADSEL[2]  ; 3.835 ;       ;       ; 4.472 ;
; IR[10]     ; BUS_SEL10   ; 3.879 ; 3.918 ; 4.424 ; 4.456 ;
; IR[10]     ; BUS_SEL11   ; 3.946 ; 4.029 ; 4.531 ; 4.532 ;
; IR[10]     ; BUS_SEL12   ; 3.877 ; 3.854 ; 4.397 ; 4.455 ;
; IR[10]     ; BUS_SEL13   ;       ; 3.852 ; 4.381 ;       ;
; IR[10]     ; LOADSEL[0]  ; 4.143 ;       ;       ; 4.742 ;
; IR[10]     ; LOADSEL[1]  ; 4.180 ;       ;       ; 4.790 ;
; IR[10]     ; LOADSEL[2]  ; 3.884 ;       ;       ; 4.521 ;
; V          ; BUS_SEL10   ;       ; 4.070 ; 4.629 ;       ;
; V          ; BUS_SEL11   ; 4.071 ;       ;       ; 4.679 ;
; V          ; BUS_SEL12   ; 3.937 ;       ;       ; 4.504 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALU_SEL[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_SEL[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_SEL[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_SEL[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL13     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOADSEL[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOADSEL[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOADSEL[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOADSEL[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; IR[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; V                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_SEL[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL13     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LOADSEL[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LOADSEL[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; LOADSEL[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LOADSEL[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_SEL[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_SEL[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; ALU_SEL[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS_SEL13     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS_SEL12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS_SEL11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS_SEL10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LOADSEL[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LOADSEL[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; LOADSEL[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LOADSEL[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 114      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 114      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 81    ; 81   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 94    ; 94   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed May 15 04:33:23 2019
Info: Command: quartus_sta ControlUnit -c ControlUnit
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ControlUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.684             -20.108 CLK 
Info (332146): Worst-case hold slack is 0.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.413               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.413             -16.500 CLK 
Info (332146): Worst-case hold slack is 0.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.369               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.482              -2.964 CLK 
Info (332146): Worst-case hold slack is 0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.219               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.990 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 871 megabytes
    Info: Processing ended: Wed May 15 04:33:25 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


