// Seed: 1273157328
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output wire id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri id_8,
    input uwire id_9,
    output uwire id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14
    , id_33,
    input uwire id_15,
    input tri1 id_16,
    output wor id_17,
    input tri1 module_0
    , id_34,
    input supply0 id_19,
    input wire id_20,
    input wor id_21,
    input tri0 id_22,
    input wand id_23,
    input supply0 id_24,
    output uwire id_25,
    output wire id_26,
    output wire id_27,
    input supply0 id_28,
    input supply1 id_29,
    input tri0 id_30,
    input wor id_31
);
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3
);
  assign #1 id_1 = (1);
  module_0(
      id_1,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3
  );
  assign id_1 = 1;
  wire id_5, id_6;
endmodule
