Source Block: hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@86:108@HdlStmIf
end

generate
genvar lane;
genvar i;
if (REGISTER_INPUTS > 0) begin
  reg                                     patternalign_en_r;
  reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0]  data_r;
  always @(posedge clk) begin
    patternalign_en_r <= patternalign_en;
    data_r  <= data;
  end
  assign patternalign_en_s = patternalign_en_r;
  assign data_s = data_r;
end else begin
  assign patternalign_en_s = patternalign_en;
  assign data_s = data;
end

for (lane = 0; lane < NUM_LANES; lane = lane + 1) begin: gen_lane

  jesd204_pattern_align #(
    .DATA_PATH_WIDTH(DATA_PATH_WIDTH)

Diff Content:
- 91 if (REGISTER_INPUTS > 0) begin
- 92   reg                                     patternalign_en_r;
- 93   reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0]  data_r;
- 95     patternalign_en_r <= patternalign_en;
- 96     data_r  <= data;
- 98   assign patternalign_en_s = patternalign_en_r;
- 99   assign data_s = data_r;
- 100 end else begin
- 101   assign patternalign_en_s = patternalign_en;
- 102   assign data_s = data;
- 103 end
+ 96     char <= char_s;
+ 96     charisk <= charisk_s;
+ 96     notintable <= notintable_s;
+ 96     disperr <= disperr_s;

Clone Blocks:
