<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/array5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/array5.v</a>
defines: 
time_elapsed: 0.928s
ram usage: 34460 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpu8thdwfy/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/array5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/array5.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/array5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/array5.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/array5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/array5.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/array5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/array5.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@test), id:39
|vpiName:work@test
|uhdmallPackages:
\_package: builtin, id:40, parent:work@test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:41
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:42
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:43
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:44
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@test, id:45, file:<a href="../../../../third_party/tests/ivtest/ivltests/array5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/array5.v</a>, line:1, parent:work@test
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiProcess:
  \_always: , id:0, line:9
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:1, line:9
      |vpiCondition:
      \_operation: , id:2, line:9
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (_clock), id:3, line:9
          |vpiName:_clock
          |vpiFullName:work@test._clock
      |vpiStmt:
      \_begin: , id:4, line:10
        |vpiFullName:work@test
        |vpiStmt:
        \_assignment: , id:7, line:11
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (m), id:5, line:11
            |vpiName:m
            |vpiFullName:work@test.m
          |vpiRhs:
          \_constant: , id:6, line:11
            |vpiConstType:7
            |vpiSize:32
            |INT:1
        |vpiStmt:
        \_assignment: , id:13, line:12
          |vpiBlocking:1
          |vpiLhs:
          \_bit_select: (a), id:8, line:12
            |vpiName:a
            |vpiFullName:work@test.a
            |vpiIndex:
            \_operation: , id:10, line:12
              |vpiOpType:25
              |vpiOperand:
              \_constant: , id:9, line:12
                |vpiConstType:7
                |vpiSize:32
                |INT:15
              |vpiOperand:
              \_ref_obj: (m), id:11, line:12
                |vpiName:m
          |vpiRhs:
          \_constant: , id:12, line:12
            |vpiConstType:7
            |vpiSize:32
            |INT:1
        |vpiStmt:
        \_assignment: , id:19, line:13
          |vpiBlocking:1
          |vpiLhs:
          \_part_select: , id:16, line:13, parent:a
            |vpiConstantSelect:1
            |vpiParent:
            \_ref_obj: (a), id:17
            |vpiLeftRange:
            \_constant: , id:14, line:13
              |vpiConstType:7
              |vpiSize:32
              |INT:15
            |vpiRightRange:
            \_constant: , id:15, line:13
              |vpiConstType:7
              |vpiSize:32
              |INT:0
          |vpiRhs:
          \_constant: , id:18, line:13
            |vpiConstType:7
            |vpiSize:32
            |INT:1
        |vpiStmt:
        \_assignment: , id:27, line:14
          |vpiBlocking:1
          |vpiLhs:
          \_part_select: , id:24, line:14, parent:a
            |vpiConstantSelect:1
            |vpiParent:
            \_ref_obj: (a), id:25
            |vpiLeftRange:
            \_operation: , id:21, line:14
              |vpiOpType:25
              |vpiOperand:
              \_constant: , id:20, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:15
              |vpiOperand:
              \_ref_obj: (m), id:22, line:14
                |vpiName:m
            |vpiRightRange:
            \_constant: , id:23, line:14
              |vpiConstType:7
              |vpiSize:32
              |INT:0
          |vpiRhs:
          \_constant: , id:26, line:14
            |vpiConstType:7
            |vpiSize:32
            |INT:1
  |vpiPort:
  \_port: (_clock), id:46, line:1
    |vpiName:_clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:50
      |vpiActual:
      \_logic_net: (_clock), id:49, line:1
        |vpiName:_clock
        |vpiFullName:work@test._clock
  |vpiNet:
  \_logic_net: (m), id:47, line:5
    |vpiName:m
    |vpiFullName:work@test.m
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (a), id:48, line:6
    |vpiName:a
    |vpiFullName:work@test.a
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (_clock), id:49, line:1
|uhdmtopModules:
\_module: work@test (work@test), id:51, file:<a href="../../../../third_party/tests/ivtest/ivltests/array5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/array5.v</a>, line:1
  |vpiDefName:work@test
  |vpiName:work@test
  |vpiPort:
  \_port: (_clock), id:28, line:1, parent:work@test
    |vpiName:_clock
    |vpiDirection:1
  |vpiNet:
  \_logic_net: (m), id:32, line:5, parent:work@test
    |vpiName:m
    |vpiFullName:work@test.m
    |vpiNetType:48
    |vpiRange:
    \_range: , id:31
      |vpiLeftRange:
      \_constant: , id:29
        |INT:15
      |vpiRightRange:
      \_constant: , id:30
        |INT:0
  |vpiNet:
  \_logic_net: (a), id:36, line:6, parent:work@test
    |vpiName:a
    |vpiFullName:work@test.a
    |vpiNetType:48
    |vpiRange:
    \_range: , id:35
      |vpiLeftRange:
      \_constant: , id:33
        |INT:15
      |vpiRightRange:
      \_constant: , id:34
        |INT:0
  |vpiRegArray:
  \_array_var: , id:37
    |vpiReg:
    \_logic_var: (_clock), id:38, line:1
      |vpiName:_clock

Object: work_test of type 32 @ 1
Object:  of type 1 @ 9
Object:  of type 39 @ 9
Object: _clock of type 608 @ 9
Object: work_test of type 4 @ 10
Object:  of type 3 @ 11
Object:  of type 7 @ 11
Object: m of type 608 @ 11
Object:  of type 3 @ 12
Object:  of type 7 @ 12
Object: a of type 106 @ 12
Object:  of type 39 @ 12
%Error: 	! Encountered unhandled operation: 25
%Error: Internal Error: ../V3Ast.cpp:354: Null item passed to setOp2p
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>