<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>8.565</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.565</CP_FINAL>
  <CP_ROUTE>8.565</CP_ROUTE>
  <CP_SYNTH>7.197</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>1.435</SLACK_FINAL>
  <SLACK_ROUTE>1.435</SLACK_ROUTE>
  <SLACK_SYNTH>2.803</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>1.435</WNS_FINAL>
  <WNS_ROUTE>1.435</WNS_ROUTE>
  <WNS_SYNTH>2.803</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>64</BRAM>
    <CLB>658</CLB>
    <DSP>12</DSP>
    <FF>2098</FF>
    <LATCH>0</LATCH>
    <LUT>2724</LUT>
    <SRL>38</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>624</BRAM>
    <CLB>28800</CLB>
    <DSP>1728</DSP>
    <FF>460800</FF>
    <LUT>230400</LUT>
    <URAM>96</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="corr_accel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="36">control_s_axi_U grp_compute_fu_291 grp_recv_data_burst_fu_221 grp_send_data_burst_fu_307 reg_file_10_U reg_file_11_U reg_file_12_U reg_file_13_U reg_file_14_U reg_file_15_U reg_file_16_U reg_file_17_U reg_file_18_U reg_file_19_U reg_file_1_U reg_file_20_U reg_file_21_U reg_file_22_U reg_file_23_U reg_file_24_U reg_file_25_U reg_file_26_U reg_file_27_U reg_file_28_U reg_file_29_U reg_file_2_U reg_file_30_U reg_file_31_U reg_file_3_U reg_file_4_U reg_file_5_U reg_file_6_U reg_file_7_U reg_file_8_U reg_file_9_U reg_file_U</SubModules>
    <Resources BRAM="64" DSP="12" FF="2098" LUT="2724" LogicLUT="2686" RAMB36="32" SRL="38"/>
    <LocalResources FF="142"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="corr_accel_control_s_axi" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_control_s_axi">
    <Resources FF="183" LUT="68" LogicLUT="68"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_compute">
    <SubModules count="22">grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94 grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118 grp_compute_Pipeline_VITIS_LOOP_150_4_fu_130 grp_compute_Pipeline_VITIS_LOOP_156_5_fu_102 grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_140 grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152 grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164 grp_compute_Pipeline_VITIS_LOOP_190_12_fu_176 grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185 grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193 grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201 grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215 grp_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19_fu_110 grp_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21_fu_227 grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239 grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255 hadd_16ns_16ns_16_2_full_dsp_1_U125 hadd_16ns_16ns_16_2_full_dsp_1_U126 hdiv_16ns_16ns_16_5_no_dsp_1_U127 hdiv_16ns_16ns_16_5_no_dsp_1_U128 hmul_16ns_16ns_16_2_max_dsp_1_U129 hmul_16ns_16ns_16_2_max_dsp_1_U130</SubModules>
    <Resources DSP="12" FF="1527" LUT="2228" LogicLUT="2190" SRL="38"/>
    <LocalResources FF="77" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_134_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="13" LogicLUT="13"/>
    <LocalResources FF="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_134_1.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="39" LUT="62" LogicLUT="62"/>
    <LocalResources FF="37" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_150_4_fu_130" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_150_4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="25" LUT="27" LogicLUT="20" SRL="7"/>
    <LocalResources FF="23" LUT="13" LogicLUT="6" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_150_4_fu_130/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_150_4.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_156_5_fu_102" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_156_5">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="8" LUT="17" LogicLUT="17"/>
    <LocalResources FF="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_156_5_fu_102/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_156_5.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_140" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="91" LUT="74" LogicLUT="74"/>
    <LocalResources FF="89" LUT="44" LogicLUT="44"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_140/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_21_16_1_1_U57</SubModules>
    <Resources FF="78" LUT="86" LogicLUT="86"/>
    <LocalResources FF="76" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="48" LogicLUT="48"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152/mux_21_16_1_1_U57" BINDMODULE="corr_accel_mux_21_16_1_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9.v" ORIG_REF_NAME="corr_accel_mux_21_16_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="39" LUT="63" LogicLUT="63"/>
    <LocalResources FF="37" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="52" LogicLUT="52"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_190_12_fu_176" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_190_12">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="21" LUT="25" LogicLUT="18" SRL="7"/>
    <LocalResources FF="19" LUT="9" LogicLUT="2" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_190_12_fu_176/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_190_12.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_199_13">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U hsqrt_16ns_16_4_no_dsp_1_U75 hsqrt_16ns_16_4_no_dsp_1_U76</SubModules>
    <Resources FF="198" LUT="279" LogicLUT="272" SRL="7"/>
    <LocalResources FF="52" LUT="12" LogicLUT="5" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_199_13.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/hsqrt_16ns_16_4_no_dsp_1_U75" BINDMODULE="corr_accel_hsqrt_16ns_16_4_no_dsp_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_199_13.v" ORIG_REF_NAME="corr_accel_hsqrt_16ns_16_4_no_dsp_1">
    <Resources FF="72" LUT="126" LogicLUT="126"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/hsqrt_16ns_16_4_no_dsp_1_U76" BINDMODULE="corr_accel_hsqrt_16ns_16_4_no_dsp_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_199_13.v" ORIG_REF_NAME="corr_accel_hsqrt_16ns_16_4_no_dsp_1">
    <Resources FF="72" LUT="128" LogicLUT="128"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_210_14">
    <SubModules count="5">fcmp_32ns_32ns_1_2_no_dsp_1_U80 fcmp_32ns_32ns_1_2_no_dsp_1_U81 flow_control_loop_pipe_sequential_init_U hptosp_16ns_32_1_no_dsp_1_U82 hptosp_16ns_32_1_no_dsp_1_U83</SubModules>
    <Resources FF="199" LUT="139" LogicLUT="133" SRL="6"/>
    <LocalResources FF="159" LUT="18" LogicLUT="12" SRL="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80" BINDMODULE="corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_210_14.v" ORIG_REF_NAME="corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="19" LUT="40" LogicLUT="40"/>
    <LocalResources FF="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81" BINDMODULE="corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_210_14.v" ORIG_REF_NAME="corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="19" LUT="40" LogicLUT="40"/>
    <LocalResources FF="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_210_14.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/hptosp_16ns_32_1_no_dsp_1_U82" BINDMODULE="corr_accel_hptosp_16ns_32_1_no_dsp_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_210_14.v" ORIG_REF_NAME="corr_accel_hptosp_16ns_32_1_no_dsp_1">
    <Resources LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/hptosp_16ns_32_1_no_dsp_1_U83" BINDMODULE="corr_accel_hptosp_16ns_32_1_no_dsp_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_210_14.v" ORIG_REF_NAME="corr_accel_hptosp_16ns_32_1_no_dsp_1">
    <Resources LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_216_15">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U hmul_16ns_16ns_16_2_max_dsp_1_U90 hmul_16ns_16ns_16_2_max_dsp_1_U91</SubModules>
    <Resources DSP="4" FF="66" LUT="115" LogicLUT="115"/>
    <LocalResources FF="16" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_216_15.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201/hmul_16ns_16ns_16_2_max_dsp_1_U90" BINDMODULE="corr_accel_hmul_16ns_16ns_16_2_max_dsp_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_216_15.v" ORIG_REF_NAME="corr_accel_hmul_16ns_16ns_16_2_max_dsp_1">
    <Resources DSP="2" FF="32" LUT="40" LogicLUT="40"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201/hmul_16ns_16ns_16_2_max_dsp_1_U91" BINDMODULE="corr_accel_hmul_16ns_16ns_16_2_max_dsp_1" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_216_15.v" ORIG_REF_NAME="corr_accel_hmul_16ns_16ns_16_2_max_dsp_1">
    <Resources DSP="2" FF="16" LUT="40" LogicLUT="40"/>
    <LocalResources FF="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="51" LUT="65" LogicLUT="55" SRL="10"/>
    <LocalResources FF="49" LUT="20" LogicLUT="10" SRL="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="45" LogicLUT="45"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19_fu_110" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="34" LUT="43" LogicLUT="43"/>
    <LocalResources FF="32" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19_fu_110/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21_fu_227" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="38" LUT="99" LogicLUT="99"/>
    <LocalResources FF="36" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21_fu_227/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="44" LogicLUT="44"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="201" LUT="181" LogicLUT="180" SRL="1"/>
    <LocalResources FF="199" LUT="177" LogicLUT="176" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_263_25">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="13" LUT="32" LogicLUT="32"/>
    <LocalResources FF="11" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="corr_accel_compute_Pipeline_VITIS_LOOP_263_25.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125" BINDMODULE="corr_accel_hadd_16ns_16ns_16_2_full_dsp_1" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_hadd_16ns_16ns_16_2_full_dsp_1">
    <Resources DSP="2" FF="32" LUT="169" LogicLUT="169"/>
    <LocalResources FF="32" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126" BINDMODULE="corr_accel_hadd_16ns_16ns_16_2_full_dsp_1" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_hadd_16ns_16ns_16_2_full_dsp_1">
    <Resources DSP="2" FF="32" LUT="121" LogicLUT="121"/>
    <LocalResources FF="32" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U127" BINDMODULE="corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1">
    <Resources FF="107" LUT="228" LogicLUT="228"/>
    <LocalResources FF="32" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128" BINDMODULE="corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1">
    <Resources FF="107" LUT="276" LogicLUT="276"/>
    <LocalResources FF="32" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/hmul_16ns_16ns_16_2_max_dsp_1_U129" BINDMODULE="corr_accel_hmul_16ns_16ns_16_2_max_dsp_1" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_hmul_16ns_16ns_16_2_max_dsp_1">
    <Resources DSP="2" FF="32" LUT="56" LogicLUT="56"/>
    <LocalResources FF="32" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_compute_fu_291/hmul_16ns_16ns_16_2_max_dsp_1_U130" BINDMODULE="corr_accel_hmul_16ns_16ns_16_2_max_dsp_1" DEPTH="2" FILE_NAME="corr_accel_compute.v" ORIG_REF_NAME="corr_accel_hmul_16ns_16ns_16_2_max_dsp_1">
    <Resources DSP="2" FF="32" LUT="48" LogicLUT="48"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_recv_data_burst_fu_221" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_recv_data_burst">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="105" LUT="71" LogicLUT="71"/>
    <LocalResources FF="103" LUT="62" LogicLUT="62"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_recv_data_burst_fu_221/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="corr_accel_recv_data_burst.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_send_data_burst_fu_307" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_send_data_burst">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="141" LUT="341" LogicLUT="341"/>
    <LocalResources FF="139" LUT="335" LogicLUT="335"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_send_data_burst_fu_307/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="corr_accel_send_data_burst.v" ORIG_REF_NAME="corr_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_10_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_11_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_12_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_13_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_14_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_15_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_16_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_17_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_18_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_19_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_1_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_20_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_21_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_22_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_23_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_24_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_25_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_26_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_27_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_28_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_29_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_2_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_30_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_31_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_3_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_4_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_5_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" LUT="9" LogicLUT="9" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_6_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_7_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_8_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" LUT="8" LogicLUT="8" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_9_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" LUT="8" LogicLUT="8" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/reg_file_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" FILE_NAME="corr_accel.v" ORIG_REF_NAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="8.272" DATAPATH_LOGIC_DELAY="4.457" DATAPATH_NET_DELAY="3.815" ENDPOINT_PIN="bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[14]" LOGIC_LEVELS="23" MAX_FANOUT="13" SLACK="1.435" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="47"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[14]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_91__2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="2645"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_58__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="2645"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_14__2" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="132"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.098" DATAPATH_LOGIC_DELAY="4.735" DATAPATH_NET_DELAY="3.363" ENDPOINT_PIN="bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[3]" LOGIC_LEVELS="22" MAX_FANOUT="13" SLACK="1.618" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="47"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_10" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/mant_op_inferred_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_102" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="2645"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_69__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="2645"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_25__1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="132"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.091" DATAPATH_LOGIC_DELAY="4.322" DATAPATH_NET_DELAY="3.769" ENDPOINT_PIN="bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[12]" LOGIC_LEVELS="23" MAX_FANOUT="13" SLACK="1.628" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="49"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[12]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/ram_reg_bram_0_i_37__4" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_20" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="2645"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_4__5" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="132"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.063" DATAPATH_LOGIC_DELAY="4.375" DATAPATH_NET_DELAY="3.688" ENDPOINT_PIN="bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[13]" LOGIC_LEVELS="23" MAX_FANOUT="13" SLACK="1.653" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="49"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[13]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/ram_reg_bram_0_i_36__4" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_19" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="2645"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_3__9" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="132"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.054" DATAPATH_LOGIC_DELAY="4.958" DATAPATH_NET_DELAY="3.096" ENDPOINT_PIN="bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[13]" LOGIC_LEVELS="22" MAX_FANOUT="13" SLACK="1.665" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="47"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[13]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_92__2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="2645"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_59__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="2645"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_15__2" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="132"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/corr_accel_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/corr_accel_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/corr_accel_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/corr_accel_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/corr_accel_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/corr_accel_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/corr_accel_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
