#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000220c16a8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000220c16eebb0_0 .net "PC", 31 0, v00000220c16e7280_0;  1 drivers
v00000220c16ecef0_0 .var "clk", 0 0;
v00000220c16eea70_0 .net "clkout", 0 0, L_00000220c1723610;  1 drivers
v00000220c16ee570_0 .net "cycles_consumed", 31 0, v00000220c16edc10_0;  1 drivers
v00000220c16ee6b0_0 .var "rst", 0 0;
S_00000220c1653560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000220c16a8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000220c16c2680 .param/l "RType" 0 4 2, C4<000000>;
P_00000220c16c26b8 .param/l "add" 0 4 5, C4<100000>;
P_00000220c16c26f0 .param/l "addi" 0 4 8, C4<001000>;
P_00000220c16c2728 .param/l "addu" 0 4 5, C4<100001>;
P_00000220c16c2760 .param/l "and_" 0 4 5, C4<100100>;
P_00000220c16c2798 .param/l "andi" 0 4 8, C4<001100>;
P_00000220c16c27d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000220c16c2808 .param/l "bne" 0 4 10, C4<000101>;
P_00000220c16c2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000220c16c2878 .param/l "j" 0 4 12, C4<000010>;
P_00000220c16c28b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000220c16c28e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000220c16c2920 .param/l "lw" 0 4 8, C4<100011>;
P_00000220c16c2958 .param/l "nor_" 0 4 5, C4<100111>;
P_00000220c16c2990 .param/l "or_" 0 4 5, C4<100101>;
P_00000220c16c29c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000220c16c2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_00000220c16c2a38 .param/l "sll" 0 4 6, C4<000000>;
P_00000220c16c2a70 .param/l "slt" 0 4 5, C4<101010>;
P_00000220c16c2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_00000220c16c2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_00000220c16c2b18 .param/l "sub" 0 4 5, C4<100010>;
P_00000220c16c2b50 .param/l "subu" 0 4 5, C4<100011>;
P_00000220c16c2b88 .param/l "sw" 0 4 8, C4<101011>;
P_00000220c16c2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000220c16c2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_00000220c1723680 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c17230d0 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c17227a0 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c1722ea0 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c1722a40 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c1722960 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c17235a0 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c1723530 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c1723610 .functor OR 1, v00000220c16ecef0_0, v00000220c16b1d20_0, C4<0>, C4<0>;
L_00000220c1723450 .functor OR 1, L_00000220c17710d0, L_00000220c1770f90, C4<0>, C4<0>;
L_00000220c1722ff0 .functor AND 1, L_00000220c1770590, L_00000220c1770630, C4<1>, C4<1>;
L_00000220c1722810 .functor NOT 1, v00000220c16ee6b0_0, C4<0>, C4<0>, C4<0>;
L_00000220c1722c70 .functor OR 1, L_00000220c1770770, L_00000220c176f910, C4<0>, C4<0>;
L_00000220c1723060 .functor OR 1, L_00000220c1722c70, L_00000220c17708b0, C4<0>, C4<0>;
L_00000220c17234c0 .functor OR 1, L_00000220c1770bd0, L_00000220c1782bf0, C4<0>, C4<0>;
L_00000220c1722ce0 .functor AND 1, L_00000220c1770b30, L_00000220c17234c0, C4<1>, C4<1>;
L_00000220c1723140 .functor OR 1, L_00000220c1783690, L_00000220c1781b10, C4<0>, C4<0>;
L_00000220c1722dc0 .functor AND 1, L_00000220c17826f0, L_00000220c1723140, C4<1>, C4<1>;
L_00000220c17231b0 .functor NOT 1, L_00000220c1723610, C4<0>, C4<0>, C4<0>;
v00000220c16e7780_0 .net "ALUOp", 3 0, v00000220c16b16e0_0;  1 drivers
v00000220c16e7aa0_0 .net "ALUResult", 31 0, v00000220c16e8400_0;  1 drivers
v00000220c16e7d20_0 .net "ALUSrc", 0 0, v00000220c16b20e0_0;  1 drivers
v00000220c16e9f10_0 .net "ALUin2", 31 0, L_00000220c1781890;  1 drivers
v00000220c16e9ab0_0 .net "MemReadEn", 0 0, v00000220c16b3080_0;  1 drivers
v00000220c16e9010_0 .net "MemWriteEn", 0 0, v00000220c16b27c0_0;  1 drivers
v00000220c16e9150_0 .net "MemtoReg", 0 0, v00000220c16b3260_0;  1 drivers
v00000220c16e8f70_0 .net "PC", 31 0, v00000220c16e7280_0;  alias, 1 drivers
v00000220c16e9790_0 .net "PCPlus1", 31 0, L_00000220c1770450;  1 drivers
v00000220c16ea370_0 .net "PCsrc", 0 0, v00000220c16e85e0_0;  1 drivers
v00000220c16e9830_0 .net "RegDst", 0 0, v00000220c16b2860_0;  1 drivers
v00000220c16e96f0_0 .net "RegWriteEn", 0 0, v00000220c16b2180_0;  1 drivers
v00000220c16ea7d0_0 .net "WriteRegister", 4 0, L_00000220c1771170;  1 drivers
v00000220c16e98d0_0 .net *"_ivl_0", 0 0, L_00000220c1723680;  1 drivers
L_00000220c17237b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000220c16eac30_0 .net/2u *"_ivl_10", 4 0, L_00000220c17237b0;  1 drivers
L_00000220c1723ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ea870_0 .net *"_ivl_101", 15 0, L_00000220c1723ba0;  1 drivers
v00000220c16e91f0_0 .net *"_ivl_102", 31 0, L_00000220c1771210;  1 drivers
L_00000220c1723be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16eacd0_0 .net *"_ivl_105", 25 0, L_00000220c1723be8;  1 drivers
L_00000220c1723c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16e9dd0_0 .net/2u *"_ivl_106", 31 0, L_00000220c1723c30;  1 drivers
v00000220c16eab90_0 .net *"_ivl_108", 0 0, L_00000220c1770590;  1 drivers
L_00000220c1723c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000220c16ea4b0_0 .net/2u *"_ivl_110", 5 0, L_00000220c1723c78;  1 drivers
v00000220c16e9970_0 .net *"_ivl_112", 0 0, L_00000220c1770630;  1 drivers
v00000220c16ea550_0 .net *"_ivl_115", 0 0, L_00000220c1722ff0;  1 drivers
v00000220c16e9b50_0 .net *"_ivl_116", 47 0, L_00000220c1770db0;  1 drivers
L_00000220c1723cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16e9a10_0 .net *"_ivl_119", 15 0, L_00000220c1723cc0;  1 drivers
L_00000220c17237f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000220c16ea9b0_0 .net/2u *"_ivl_12", 5 0, L_00000220c17237f8;  1 drivers
v00000220c16e90b0_0 .net *"_ivl_120", 47 0, L_00000220c176fd70;  1 drivers
L_00000220c1723d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16e9c90_0 .net *"_ivl_123", 15 0, L_00000220c1723d08;  1 drivers
v00000220c16eaa50_0 .net *"_ivl_125", 0 0, L_00000220c1770e50;  1 drivers
v00000220c16e9d30_0 .net *"_ivl_126", 31 0, L_00000220c1770c70;  1 drivers
v00000220c16e8ed0_0 .net *"_ivl_128", 47 0, L_00000220c1770310;  1 drivers
v00000220c16ea410_0 .net *"_ivl_130", 47 0, L_00000220c176fe10;  1 drivers
v00000220c16e9290_0 .net *"_ivl_132", 47 0, L_00000220c176faf0;  1 drivers
v00000220c16ea0f0_0 .net *"_ivl_134", 47 0, L_00000220c1771530;  1 drivers
v00000220c16ea5f0_0 .net *"_ivl_14", 0 0, L_00000220c16ee930;  1 drivers
v00000220c16ead70_0 .net *"_ivl_140", 0 0, L_00000220c1722810;  1 drivers
L_00000220c1723d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ea910_0 .net/2u *"_ivl_142", 31 0, L_00000220c1723d98;  1 drivers
L_00000220c1723e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000220c16e9330_0 .net/2u *"_ivl_146", 5 0, L_00000220c1723e70;  1 drivers
v00000220c16e9e70_0 .net *"_ivl_148", 0 0, L_00000220c1770770;  1 drivers
L_00000220c1723eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000220c16e93d0_0 .net/2u *"_ivl_150", 5 0, L_00000220c1723eb8;  1 drivers
v00000220c16e9bf0_0 .net *"_ivl_152", 0 0, L_00000220c176f910;  1 drivers
v00000220c16ea190_0 .net *"_ivl_155", 0 0, L_00000220c1722c70;  1 drivers
L_00000220c1723f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000220c16e9470_0 .net/2u *"_ivl_156", 5 0, L_00000220c1723f00;  1 drivers
v00000220c16ea690_0 .net *"_ivl_158", 0 0, L_00000220c17708b0;  1 drivers
L_00000220c1723840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000220c16eaaf0_0 .net/2u *"_ivl_16", 4 0, L_00000220c1723840;  1 drivers
v00000220c16ea730_0 .net *"_ivl_161", 0 0, L_00000220c1723060;  1 drivers
L_00000220c1723f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16e9510_0 .net/2u *"_ivl_162", 15 0, L_00000220c1723f48;  1 drivers
v00000220c16e9fb0_0 .net *"_ivl_164", 31 0, L_00000220c1770950;  1 drivers
v00000220c16ea050_0 .net *"_ivl_167", 0 0, L_00000220c176f9b0;  1 drivers
v00000220c16e95b0_0 .net *"_ivl_168", 15 0, L_00000220c1770a90;  1 drivers
v00000220c16e9650_0 .net *"_ivl_170", 31 0, L_00000220c1770130;  1 drivers
v00000220c16ea230_0 .net *"_ivl_174", 31 0, L_00000220c176fb90;  1 drivers
L_00000220c1723f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ea2d0_0 .net *"_ivl_177", 25 0, L_00000220c1723f90;  1 drivers
L_00000220c1723fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ebd40_0 .net/2u *"_ivl_178", 31 0, L_00000220c1723fd8;  1 drivers
v00000220c16ec600_0 .net *"_ivl_180", 0 0, L_00000220c1770b30;  1 drivers
L_00000220c1724020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000220c16eb980_0 .net/2u *"_ivl_182", 5 0, L_00000220c1724020;  1 drivers
v00000220c16ecd80_0 .net *"_ivl_184", 0 0, L_00000220c1770bd0;  1 drivers
L_00000220c1724068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000220c16ebb60_0 .net/2u *"_ivl_186", 5 0, L_00000220c1724068;  1 drivers
v00000220c16eb0c0_0 .net *"_ivl_188", 0 0, L_00000220c1782bf0;  1 drivers
v00000220c16ec7e0_0 .net *"_ivl_19", 4 0, L_00000220c16ee9d0;  1 drivers
v00000220c16ec6a0_0 .net *"_ivl_191", 0 0, L_00000220c17234c0;  1 drivers
v00000220c16eaf80_0 .net *"_ivl_193", 0 0, L_00000220c1722ce0;  1 drivers
L_00000220c17240b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000220c16ec2e0_0 .net/2u *"_ivl_194", 5 0, L_00000220c17240b0;  1 drivers
v00000220c16ec100_0 .net *"_ivl_196", 0 0, L_00000220c1782650;  1 drivers
L_00000220c17240f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220c16ec740_0 .net/2u *"_ivl_198", 31 0, L_00000220c17240f8;  1 drivers
L_00000220c1723768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ecb00_0 .net/2u *"_ivl_2", 5 0, L_00000220c1723768;  1 drivers
v00000220c16ecba0_0 .net *"_ivl_20", 4 0, L_00000220c16eec50;  1 drivers
v00000220c16eaee0_0 .net *"_ivl_200", 31 0, L_00000220c17830f0;  1 drivers
v00000220c16ecc40_0 .net *"_ivl_204", 31 0, L_00000220c1782a10;  1 drivers
L_00000220c1724140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16eb840_0 .net *"_ivl_207", 25 0, L_00000220c1724140;  1 drivers
L_00000220c1724188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ebf20_0 .net/2u *"_ivl_208", 31 0, L_00000220c1724188;  1 drivers
v00000220c16eb160_0 .net *"_ivl_210", 0 0, L_00000220c17826f0;  1 drivers
L_00000220c17241d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000220c16eba20_0 .net/2u *"_ivl_212", 5 0, L_00000220c17241d0;  1 drivers
v00000220c16eb340_0 .net *"_ivl_214", 0 0, L_00000220c1783690;  1 drivers
L_00000220c1724218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000220c16eb520_0 .net/2u *"_ivl_216", 5 0, L_00000220c1724218;  1 drivers
v00000220c16ec060_0 .net *"_ivl_218", 0 0, L_00000220c1781b10;  1 drivers
v00000220c16ecce0_0 .net *"_ivl_221", 0 0, L_00000220c1723140;  1 drivers
v00000220c16eb7a0_0 .net *"_ivl_223", 0 0, L_00000220c1722dc0;  1 drivers
L_00000220c1724260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000220c16ebfc0_0 .net/2u *"_ivl_224", 5 0, L_00000220c1724260;  1 drivers
v00000220c16ec560_0 .net *"_ivl_226", 0 0, L_00000220c1781c50;  1 drivers
v00000220c16ec880_0 .net *"_ivl_228", 31 0, L_00000220c1781d90;  1 drivers
v00000220c16ec420_0 .net *"_ivl_24", 0 0, L_00000220c17227a0;  1 drivers
L_00000220c1723888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000220c16ec1a0_0 .net/2u *"_ivl_26", 4 0, L_00000220c1723888;  1 drivers
v00000220c16ec240_0 .net *"_ivl_29", 4 0, L_00000220c16eecf0;  1 drivers
v00000220c16ec380_0 .net *"_ivl_32", 0 0, L_00000220c1722ea0;  1 drivers
L_00000220c17238d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000220c16eb020_0 .net/2u *"_ivl_34", 4 0, L_00000220c17238d0;  1 drivers
v00000220c16ec920_0 .net *"_ivl_37", 4 0, L_00000220c16ed030;  1 drivers
v00000220c16eb200_0 .net *"_ivl_40", 0 0, L_00000220c1722a40;  1 drivers
L_00000220c1723918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ebde0_0 .net/2u *"_ivl_42", 15 0, L_00000220c1723918;  1 drivers
v00000220c16eb2a0_0 .net *"_ivl_45", 15 0, L_00000220c1771350;  1 drivers
v00000220c16ec4c0_0 .net *"_ivl_48", 0 0, L_00000220c1722960;  1 drivers
v00000220c16ebac0_0 .net *"_ivl_5", 5 0, L_00000220c16ed2b0;  1 drivers
L_00000220c1723960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ebc00_0 .net/2u *"_ivl_50", 36 0, L_00000220c1723960;  1 drivers
L_00000220c17239a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16eb3e0_0 .net/2u *"_ivl_52", 31 0, L_00000220c17239a8;  1 drivers
v00000220c16eb480_0 .net *"_ivl_55", 4 0, L_00000220c17701d0;  1 drivers
v00000220c16ec9c0_0 .net *"_ivl_56", 36 0, L_00000220c1771670;  1 drivers
v00000220c16eb5c0_0 .net *"_ivl_58", 36 0, L_00000220c1770ef0;  1 drivers
v00000220c16eca60_0 .net *"_ivl_62", 0 0, L_00000220c17235a0;  1 drivers
L_00000220c17239f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000220c16eb660_0 .net/2u *"_ivl_64", 5 0, L_00000220c17239f0;  1 drivers
v00000220c16eb700_0 .net *"_ivl_67", 5 0, L_00000220c176fc30;  1 drivers
v00000220c16eb8e0_0 .net *"_ivl_70", 0 0, L_00000220c1723530;  1 drivers
L_00000220c1723a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ebca0_0 .net/2u *"_ivl_72", 57 0, L_00000220c1723a38;  1 drivers
L_00000220c1723a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16ebe80_0 .net/2u *"_ivl_74", 31 0, L_00000220c1723a80;  1 drivers
v00000220c16edfd0_0 .net *"_ivl_77", 25 0, L_00000220c1770270;  1 drivers
v00000220c16ed5d0_0 .net *"_ivl_78", 57 0, L_00000220c17715d0;  1 drivers
v00000220c16ee1b0_0 .net *"_ivl_8", 0 0, L_00000220c17230d0;  1 drivers
v00000220c16ee250_0 .net *"_ivl_80", 57 0, L_00000220c176fcd0;  1 drivers
L_00000220c1723ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220c16ed8f0_0 .net/2u *"_ivl_84", 31 0, L_00000220c1723ac8;  1 drivers
L_00000220c1723b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000220c16ed850_0 .net/2u *"_ivl_88", 5 0, L_00000220c1723b10;  1 drivers
v00000220c16ed990_0 .net *"_ivl_90", 0 0, L_00000220c17710d0;  1 drivers
L_00000220c1723b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000220c16edf30_0 .net/2u *"_ivl_92", 5 0, L_00000220c1723b58;  1 drivers
v00000220c16ee110_0 .net *"_ivl_94", 0 0, L_00000220c1770f90;  1 drivers
v00000220c16ee4d0_0 .net *"_ivl_97", 0 0, L_00000220c1723450;  1 drivers
v00000220c16ed350_0 .net *"_ivl_98", 47 0, L_00000220c176f7d0;  1 drivers
v00000220c16ed3f0_0 .net "adderResult", 31 0, L_00000220c1771030;  1 drivers
v00000220c16ee7f0_0 .net "address", 31 0, L_00000220c1770d10;  1 drivers
v00000220c16ed490_0 .net "clk", 0 0, L_00000220c1723610;  alias, 1 drivers
v00000220c16edc10_0 .var "cycles_consumed", 31 0;
v00000220c16ee890_0 .net "extImm", 31 0, L_00000220c176fa50;  1 drivers
v00000220c16ed670_0 .net "funct", 5 0, L_00000220c1770090;  1 drivers
v00000220c16eda30_0 .net "hlt", 0 0, v00000220c16b1d20_0;  1 drivers
v00000220c16ed530_0 .net "imm", 15 0, L_00000220c176fff0;  1 drivers
v00000220c16edad0_0 .net "immediate", 31 0, L_00000220c1782470;  1 drivers
v00000220c16ed710_0 .net "input_clk", 0 0, v00000220c16ecef0_0;  1 drivers
v00000220c16edb70_0 .net "instruction", 31 0, L_00000220c17706d0;  1 drivers
v00000220c16eddf0_0 .net "memoryReadData", 31 0, v00000220c16e7000_0;  1 drivers
v00000220c16ed0d0_0 .net "nextPC", 31 0, L_00000220c17703b0;  1 drivers
v00000220c16ed7b0_0 .net "opcode", 5 0, L_00000220c16ee750;  1 drivers
v00000220c16edcb0_0 .net "rd", 4 0, L_00000220c16eeb10;  1 drivers
v00000220c16edd50_0 .net "readData1", 31 0, L_00000220c1722b20;  1 drivers
v00000220c16ee610_0 .net "readData1_w", 31 0, L_00000220c1782ab0;  1 drivers
v00000220c16ed170_0 .net "readData2", 31 0, L_00000220c1722ab0;  1 drivers
v00000220c16eed90_0 .net "rs", 4 0, L_00000220c16ecf90;  1 drivers
v00000220c16ee070_0 .net "rst", 0 0, v00000220c16ee6b0_0;  1 drivers
v00000220c16ed210_0 .net "rt", 4 0, L_00000220c176ff50;  1 drivers
v00000220c16ede90_0 .net "shamt", 31 0, L_00000220c17709f0;  1 drivers
v00000220c16ee2f0_0 .net "wire_instruction", 31 0, L_00000220c1722b90;  1 drivers
v00000220c16ee390_0 .net "writeData", 31 0, L_00000220c1783190;  1 drivers
v00000220c16ee430_0 .net "zero", 0 0, L_00000220c17832d0;  1 drivers
L_00000220c16ed2b0 .part L_00000220c17706d0, 26, 6;
L_00000220c16ee750 .functor MUXZ 6, L_00000220c16ed2b0, L_00000220c1723768, L_00000220c1723680, C4<>;
L_00000220c16ee930 .cmp/eq 6, L_00000220c16ee750, L_00000220c17237f8;
L_00000220c16ee9d0 .part L_00000220c17706d0, 11, 5;
L_00000220c16eec50 .functor MUXZ 5, L_00000220c16ee9d0, L_00000220c1723840, L_00000220c16ee930, C4<>;
L_00000220c16eeb10 .functor MUXZ 5, L_00000220c16eec50, L_00000220c17237b0, L_00000220c17230d0, C4<>;
L_00000220c16eecf0 .part L_00000220c17706d0, 21, 5;
L_00000220c16ecf90 .functor MUXZ 5, L_00000220c16eecf0, L_00000220c1723888, L_00000220c17227a0, C4<>;
L_00000220c16ed030 .part L_00000220c17706d0, 16, 5;
L_00000220c176ff50 .functor MUXZ 5, L_00000220c16ed030, L_00000220c17238d0, L_00000220c1722ea0, C4<>;
L_00000220c1771350 .part L_00000220c17706d0, 0, 16;
L_00000220c176fff0 .functor MUXZ 16, L_00000220c1771350, L_00000220c1723918, L_00000220c1722a40, C4<>;
L_00000220c17701d0 .part L_00000220c17706d0, 6, 5;
L_00000220c1771670 .concat [ 5 32 0 0], L_00000220c17701d0, L_00000220c17239a8;
L_00000220c1770ef0 .functor MUXZ 37, L_00000220c1771670, L_00000220c1723960, L_00000220c1722960, C4<>;
L_00000220c17709f0 .part L_00000220c1770ef0, 0, 32;
L_00000220c176fc30 .part L_00000220c17706d0, 0, 6;
L_00000220c1770090 .functor MUXZ 6, L_00000220c176fc30, L_00000220c17239f0, L_00000220c17235a0, C4<>;
L_00000220c1770270 .part L_00000220c17706d0, 0, 26;
L_00000220c17715d0 .concat [ 26 32 0 0], L_00000220c1770270, L_00000220c1723a80;
L_00000220c176fcd0 .functor MUXZ 58, L_00000220c17715d0, L_00000220c1723a38, L_00000220c1723530, C4<>;
L_00000220c1770d10 .part L_00000220c176fcd0, 0, 32;
L_00000220c1770450 .arith/sum 32, v00000220c16e7280_0, L_00000220c1723ac8;
L_00000220c17710d0 .cmp/eq 6, L_00000220c16ee750, L_00000220c1723b10;
L_00000220c1770f90 .cmp/eq 6, L_00000220c16ee750, L_00000220c1723b58;
L_00000220c176f7d0 .concat [ 32 16 0 0], L_00000220c1770d10, L_00000220c1723ba0;
L_00000220c1771210 .concat [ 6 26 0 0], L_00000220c16ee750, L_00000220c1723be8;
L_00000220c1770590 .cmp/eq 32, L_00000220c1771210, L_00000220c1723c30;
L_00000220c1770630 .cmp/eq 6, L_00000220c1770090, L_00000220c1723c78;
L_00000220c1770db0 .concat [ 32 16 0 0], L_00000220c1722b20, L_00000220c1723cc0;
L_00000220c176fd70 .concat [ 32 16 0 0], v00000220c16e7280_0, L_00000220c1723d08;
L_00000220c1770e50 .part L_00000220c176fff0, 15, 1;
LS_00000220c1770c70_0_0 .concat [ 1 1 1 1], L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50;
LS_00000220c1770c70_0_4 .concat [ 1 1 1 1], L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50;
LS_00000220c1770c70_0_8 .concat [ 1 1 1 1], L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50;
LS_00000220c1770c70_0_12 .concat [ 1 1 1 1], L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50;
LS_00000220c1770c70_0_16 .concat [ 1 1 1 1], L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50;
LS_00000220c1770c70_0_20 .concat [ 1 1 1 1], L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50;
LS_00000220c1770c70_0_24 .concat [ 1 1 1 1], L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50;
LS_00000220c1770c70_0_28 .concat [ 1 1 1 1], L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50, L_00000220c1770e50;
LS_00000220c1770c70_1_0 .concat [ 4 4 4 4], LS_00000220c1770c70_0_0, LS_00000220c1770c70_0_4, LS_00000220c1770c70_0_8, LS_00000220c1770c70_0_12;
LS_00000220c1770c70_1_4 .concat [ 4 4 4 4], LS_00000220c1770c70_0_16, LS_00000220c1770c70_0_20, LS_00000220c1770c70_0_24, LS_00000220c1770c70_0_28;
L_00000220c1770c70 .concat [ 16 16 0 0], LS_00000220c1770c70_1_0, LS_00000220c1770c70_1_4;
L_00000220c1770310 .concat [ 16 32 0 0], L_00000220c176fff0, L_00000220c1770c70;
L_00000220c176fe10 .arith/sum 48, L_00000220c176fd70, L_00000220c1770310;
L_00000220c176faf0 .functor MUXZ 48, L_00000220c176fe10, L_00000220c1770db0, L_00000220c1722ff0, C4<>;
L_00000220c1771530 .functor MUXZ 48, L_00000220c176faf0, L_00000220c176f7d0, L_00000220c1723450, C4<>;
L_00000220c1771030 .part L_00000220c1771530, 0, 32;
L_00000220c17703b0 .functor MUXZ 32, L_00000220c1770450, L_00000220c1771030, v00000220c16e85e0_0, C4<>;
L_00000220c17706d0 .functor MUXZ 32, L_00000220c1722b90, L_00000220c1723d98, L_00000220c1722810, C4<>;
L_00000220c1770770 .cmp/eq 6, L_00000220c16ee750, L_00000220c1723e70;
L_00000220c176f910 .cmp/eq 6, L_00000220c16ee750, L_00000220c1723eb8;
L_00000220c17708b0 .cmp/eq 6, L_00000220c16ee750, L_00000220c1723f00;
L_00000220c1770950 .concat [ 16 16 0 0], L_00000220c176fff0, L_00000220c1723f48;
L_00000220c176f9b0 .part L_00000220c176fff0, 15, 1;
LS_00000220c1770a90_0_0 .concat [ 1 1 1 1], L_00000220c176f9b0, L_00000220c176f9b0, L_00000220c176f9b0, L_00000220c176f9b0;
LS_00000220c1770a90_0_4 .concat [ 1 1 1 1], L_00000220c176f9b0, L_00000220c176f9b0, L_00000220c176f9b0, L_00000220c176f9b0;
LS_00000220c1770a90_0_8 .concat [ 1 1 1 1], L_00000220c176f9b0, L_00000220c176f9b0, L_00000220c176f9b0, L_00000220c176f9b0;
LS_00000220c1770a90_0_12 .concat [ 1 1 1 1], L_00000220c176f9b0, L_00000220c176f9b0, L_00000220c176f9b0, L_00000220c176f9b0;
L_00000220c1770a90 .concat [ 4 4 4 4], LS_00000220c1770a90_0_0, LS_00000220c1770a90_0_4, LS_00000220c1770a90_0_8, LS_00000220c1770a90_0_12;
L_00000220c1770130 .concat [ 16 16 0 0], L_00000220c176fff0, L_00000220c1770a90;
L_00000220c176fa50 .functor MUXZ 32, L_00000220c1770130, L_00000220c1770950, L_00000220c1723060, C4<>;
L_00000220c176fb90 .concat [ 6 26 0 0], L_00000220c16ee750, L_00000220c1723f90;
L_00000220c1770b30 .cmp/eq 32, L_00000220c176fb90, L_00000220c1723fd8;
L_00000220c1770bd0 .cmp/eq 6, L_00000220c1770090, L_00000220c1724020;
L_00000220c1782bf0 .cmp/eq 6, L_00000220c1770090, L_00000220c1724068;
L_00000220c1782650 .cmp/eq 6, L_00000220c16ee750, L_00000220c17240b0;
L_00000220c17830f0 .functor MUXZ 32, L_00000220c176fa50, L_00000220c17240f8, L_00000220c1782650, C4<>;
L_00000220c1782470 .functor MUXZ 32, L_00000220c17830f0, L_00000220c17709f0, L_00000220c1722ce0, C4<>;
L_00000220c1782a10 .concat [ 6 26 0 0], L_00000220c16ee750, L_00000220c1724140;
L_00000220c17826f0 .cmp/eq 32, L_00000220c1782a10, L_00000220c1724188;
L_00000220c1783690 .cmp/eq 6, L_00000220c1770090, L_00000220c17241d0;
L_00000220c1781b10 .cmp/eq 6, L_00000220c1770090, L_00000220c1724218;
L_00000220c1781c50 .cmp/eq 6, L_00000220c16ee750, L_00000220c1724260;
L_00000220c1781d90 .functor MUXZ 32, L_00000220c1722b20, v00000220c16e7280_0, L_00000220c1781c50, C4<>;
L_00000220c1782ab0 .functor MUXZ 32, L_00000220c1781d90, L_00000220c1722ab0, L_00000220c1722dc0, C4<>;
S_00000220c16536f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000220c16bee70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000220c1722d50 .functor NOT 1, v00000220c16b20e0_0, C4<0>, C4<0>, C4<0>;
v00000220c16b1aa0_0 .net *"_ivl_0", 0 0, L_00000220c1722d50;  1 drivers
v00000220c16b33a0_0 .net "in1", 31 0, L_00000220c1722ab0;  alias, 1 drivers
v00000220c16b2720_0 .net "in2", 31 0, L_00000220c1782470;  alias, 1 drivers
v00000220c16b1640_0 .net "out", 31 0, L_00000220c1781890;  alias, 1 drivers
v00000220c16b2fe0_0 .net "s", 0 0, v00000220c16b20e0_0;  alias, 1 drivers
L_00000220c1781890 .functor MUXZ 32, L_00000220c1782470, L_00000220c1722ab0, L_00000220c1722d50, C4<>;
S_00000220c15e69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000220c1720090 .param/l "RType" 0 4 2, C4<000000>;
P_00000220c17200c8 .param/l "add" 0 4 5, C4<100000>;
P_00000220c1720100 .param/l "addi" 0 4 8, C4<001000>;
P_00000220c1720138 .param/l "addu" 0 4 5, C4<100001>;
P_00000220c1720170 .param/l "and_" 0 4 5, C4<100100>;
P_00000220c17201a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000220c17201e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000220c1720218 .param/l "bne" 0 4 10, C4<000101>;
P_00000220c1720250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000220c1720288 .param/l "j" 0 4 12, C4<000010>;
P_00000220c17202c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000220c17202f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000220c1720330 .param/l "lw" 0 4 8, C4<100011>;
P_00000220c1720368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000220c17203a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000220c17203d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000220c1720410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000220c1720448 .param/l "sll" 0 4 6, C4<000000>;
P_00000220c1720480 .param/l "slt" 0 4 5, C4<101010>;
P_00000220c17204b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000220c17204f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000220c1720528 .param/l "sub" 0 4 5, C4<100010>;
P_00000220c1720560 .param/l "subu" 0 4 5, C4<100011>;
P_00000220c1720598 .param/l "sw" 0 4 8, C4<101011>;
P_00000220c17205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000220c1720608 .param/l "xori" 0 4 8, C4<001110>;
v00000220c16b16e0_0 .var "ALUOp", 3 0;
v00000220c16b20e0_0 .var "ALUSrc", 0 0;
v00000220c16b3080_0 .var "MemReadEn", 0 0;
v00000220c16b27c0_0 .var "MemWriteEn", 0 0;
v00000220c16b3260_0 .var "MemtoReg", 0 0;
v00000220c16b2860_0 .var "RegDst", 0 0;
v00000220c16b2180_0 .var "RegWriteEn", 0 0;
v00000220c16b3440_0 .net "funct", 5 0, L_00000220c1770090;  alias, 1 drivers
v00000220c16b1d20_0 .var "hlt", 0 0;
v00000220c16b34e0_0 .net "opcode", 5 0, L_00000220c16ee750;  alias, 1 drivers
v00000220c16b1a00_0 .net "rst", 0 0, v00000220c16ee6b0_0;  alias, 1 drivers
E_00000220c16beff0 .event anyedge, v00000220c16b1a00_0, v00000220c16b34e0_0, v00000220c16b3440_0;
S_00000220c16e6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000220c16bf430 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000220c1722b90 .functor BUFZ 32, L_00000220c176f870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000220c16b1dc0_0 .net "Data_Out", 31 0, L_00000220c1722b90;  alias, 1 drivers
v00000220c16b1780 .array "InstMem", 0 1023, 31 0;
v00000220c16b2900_0 .net *"_ivl_0", 31 0, L_00000220c176f870;  1 drivers
v00000220c16b1820_0 .net *"_ivl_3", 9 0, L_00000220c17704f0;  1 drivers
v00000220c16b1b40_0 .net *"_ivl_4", 11 0, L_00000220c1770810;  1 drivers
L_00000220c1723d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220c16b18c0_0 .net *"_ivl_7", 1 0, L_00000220c1723d50;  1 drivers
v00000220c16b1f00_0 .net "addr", 31 0, v00000220c16e7280_0;  alias, 1 drivers
v00000220c16b2400_0 .var/i "i", 31 0;
L_00000220c176f870 .array/port v00000220c16b1780, L_00000220c1770810;
L_00000220c17704f0 .part v00000220c16e7280_0, 0, 10;
L_00000220c1770810 .concat [ 10 2 0 0], L_00000220c17704f0, L_00000220c1723d50;
S_00000220c15e6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000220c1722b20 .functor BUFZ 32, L_00000220c17713f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000220c1722ab0 .functor BUFZ 32, L_00000220c17712b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000220c16b2040_0 .net *"_ivl_0", 31 0, L_00000220c17713f0;  1 drivers
v00000220c16b22c0_0 .net *"_ivl_10", 6 0, L_00000220c1771490;  1 drivers
L_00000220c1723e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220c1694dd0_0 .net *"_ivl_13", 1 0, L_00000220c1723e28;  1 drivers
v00000220c1695410_0 .net *"_ivl_2", 6 0, L_00000220c176feb0;  1 drivers
L_00000220c1723de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220c16e78c0_0 .net *"_ivl_5", 1 0, L_00000220c1723de0;  1 drivers
v00000220c16e8cc0_0 .net *"_ivl_8", 31 0, L_00000220c17712b0;  1 drivers
v00000220c16e7f00_0 .net "clk", 0 0, L_00000220c1723610;  alias, 1 drivers
v00000220c16e7e60_0 .var/i "i", 31 0;
v00000220c16e7640_0 .net "readData1", 31 0, L_00000220c1722b20;  alias, 1 drivers
v00000220c16e7500_0 .net "readData2", 31 0, L_00000220c1722ab0;  alias, 1 drivers
v00000220c16e8720_0 .net "readRegister1", 4 0, L_00000220c16ecf90;  alias, 1 drivers
v00000220c16e82c0_0 .net "readRegister2", 4 0, L_00000220c176ff50;  alias, 1 drivers
v00000220c16e7fa0 .array "registers", 31 0, 31 0;
v00000220c16e7b40_0 .net "rst", 0 0, v00000220c16ee6b0_0;  alias, 1 drivers
v00000220c16e8220_0 .net "we", 0 0, v00000220c16b2180_0;  alias, 1 drivers
v00000220c16e80e0_0 .net "writeData", 31 0, L_00000220c1783190;  alias, 1 drivers
v00000220c16e6ec0_0 .net "writeRegister", 4 0, L_00000220c1771170;  alias, 1 drivers
E_00000220c16bf070/0 .event negedge, v00000220c16b1a00_0;
E_00000220c16bf070/1 .event posedge, v00000220c16e7f00_0;
E_00000220c16bf070 .event/or E_00000220c16bf070/0, E_00000220c16bf070/1;
L_00000220c17713f0 .array/port v00000220c16e7fa0, L_00000220c176feb0;
L_00000220c176feb0 .concat [ 5 2 0 0], L_00000220c16ecf90, L_00000220c1723de0;
L_00000220c17712b0 .array/port v00000220c16e7fa0, L_00000220c1771490;
L_00000220c1771490 .concat [ 5 2 0 0], L_00000220c176ff50, L_00000220c1723e28;
S_00000220c1651390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000220c15e6b50;
 .timescale 0 0;
v00000220c16b1c80_0 .var/i "i", 31 0;
S_00000220c1651520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000220c16be8b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000220c1722f10 .functor NOT 1, v00000220c16b2860_0, C4<0>, C4<0>, C4<0>;
v00000220c16e8040_0 .net *"_ivl_0", 0 0, L_00000220c1722f10;  1 drivers
v00000220c16e84a0_0 .net "in1", 4 0, L_00000220c176ff50;  alias, 1 drivers
v00000220c16e87c0_0 .net "in2", 4 0, L_00000220c16eeb10;  alias, 1 drivers
v00000220c16e7140_0 .net "out", 4 0, L_00000220c1771170;  alias, 1 drivers
v00000220c16e8900_0 .net "s", 0 0, v00000220c16b2860_0;  alias, 1 drivers
L_00000220c1771170 .functor MUXZ 5, L_00000220c16eeb10, L_00000220c176ff50, L_00000220c1722f10, C4<>;
S_00000220c163b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000220c16beb70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000220c1723220 .functor NOT 1, v00000220c16b3260_0, C4<0>, C4<0>, C4<0>;
v00000220c16e7960_0 .net *"_ivl_0", 0 0, L_00000220c1723220;  1 drivers
v00000220c16e8180_0 .net "in1", 31 0, v00000220c16e8400_0;  alias, 1 drivers
v00000220c16e89a0_0 .net "in2", 31 0, v00000220c16e7000_0;  alias, 1 drivers
v00000220c16e8360_0 .net "out", 31 0, L_00000220c1783190;  alias, 1 drivers
v00000220c16e7be0_0 .net "s", 0 0, v00000220c16b3260_0;  alias, 1 drivers
L_00000220c1783190 .functor MUXZ 32, v00000220c16e7000_0, v00000220c16e8400_0, L_00000220c1723220, C4<>;
S_00000220c163b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000220c167e950 .param/l "ADD" 0 9 12, C4<0000>;
P_00000220c167e988 .param/l "AND" 0 9 12, C4<0010>;
P_00000220c167e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000220c167e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_00000220c167ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_00000220c167ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_00000220c167eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000220c167ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000220c167eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_00000220c167eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_00000220c167eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000220c167ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000220c17242a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220c16e8b80_0 .net/2u *"_ivl_0", 31 0, L_00000220c17242a8;  1 drivers
v00000220c16e8540_0 .net "opSel", 3 0, v00000220c16b16e0_0;  alias, 1 drivers
v00000220c16e7320_0 .net "operand1", 31 0, L_00000220c1782ab0;  alias, 1 drivers
v00000220c16e7460_0 .net "operand2", 31 0, L_00000220c1781890;  alias, 1 drivers
v00000220c16e8400_0 .var "result", 31 0;
v00000220c16e76e0_0 .net "zero", 0 0, L_00000220c17832d0;  alias, 1 drivers
E_00000220c16be8f0 .event anyedge, v00000220c16b16e0_0, v00000220c16e7320_0, v00000220c16b1640_0;
L_00000220c17832d0 .cmp/eq 32, v00000220c16e8400_0, L_00000220c17242a8;
S_00000220c167ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000220c1721660 .param/l "RType" 0 4 2, C4<000000>;
P_00000220c1721698 .param/l "add" 0 4 5, C4<100000>;
P_00000220c17216d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000220c1721708 .param/l "addu" 0 4 5, C4<100001>;
P_00000220c1721740 .param/l "and_" 0 4 5, C4<100100>;
P_00000220c1721778 .param/l "andi" 0 4 8, C4<001100>;
P_00000220c17217b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000220c17217e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000220c1721820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000220c1721858 .param/l "j" 0 4 12, C4<000010>;
P_00000220c1721890 .param/l "jal" 0 4 12, C4<000011>;
P_00000220c17218c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000220c1721900 .param/l "lw" 0 4 8, C4<100011>;
P_00000220c1721938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000220c1721970 .param/l "or_" 0 4 5, C4<100101>;
P_00000220c17219a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000220c17219e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000220c1721a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000220c1721a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000220c1721a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000220c1721ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000220c1721af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000220c1721b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000220c1721b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000220c1721ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000220c1721bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000220c16e85e0_0 .var "PCsrc", 0 0;
v00000220c16e8860_0 .net "funct", 5 0, L_00000220c1770090;  alias, 1 drivers
v00000220c16e7a00_0 .net "opcode", 5 0, L_00000220c16ee750;  alias, 1 drivers
v00000220c16e8680_0 .net "operand1", 31 0, L_00000220c1722b20;  alias, 1 drivers
v00000220c16e8a40_0 .net "operand2", 31 0, L_00000220c1781890;  alias, 1 drivers
v00000220c16e8ae0_0 .net "rst", 0 0, v00000220c16ee6b0_0;  alias, 1 drivers
E_00000220c16be7f0/0 .event anyedge, v00000220c16b1a00_0, v00000220c16b34e0_0, v00000220c16e7640_0, v00000220c16b1640_0;
E_00000220c16be7f0/1 .event anyedge, v00000220c16b3440_0;
E_00000220c16be7f0 .event/or E_00000220c16be7f0/0, E_00000220c16be7f0/1;
S_00000220c1721c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000220c16e7820 .array "DataMem", 0 1023, 31 0;
v00000220c16e8c20_0 .net "address", 31 0, v00000220c16e8400_0;  alias, 1 drivers
v00000220c16e8d60_0 .net "clock", 0 0, L_00000220c17231b0;  1 drivers
v00000220c16e6f60_0 .net "data", 31 0, L_00000220c1722ab0;  alias, 1 drivers
v00000220c16e7dc0_0 .var/i "i", 31 0;
v00000220c16e7000_0 .var "q", 31 0;
v00000220c16e70a0_0 .net "rden", 0 0, v00000220c16b3080_0;  alias, 1 drivers
v00000220c16e71e0_0 .net "wren", 0 0, v00000220c16b27c0_0;  alias, 1 drivers
E_00000220c16beeb0 .event posedge, v00000220c16e8d60_0;
S_00000220c1721db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000220c1653560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000220c16bea70 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000220c16e75a0_0 .net "PCin", 31 0, L_00000220c17703b0;  alias, 1 drivers
v00000220c16e7280_0 .var "PCout", 31 0;
v00000220c16e73c0_0 .net "clk", 0 0, L_00000220c1723610;  alias, 1 drivers
v00000220c16e7c80_0 .net "rst", 0 0, v00000220c16ee6b0_0;  alias, 1 drivers
    .scope S_00000220c167ec00;
T_0 ;
    %wait E_00000220c16be7f0;
    %load/vec4 v00000220c16e8ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220c16e85e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000220c16e7a00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000220c16e8680_0;
    %load/vec4 v00000220c16e8a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000220c16e7a00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000220c16e8680_0;
    %load/vec4 v00000220c16e8a40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000220c16e7a00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000220c16e7a00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000220c16e7a00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000220c16e8860_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000220c16e85e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000220c1721db0;
T_1 ;
    %wait E_00000220c16bf070;
    %load/vec4 v00000220c16e7c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000220c16e7280_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000220c16e75a0_0;
    %assign/vec4 v00000220c16e7280_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000220c16e6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220c16b2400_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000220c16b2400_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000220c16b2400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %load/vec4 v00000220c16b2400_0;
    %addi 1, 0, 32;
    %store/vec4 v00000220c16b2400_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16b1780, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000220c15e69c0;
T_3 ;
    %wait E_00000220c16beff0;
    %load/vec4 v00000220c16b1a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000220c16b1d20_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220c16b27c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220c16b3260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220c16b3080_0, 0;
    %assign/vec4 v00000220c16b2860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000220c16b1d20_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000220c16b16e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000220c16b20e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220c16b2180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220c16b27c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220c16b3260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220c16b3080_0, 0, 1;
    %store/vec4 v00000220c16b2860_0, 0, 1;
    %load/vec4 v00000220c16b34e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b1d20_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %load/vec4 v00000220c16b3440_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220c16b2860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b3080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b2180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b3260_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220c16b20e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000220c16b16e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000220c15e6b50;
T_4 ;
    %wait E_00000220c16bf070;
    %fork t_1, S_00000220c1651390;
    %jmp t_0;
    .scope S_00000220c1651390;
t_1 ;
    %load/vec4 v00000220c16e7b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220c16b1c80_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000220c16b1c80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000220c16b1c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16e7fa0, 0, 4;
    %load/vec4 v00000220c16b1c80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000220c16b1c80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000220c16e8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000220c16e80e0_0;
    %load/vec4 v00000220c16e6ec0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16e7fa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16e7fa0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000220c15e6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000220c15e6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220c16e7e60_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000220c16e7e60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000220c16e7e60_0;
    %ix/getv/s 4, v00000220c16e7e60_0;
    %load/vec4a v00000220c16e7fa0, 4;
    %ix/getv/s 4, v00000220c16e7e60_0;
    %load/vec4a v00000220c16e7fa0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000220c16e7e60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000220c16e7e60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000220c163b2b0;
T_6 ;
    %wait E_00000220c16be8f0;
    %load/vec4 v00000220c16e8540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000220c16e7320_0;
    %load/vec4 v00000220c16e7460_0;
    %add;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000220c16e7320_0;
    %load/vec4 v00000220c16e7460_0;
    %sub;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000220c16e7320_0;
    %load/vec4 v00000220c16e7460_0;
    %and;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000220c16e7320_0;
    %load/vec4 v00000220c16e7460_0;
    %or;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000220c16e7320_0;
    %load/vec4 v00000220c16e7460_0;
    %xor;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000220c16e7320_0;
    %load/vec4 v00000220c16e7460_0;
    %or;
    %inv;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000220c16e7320_0;
    %load/vec4 v00000220c16e7460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000220c16e7460_0;
    %load/vec4 v00000220c16e7320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000220c16e7320_0;
    %ix/getv 4, v00000220c16e7460_0;
    %shiftl 4;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000220c16e7320_0;
    %ix/getv 4, v00000220c16e7460_0;
    %shiftr 4;
    %assign/vec4 v00000220c16e8400_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000220c1721c20;
T_7 ;
    %wait E_00000220c16beeb0;
    %load/vec4 v00000220c16e70a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000220c16e8c20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000220c16e7820, 4;
    %assign/vec4 v00000220c16e7000_0, 0;
T_7.0 ;
    %load/vec4 v00000220c16e71e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000220c16e6f60_0;
    %ix/getv 3, v00000220c16e8c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16e7820, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000220c1721c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220c16e7dc0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000220c16e7dc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000220c16e7dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16e7820, 0, 4;
    %load/vec4 v00000220c16e7dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000220c16e7dc0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220c16e7820, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000220c1721c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220c16e7dc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000220c16e7dc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000220c16e7dc0_0;
    %load/vec4a v00000220c16e7820, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000220c16e7dc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000220c16e7dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000220c16e7dc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000220c1653560;
T_10 ;
    %wait E_00000220c16bf070;
    %load/vec4 v00000220c16ee070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000220c16edc10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000220c16edc10_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000220c16edc10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000220c16a8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220c16ecef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220c16ee6b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000220c16a8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000220c16ecef0_0;
    %inv;
    %assign/vec4 v00000220c16ecef0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000220c16a8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220c16ee6b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220c16ee6b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000220c16ee570_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
