# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Grupo1_Lab7_2.srcs/sources_1/new/FF_JK_D.vhd" \
"../../../../Grupo1_Lab7_2.srcs/sim_1/new/FF_JK_TB.vhd" \

# Do not sort compile order
nosort
