spi_max_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_processing_system7_0_0/sim/spi_max_processing_system7_0_0.v,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
disp_interface_slave_lite_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/spi_max/ipshared/1b68/hdl/disp_interface_slave_lite_v1_0_S00_AXI.v,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
disp_interface.v,verilog,xil_defaultlib,../../../bd/spi_max/ipshared/1b68/hdl/disp_interface.v,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
spi_max_disp_interface_0_0.v,verilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_disp_interface_0_0/sim/spi_max_disp_interface_0_0.v,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc.v,verilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/sim/bd_e4dc.v,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_one_0.v,verilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_0/sim/bd_e4dc_one_0.v,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_1/sim/bd_e4dc_psr_aclk_0.vhd,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_2/sim/bd_e4dc_s00mmu_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_3/sim/bd_e4dc_s00tr_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_4/sim/bd_e4dc_s00sic_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_5/sim/bd_e4dc_s00a2s_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_6/sim/bd_e4dc_sarn_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_7/sim/bd_e4dc_srn_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_8/sim/bd_e4dc_sawn_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_9/sim/bd_e4dc_swn_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_10/sim/bd_e4dc_sbn_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_11/sim/bd_e4dc_m00s2a_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
bd_e4dc_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/bd_0/ip/ip_12/sim/bd_e4dc_m00e_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
spi_max_axi_smc_0.sv,systemverilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_axi_smc_0/sim/spi_max_axi_smc_0.sv,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
spi_max_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/spi_max/ip/spi_max_rst_ps7_0_100M_0/sim/spi_max_rst_ps7_0_100M_0.vhd,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
spi_max_spi_tx_w_0_0.v,verilog,xil_defaultlib,../../../bd/spi_max/ip/spi_max_spi_tx_w_0_0/sim/spi_max_spi_tx_w_0_0.v,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
spi_max.v,verilog,xil_defaultlib,../../../bd/spi_max/sim/spi_max.v,incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/ec67/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/6cfa/hdl"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/f0b6/hdl/verilog"incdir="../../../../lab2_spi_maxdisplay.gen/sources_1/bd/spi_max/ipshared/a8e4/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
