# Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:47:28 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 13:47:28 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "sim_tdc.do" 
# Start time: 13:47:28 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(24): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(104)
#    Time: 13003 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 104
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:53:36 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 13:53:36 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:53:36 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(24): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(104)
#    Time: 13003 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 104
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:59:39 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 13:59:39 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:59:39 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(24): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(123)
#    Time: 16653 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 123
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:23:29 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 14:23:29 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:23:29 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(24): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(123)
#    Time: 16653 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 123
# Causality operation skipped due to absence of debug database file
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:34:58 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# ** Error: (vlog-13069) tdc_top.v(80): near ")": syntax error, unexpected ')'.
# 
# End time: 15:34:59 on Dec 25,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:35:18 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 15:35:18 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:35:18 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(24): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 16678 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:44:56 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 15:44:57 on Dec 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:44:57 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(25): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(131)
#    Time: 16678 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 131
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:58 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 17:09:58 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:09:58 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(25): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(131)
#    Time: 16678 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 131
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/TDC_Odata
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/c_state
add wave -position insertpoint /tb_tdc/tdc_top_dut/n_state
add wave -position insertpoint /tb_tdc/tdc_top_dut/TDC_Ovalid
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/hs
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Workplace/Work/TDC_1.2/RTL/wave.do
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:58:46 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 17:58:46 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:58:46 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(25): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(131)
#    Time: 16678 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 131
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:59:59 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 17:59:59 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:59:59 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(25): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(131)
#    Time: 16678 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 131
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:13:06 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 18:13:06 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:13:06 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(25): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(132)
#    Time: 16978 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 132
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:24:19 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 18:24:19 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:24:19 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(25): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(132)
#    Time: 16978 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 132
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Workplace/Work/TDC_1.2/RTL/wave.do
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:41:34 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# ** Error: (vlog-13069) tdc_top.v(308): near ";": syntax error, unexpected ';', expecting ':'.
# 
# ** Error: (vlog-13025) tdc_top.v(310): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) tdc_top.v(313): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) tdc_top.v(316): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) tdc_top.v(319): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) tdc_top.v(322): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) tdc_top.v(325): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13069) tdc_top.v(329): near "default": syntax error, unexpected default.
# 
# ** Error: (vlog-13069) tdc_top.v(333): near "endcase": syntax error, unexpected endcase.
# 
# End time: 18:41:34 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:44:43 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# ** Error: tdc_top.v(301): (vlog-2110) Illegal reference to net "TDC_Olast".
# 
# ** Error: tdc_top.v(308): (vlog-2110) Illegal reference to net "TDC_Olast".
# 
# ** Error: tdc_top.v(334): (vlog-2110) Illegal reference to net "TDC_Olast".
# 
# ** Error: tdc_top.v(338): (vlog-2110) Illegal reference to net "TDC_Olast".
# 
# ** Error: tdc_top.v(345): (vlog-2110) Illegal reference to net "TDC_Olast".
# 
# End time: 18:44:43 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:45:17 on Dec 25,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 18:45:17 on Dec 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:45:17 on Dec 25,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(25): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(132)
#    Time: 16978 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 132
# End time: 18:49:05 on Dec 25,2020, Elapsed time: 0:03:48
# Errors: 0, Warnings: 2
