$comment
	File created using the following command:
		vcd file finalproject.msim.vcd -direction
$end
$date
	Mon May 30 00:40:25 2016
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module PC_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " nextCount $end
$var reg 1 # reset $end
$var wire 1 $ PC_out [15] $end
$var wire 1 % PC_out [14] $end
$var wire 1 & PC_out [13] $end
$var wire 1 ' PC_out [12] $end
$var wire 1 ( PC_out [11] $end
$var wire 1 ) PC_out [10] $end
$var wire 1 * PC_out [9] $end
$var wire 1 + PC_out [8] $end
$var wire 1 , PC_out [7] $end
$var wire 1 - PC_out [6] $end
$var wire 1 . PC_out [5] $end
$var wire 1 / PC_out [4] $end
$var wire 1 0 PC_out [3] $end
$var wire 1 1 PC_out [2] $end
$var wire 1 2 PC_out [1] $end
$var wire 1 3 PC_out [0] $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; clk~combout $end
$var wire 1 < clk~clkctrl_outclk $end
$var wire 1 = tempPC[0]~45_combout $end
$var wire 1 > reset~combout $end
$var wire 1 ? reset~clkctrl_outclk $end
$var wire 1 @ tempPC[1]~15_combout $end
$var wire 1 A tempPC[1]~16 $end
$var wire 1 B tempPC[2]~17_combout $end
$var wire 1 C tempPC[2]~18 $end
$var wire 1 D tempPC[3]~19_combout $end
$var wire 1 E tempPC[3]~20 $end
$var wire 1 F tempPC[4]~21_combout $end
$var wire 1 G tempPC[4]~22 $end
$var wire 1 H tempPC[5]~23_combout $end
$var wire 1 I tempPC[5]~24 $end
$var wire 1 J tempPC[6]~25_combout $end
$var wire 1 K tempPC[6]~26 $end
$var wire 1 L tempPC[7]~27_combout $end
$var wire 1 M tempPC[7]~28 $end
$var wire 1 N tempPC[8]~29_combout $end
$var wire 1 O tempPC[8]~30 $end
$var wire 1 P tempPC[9]~31_combout $end
$var wire 1 Q tempPC[9]~32 $end
$var wire 1 R tempPC[10]~33_combout $end
$var wire 1 S tempPC[10]~34 $end
$var wire 1 T tempPC[11]~35_combout $end
$var wire 1 U tempPC[11]~36 $end
$var wire 1 V tempPC[12]~37_combout $end
$var wire 1 W tempPC[12]~38 $end
$var wire 1 X tempPC[13]~39_combout $end
$var wire 1 Y tempPC[13]~40 $end
$var wire 1 Z tempPC[14]~41_combout $end
$var wire 1 [ tempPC[14]~42 $end
$var wire 1 \ tempPC[15]~43_combout $end
$var wire 1 ] tempPC [15] $end
$var wire 1 ^ tempPC [14] $end
$var wire 1 _ tempPC [13] $end
$var wire 1 ` tempPC [12] $end
$var wire 1 a tempPC [11] $end
$var wire 1 b tempPC [10] $end
$var wire 1 c tempPC [9] $end
$var wire 1 d tempPC [8] $end
$var wire 1 e tempPC [7] $end
$var wire 1 f tempPC [6] $end
$var wire 1 g tempPC [5] $end
$var wire 1 h tempPC [4] $end
$var wire 1 i tempPC [3] $end
$var wire 1 j tempPC [2] $end
$var wire 1 k tempPC [1] $end
$var wire 1 l tempPC [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
x4
05
16
x7
18
19
1:
0;
0<
1=
0>
0?
0@
0A
0B
1C
0D
0E
0F
1G
0H
0I
0J
1K
0L
0M
0N
1O
0P
0Q
0R
1S
0T
0U
0V
1W
0X
0Y
0Z
1[
0\
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
$end
#40000
1!
1;
1<
04
1l
1@
0=
13
#140000
0!
0;
0<
14
#280000
1!
1;
1<
04
1k
0l
1=
12
03
#440000
0!
0;
0<
14
#600000
1!
1;
1<
04
1l
1A
0@
0=
13
1B
#1000000
