git clone --depth 1 --no-tags https://github.com/AnshumatDinesh/Learn-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713353958
git clone --depth 1 --no-tags https://github.com/yanrun000/MPRTA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713308841
git clone --depth 1 --no-tags https://github.com/Wevel/GFMPW_ExperiarSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713599820
git clone --depth 1 --no-tags https://github.com/harshini-20-05/DDS-MINI-PROJECT-23-24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708159844
git clone --depth 1 --no-tags https://github.com/IgordaRosa/HDL_ProjetoFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712642921
git clone --depth 1 --no-tags https://github.com/chms7/Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709214487
git clone --depth 1 --no-tags https://github.com/Tinnaung/2PlayerPong-HWLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713837327
git clone --depth 1 --no-tags https://github.com/midiareshadi/systolic_array_RTL_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715238687
git clone --depth 1 --no-tags https://github.com/endothermiic/space-invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714475554
git clone --depth 1 --no-tags https://github.com/NikhilRout/doubledabble_8bit-3BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714369798
git clone --depth 1 --no-tags https://github.com/Pa1mantri/TCL_Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713386382
git clone --depth 1 --no-tags https://github.com/BOSC-Heterogeneous-System-Group/MPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715372450
git clone --depth 1 --no-tags https://github.com/lav1510/cluster-lvl-switch-uvm-tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715048228
git clone --depth 1 --no-tags https://github.com/joerdsonsilva/tt05-multimode-modem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710976513
git clone --depth 1 --no-tags https://github.com/its224/ece128_lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712591306
git clone --depth 1 --no-tags https://github.com/AnirudhDasari23/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707934461
git clone --depth 1 --no-tags https://github.com/GorakhiyaDrashti/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708040984
git clone --depth 1 --no-tags https://github.com/rogeermv/PRUEBA_UABC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715428348
git clone --depth 1 --no-tags https://github.com/nicepunn/SynLabProjPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715429434
git clone --depth 1 --no-tags https://github.com/zaid2046/16-bit-MIPS-based-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715446100
git clone --depth 1 --no-tags https://github.com/kennythecat/mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708897121
git clone --depth 1 --no-tags https://github.com/AlirezaSgh/FPGA-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712557186
git clone --depth 1 --no-tags https://github.com/Ashborn-SM/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709406674
git clone --depth 1 --no-tags https://github.com/m7md5303/ALSU-SV-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711618417
git clone --depth 1 --no-tags https://github.com/atomicdog/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711333968
git clone --depth 1 --no-tags https://github.com/explorarhema/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712986848
git clone --depth 1 --no-tags https://github.com/jc3310/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713164142
git clone --depth 1 --no-tags https://github.com/Imaryanjha/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713606697
git clone --depth 1 --no-tags https://github.com/PoignardAzur/my_blinky_to_risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711950641
git clone --depth 1 --no-tags https://github.com/Vishviru07/HYDRO-SURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710208207
git clone --depth 1 --no-tags https://github.com/duyhieubui/unic-cass-ic4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711857743
git clone --depth 1 --no-tags https://github.com/MoonGrt/FPGA-videoScaler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710393289
git clone --depth 1 --no-tags https://github.com/knowingwhatwant/Risc-V_Study_Proj_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710127191
git clone --depth 1 --no-tags https://github.com/kkmlyle/s2p_1105.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714624112
git clone --depth 1 --no-tags https://github.com/vascoluz/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714443506
git clone --depth 1 --no-tags https://github.com/V-Pranathi/FPU_PICORV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714568977
git clone --depth 1 --no-tags https://github.com/RoyMears/361vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715216409
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715258085
git clone --depth 1 --no-tags https://github.com/Chelqq/adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713601073
git clone --depth 1 --no-tags https://github.com/jaehyukk/Hex-to-ASCII_Code_Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711480377
git clone --depth 1 --no-tags https://github.com/rajdeep988/PWM_Shift_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713227162
git clone --depth 1 --no-tags https://github.com/Tarta56/SODS_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713289174
git clone --depth 1 --no-tags https://github.com/kaveri307/Gray-to-Binary-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710628624
git clone --depth 1 --no-tags https://github.com/Suns-Caar/FPGA_Based_N-bit_Multiplier_Using_Double_Dabble_Method.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710946410
git clone --depth 1 --no-tags https://github.com/raveena222/AES_verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710902325
git clone --depth 1 --no-tags https://github.com/mirianthis/DIT207-ACA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709173774
git clone --depth 1 --no-tags https://github.com/jc3310/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714167339
git clone --depth 1 --no-tags https://github.com/lazyleung/18545.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714167655
git clone --depth 1 --no-tags https://github.com/Pizza73/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714322066
git clone --depth 1 --no-tags https://github.com/chaozhuIP/IREControlBoardPro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714296486
git clone --depth 1 --no-tags https://github.com/shehab2020556/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714061852
git clone --depth 1 --no-tags https://github.com/aep227/MIPS_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714884380
git clone --depth 1 --no-tags https://github.com/samuel355082/ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714924311
git clone --depth 1 --no-tags https://github.com/nguyenducthe/CTMT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715105014
git clone --depth 1 --no-tags https://github.com/KunSheng-Liu/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713513134
git clone --depth 1 --no-tags https://github.com/efabless/usb_cdc_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715700416
git clone --depth 1 --no-tags https://github.com/NadSafwat/Arch-Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714969004
git clone --depth 1 --no-tags https://github.com/SlimeVRS/proyecto-taller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713071403
git clone --depth 1 --no-tags https://github.com/SreeDakshinya/S1-T18-Small-Scale-DES-Algorithm-Hardware-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708676388
git clone --depth 1 --no-tags https://github.com/875keshav/Design-and-Implementation-of-UART-communication-protocol-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710930391
git clone --depth 1 --no-tags https://github.com/xixihahahha/digitalcircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708010298
git clone --depth 1 --no-tags https://github.com/BrodyLiudzius/CECS-361-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709634391
git clone --depth 1 --no-tags https://github.com/JonathanI19/Advanced-Processors-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709463068
git clone --depth 1 --no-tags https://github.com/LDFranck/SHA-256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714810282
git clone --depth 1 --no-tags https://github.com/JerryFishY/HDLcourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711925079
git clone --depth 1 --no-tags https://github.com/MohamedEbrahem1/No_RISC_No_FUN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714100262
git clone --depth 1 --no-tags https://github.com/wasinsangdam/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709638106
git clone --depth 1 --no-tags https://github.com/JMneverlose/Cplpl_bakjoon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712316436
git clone --depth 1 --no-tags https://github.com/ElectronicsTinkerer/tt05-dds-collab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708522325
git clone --depth 1 --no-tags https://github.com/efabless/sky130_ef_ip__xtal_osc_32k_DI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714695497
git clone --depth 1 --no-tags https://github.com/DDuMandoo/Hardware-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714629539
git clone --depth 1 --no-tags https://github.com/arkNaveen/Snakes-and-Ladders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714446988
git clone --depth 1 --no-tags https://github.com/Ivan890129/Soc_lab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715615721
git clone --depth 1 --no-tags https://github.com/satabios/ttf-perceptron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713622685
git clone --depth 1 --no-tags https://github.com/kaw324/ece128_lab6a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709128388
git clone --depth 1 --no-tags https://github.com/Violetzx/MIPS_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708546855
git clone --depth 1 --no-tags https://github.com/embelon/caravel-sky130-opamp-cascode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708535718
git clone --depth 1 --no-tags https://github.com/tsangr212/ICD_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707979937
git clone --depth 1 --no-tags https://github.com/devashish-11/RISCV32I_Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709525221
git clone --depth 1 --no-tags https://github.com/2427jim2427/soc_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708228964
git clone --depth 1 --no-tags https://github.com/thhongee/Soc_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708859872
git clone --depth 1 --no-tags https://github.com/kaveri307/PISO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708193712
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-06-Multiplexer-2to1-Gate-Level-Modelling-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708279495
git clone --depth 1 --no-tags https://github.com/Ivan890129/soc_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708451898
git clone --depth 1 --no-tags https://github.com/kaveri307/Square-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708515072
git clone --depth 1 --no-tags https://github.com/YutongChenVictor/MobileNet_Zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710671389
git clone --depth 1 --no-tags https://github.com/RohanS-14/-Implementation-of-Pipelined-Multi-Precision-1-2-and-4-Floating-point-Arithmetic-Operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710640777
git clone --depth 1 --no-tags https://github.com/Ritvik123487/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711015110
git clone --depth 1 --no-tags https://github.com/Dakshpatel806/unicass_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712192058
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/HW_TI_Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712171036
git clone --depth 1 --no-tags https://github.com/aakashc97/GaborFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712080719
git clone --depth 1 --no-tags https://github.com/snevindsouza/FPGA_Matrix_Timer_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707937827
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/8x16_asynchronous_single_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711564012
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/16x8_synchronous_dual_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711565530
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711567366
