# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SobelDetector.gen/sources_1/bd/design_1/ipshared/62b6" \
"../../../../SobelDetector.srcs/sources_1/new/gaussian_blur.v" \
"../../../../SobelDetector.ip_user_files/bd/design_2/ip/design_2_blk_mem_gen_0_0/sim/design_2_blk_mem_gen_0_0.v" \
"../../../../SobelDetector.ip_user_files/bd/design_2/ip/design_2_blk_mem_gen_0_1/sim/design_2_blk_mem_gen_0_1.v" \
"../../../../SobelDetector.ip_user_files/bd/design_2/ip/design_2_blk_mem_gen_0_2/sim/design_2_blk_mem_gen_0_2.v" \
"../../../../SobelDetector.ip_user_files/bd/design_2/ip/design_2_gaussian_blur_0_0/sim/design_2_gaussian_blur_0_0.v" \
"../../../../SobelDetector.ip_user_files/bd/design_2/sim/design_2.v" \
"../../../../SobelDetector.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" \
"../../../../SobelDetector.srcs/sim_1/new/tb_gaussian_blur.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
