// Seed: 1096231692
module module_0 (
    input tri0 id_0,
    input wire id_1
);
  wire id_3;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    output wire  id_0,
    output logic id_1,
    input  wand  id_2
);
  id_4(
      -1, 1 == 1'b0, ""
  );
  assign id_0 = id_2;
  initial id_1 <= id_4;
  localparam id_5 = 1;
  always id_1 <= id_4;
  assign id_1 = id_4;
  wire id_6;
  final id_4 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_7, id_8, id_9;
endmodule
