{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636331374823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  7 18:29:34 2021 " "Processing started: Sun Nov  7 18:29:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636331374823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636331374823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636331374823 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636331374856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636331376089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636331376089 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1636331376115 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1636331376115 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1636331378614 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1636331380354 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636331381228 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636331381268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636331394685 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636331394685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.643 " "Worst-case setup slack is -16.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331394689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331394689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.643         -344101.059 iCLK  " "  -16.643         -344101.059 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331394689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331394689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331394988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331394988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 iCLK  " "    0.386               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331394988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331394988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636331395007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636331395026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.738 " "Worst-case minimum pulse width slack is 9.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331395078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331395078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 iCLK  " "    9.738               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331395078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331395078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.643 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.643" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331397676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.643 (VIOLATED) " "Path #1: Setup slack is -16.643 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:9:DFFGI\|s_Q " "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "To Node      : MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.065      3.065  R        clock network delay " "     3.065      3.065  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.232     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:9:DFFGI\|s_Q " "     3.297      0.232     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:9:DFFGI\|s_Q\|q " "     3.297      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:9:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.632      0.335 FF    IC  s_IMemAddr\[9\]~1\|datad " "     3.632      0.335 FF    IC  s_IMemAddr\[9\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.757      0.125 FF  CELL  s_IMemAddr\[9\]~1\|combout " "     3.757      0.125 FF  CELL  s_IMemAddr\[9\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.164      2.407 FF    IC  IMEM\|ram~33719\|dataa " "     6.164      2.407 FF    IC  IMEM\|ram~33719\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.588      0.424 FF  CELL  IMEM\|ram~33719\|combout " "     6.588      0.424 FF  CELL  IMEM\|ram~33719\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.259      1.671 FF    IC  IMEM\|ram~33720\|datad " "     8.259      1.671 FF    IC  IMEM\|ram~33720\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.384      0.125 FF  CELL  IMEM\|ram~33720\|combout " "     8.384      0.125 FF  CELL  IMEM\|ram~33720\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.613      0.229 FF    IC  IMEM\|ram~33721\|datad " "     8.613      0.229 FF    IC  IMEM\|ram~33721\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.738      0.125 FF  CELL  IMEM\|ram~33721\|combout " "     8.738      0.125 FF  CELL  IMEM\|ram~33721\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.970      0.232 FF    IC  IMEM\|ram~33724\|datac " "     8.970      0.232 FF    IC  IMEM\|ram~33724\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.251      0.281 FF  CELL  IMEM\|ram~33724\|combout " "     9.251      0.281 FF  CELL  IMEM\|ram~33724\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.150      1.899 FF    IC  IMEM\|ram~33735\|dataa " "    11.150      1.899 FF    IC  IMEM\|ram~33735\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.550      0.400 FF  CELL  IMEM\|ram~33735\|combout " "    11.550      0.400 FF  CELL  IMEM\|ram~33735\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.777      0.227 FF    IC  IMEM\|ram~33746\|datad " "    11.777      0.227 FF    IC  IMEM\|ram~33746\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.927      0.150 FR  CELL  IMEM\|ram~33746\|combout " "    11.927      0.150 FR  CELL  IMEM\|ram~33746\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.131      0.204 RR    IC  IMEM\|ram~33789\|datad " "    12.131      0.204 RR    IC  IMEM\|ram~33789\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.286      0.155 RR  CELL  IMEM\|ram~33789\|combout " "    12.286      0.155 RR  CELL  IMEM\|ram~33789\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.489      0.203 RR    IC  IMEM\|ram~33832\|datad " "    12.489      0.203 RR    IC  IMEM\|ram~33832\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.644      0.155 RR  CELL  IMEM\|ram~33832\|combout " "    12.644      0.155 RR  CELL  IMEM\|ram~33832\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.219      1.575 RR    IC  IMEM\|ram~34003\|datad " "    14.219      1.575 RR    IC  IMEM\|ram~34003\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.374      0.155 RR  CELL  IMEM\|ram~34003\|combout " "    14.374      0.155 RR  CELL  IMEM\|ram~34003\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.578      0.204 RR    IC  IMEM\|ram~34174\|datad " "    14.578      0.204 RR    IC  IMEM\|ram~34174\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.717      0.139 RF  CELL  IMEM\|ram~34174\|combout " "    14.717      0.139 RF  CELL  IMEM\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.981      0.264 FF    IC  CONTROLUNIT\|Equal0~1\|datad " "    14.981      0.264 FF    IC  CONTROLUNIT\|Equal0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.131      0.150 FR  CELL  CONTROLUNIT\|Equal0~1\|combout " "    15.131      0.150 FR  CELL  CONTROLUNIT\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.862      0.731 RR    IC  CONTROLUNIT\|o_RegDest~5\|datad " "    15.862      0.731 RR    IC  CONTROLUNIT\|o_RegDest~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.017      0.155 RR  CELL  CONTROLUNIT\|o_RegDest~5\|combout " "    16.017      0.155 RR  CELL  CONTROLUNIT\|o_RegDest~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.787      0.770 RR    IC  IMMEXTEND\|o_D\[16\]~1\|datad " "    16.787      0.770 RR    IC  IMMEXTEND\|o_D\[16\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.926      0.139 RF  CELL  IMMEXTEND\|o_D\[16\]~1\|combout " "    16.926      0.139 RF  CELL  IMMEXTEND\|o_D\[16\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.899      0.973 FF    IC  CONTROLUNIT\|o_ALUop\[1\]~30\|datad " "    17.899      0.973 FF    IC  CONTROLUNIT\|o_ALUop\[1\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.049      0.150 FR  CELL  CONTROLUNIT\|o_ALUop\[1\]~30\|combout " "    18.049      0.150 FR  CELL  CONTROLUNIT\|o_ALUop\[1\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.659      0.610 RR    IC  CONTROLUNIT\|o_ALUop\[1\]~35\|datad " "    18.659      0.610 RR    IC  CONTROLUNIT\|o_ALUop\[1\]~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.814      0.155 RR  CELL  CONTROLUNIT\|o_ALUop\[1\]~35\|combout " "    18.814      0.155 RR  CELL  CONTROLUNIT\|o_ALUop\[1\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.254      0.440 RR    IC  MIPSALUCNTRL\|Mux1~0\|datac " "    19.254      0.440 RR    IC  MIPSALUCNTRL\|Mux1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.539      0.285 RR  CELL  MIPSALUCNTRL\|Mux1~0\|combout " "    19.539      0.285 RR  CELL  MIPSALUCNTRL\|Mux1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.942      1.403 RR    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|datad " "    20.942      1.403 RR    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.081      0.139 RF  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|combout " "    21.081      0.139 RF  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.308      0.227 FF    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|datad " "    21.308      0.227 FF    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.458      0.150 FR  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|combout " "    21.458      0.150 FR  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.825      1.367 RR    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|datad " "    22.825      1.367 RR    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.980      0.155 RR  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|combout " "    22.980      0.155 RR  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.344      1.364 RR    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|datad " "    24.344      1.364 RR    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.499      0.155 RR  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|combout " "    24.499      0.155 RR  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.726      0.227 RR    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|datad " "    24.726      0.227 RR    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.881      0.155 RR  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|combout " "    24.881      0.155 RR  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.083      0.202 RR    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|datad " "    25.083      0.202 RR    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.238      0.155 RR  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|combout " "    25.238      0.155 RR  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.464      0.226 RR    IC  MIPSALU\|mux\|o_output\[5\]~34\|datad " "    25.464      0.226 RR    IC  MIPSALU\|mux\|o_output\[5\]~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.619      0.155 RR  CELL  MIPSALU\|mux\|o_output\[5\]~34\|combout " "    25.619      0.155 RR  CELL  MIPSALU\|mux\|o_output\[5\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.823      0.204 RR    IC  MIPSALU\|mux\|o_output\[5\]~35\|datad " "    25.823      0.204 RR    IC  MIPSALU\|mux\|o_output\[5\]~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.962      0.139 RF  CELL  MIPSALU\|mux\|o_output\[5\]~35\|combout " "    25.962      0.139 RF  CELL  MIPSALU\|mux\|o_output\[5\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.189      0.227 FF    IC  MIPSALU\|mux\|o_output\[5\]~36\|datad " "    26.189      0.227 FF    IC  MIPSALU\|mux\|o_output\[5\]~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.314      0.125 FF  CELL  MIPSALU\|mux\|o_output\[5\]~36\|combout " "    26.314      0.125 FF  CELL  MIPSALU\|mux\|o_output\[5\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.415      2.101 FF    IC  DMem\|ram~32997\|datad " "    28.415      2.101 FF    IC  DMem\|ram~32997\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.565      0.150 FR  CELL  DMem\|ram~32997\|combout " "    28.565      0.150 FR  CELL  DMem\|ram~32997\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.139      0.574 RR    IC  DMem\|ram~32998\|datad " "    29.139      0.574 RR    IC  DMem\|ram~32998\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.278      0.139 RF  CELL  DMem\|ram~32998\|combout " "    29.278      0.139 RF  CELL  DMem\|ram~32998\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.091      1.813 FF    IC  DMem\|ram~32999\|datac " "    31.091      1.813 FF    IC  DMem\|ram~32999\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.372      0.281 FF  CELL  DMem\|ram~32999\|combout " "    31.372      0.281 FF  CELL  DMem\|ram~32999\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.600      0.228 FF    IC  DMem\|ram~33002\|datad " "    31.600      0.228 FF    IC  DMem\|ram~33002\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.750      0.150 FR  CELL  DMem\|ram~33002\|combout " "    31.750      0.150 FR  CELL  DMem\|ram~33002\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.655      1.905 RR    IC  DMem\|ram~33013\|datad " "    33.655      1.905 RR    IC  DMem\|ram~33013\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.810      0.155 RR  CELL  DMem\|ram~33013\|combout " "    33.810      0.155 RR  CELL  DMem\|ram~33013\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.013      0.203 RR    IC  DMem\|ram~33024\|datad " "    34.013      0.203 RR    IC  DMem\|ram~33024\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.152      0.139 RF  CELL  DMem\|ram~33024\|combout " "    34.152      0.139 RF  CELL  DMem\|ram~33024\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.834      1.682 FF    IC  DMem\|ram~33152\|datad " "    35.834      1.682 FF    IC  DMem\|ram~33152\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.959      0.125 FF  CELL  DMem\|ram~33152\|combout " "    35.959      0.125 FF  CELL  DMem\|ram~33152\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.229      0.270 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|datab " "    36.229      0.270 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.654      0.425 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|combout " "    36.654      0.425 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.881      0.227 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|datad " "    36.881      0.227 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.006      0.125 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|combout " "    37.006      0.125 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.233      0.227 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|datad " "    37.233      0.227 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.358      0.125 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|combout " "    37.358      0.125 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.637      2.279 FF    IC  REGFILE\|REG15\|\\N_Bit_REG:0:DFFGI\|s_Q\|asdata " "    39.637      2.279 FF    IC  REGFILE\|REG15\|\\N_Bit_REG:0:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.038      0.401 FF  CELL  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "    40.038      0.401 FF  CELL  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.389      3.389  R        clock network delay " "    23.389      3.389  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.397      0.008           clock pessimism removed " "    23.397      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.377     -0.020           clock uncertainty " "    23.377     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.395      0.018     uTsu  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "    23.395      0.018     uTsu  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    40.038 " "Data Arrival Time  :    40.038" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.395 " "Data Required Time :    23.395" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.643 (VIOLATED) " "Slack              :   -16.643 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331397677 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331397677 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331398063 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.386  " "Path #1: Hold slack is 0.386 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "To Node      : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.358      3.358  R        clock network delay " "     3.358      3.358  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.590      0.232     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     3.590      0.232     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.590      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|q " "     3.590      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.590      0.000 FF    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|datac " "     3.590      0.000 FF    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.361 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|combout " "     3.951      0.361 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.000 FF    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|d " "     3.951      0.000 FF    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.027      0.076 FF  CELL  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     4.027      0.076 FF  CELL  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.487      3.487  R        clock network delay " "     3.487      3.487  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455     -0.032           clock pessimism removed " "     3.455     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455      0.000           clock uncertainty " "     3.455      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.186      uTh  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     3.641      0.186      uTh  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.027 " "Data Arrival Time  :     4.027" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.641 " "Data Required Time :     3.641" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.386  " "Slack              :     0.386 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331398063 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331398063 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636331398064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636331398180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636331404417 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636331408065 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636331408065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.723 " "Worst-case setup slack is -13.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.723         -263087.868 iCLK  " "  -13.723         -263087.868 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331408069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 iCLK  " "    0.339               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331408337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636331408344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636331408350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.768 " "Worst-case minimum pulse width slack is 9.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.768               0.000 iCLK  " "    9.768               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331408402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331408402 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.723 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.723" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411016 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331411016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -13.723 (VIOLATED) " "Path #1: Setup slack is -13.723 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:9:DFFGI\|s_Q " "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "To Node      : MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.778      2.778  R        clock network delay " "     2.778      2.778  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.991      0.213     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:9:DFFGI\|s_Q " "     2.991      0.213     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:9:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.991      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:9:DFFGI\|s_Q\|q " "     2.991      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:9:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      0.303 FF    IC  s_IMemAddr\[9\]~1\|datad " "     3.294      0.303 FF    IC  s_IMemAddr\[9\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.404      0.110 FF  CELL  s_IMemAddr\[9\]~1\|combout " "     3.404      0.110 FF  CELL  s_IMemAddr\[9\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.558      2.154 FF    IC  IMEM\|ram~33719\|dataa " "     5.558      2.154 FF    IC  IMEM\|ram~33719\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.892      0.334 FR  CELL  IMEM\|ram~33719\|combout " "     5.892      0.334 FR  CELL  IMEM\|ram~33719\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446      1.554 RR    IC  IMEM\|ram~33720\|datad " "     7.446      1.554 RR    IC  IMEM\|ram~33720\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.590      0.144 RR  CELL  IMEM\|ram~33720\|combout " "     7.590      0.144 RR  CELL  IMEM\|ram~33720\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.779      0.189 RR    IC  IMEM\|ram~33721\|datad " "     7.779      0.189 RR    IC  IMEM\|ram~33721\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      0.144 RR  CELL  IMEM\|ram~33721\|combout " "     7.923      0.144 RR  CELL  IMEM\|ram~33721\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.107      0.184 RR    IC  IMEM\|ram~33724\|datac " "     8.107      0.184 RR    IC  IMEM\|ram~33724\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.372      0.265 RR  CELL  IMEM\|ram~33724\|combout " "     8.372      0.265 RR  CELL  IMEM\|ram~33724\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.165      1.793 RR    IC  IMEM\|ram~33735\|dataa " "    10.165      1.793 RR    IC  IMEM\|ram~33735\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.532      0.367 RR  CELL  IMEM\|ram~33735\|combout " "    10.532      0.367 RR  CELL  IMEM\|ram~33735\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.720      0.188 RR    IC  IMEM\|ram~33746\|datad " "    10.720      0.188 RR    IC  IMEM\|ram~33746\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.864      0.144 RR  CELL  IMEM\|ram~33746\|combout " "    10.864      0.144 RR  CELL  IMEM\|ram~33746\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.052      0.188 RR    IC  IMEM\|ram~33789\|datad " "    11.052      0.188 RR    IC  IMEM\|ram~33789\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.196      0.144 RR  CELL  IMEM\|ram~33789\|combout " "    11.196      0.144 RR  CELL  IMEM\|ram~33789\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.383      0.187 RR    IC  IMEM\|ram~33832\|datad " "    11.383      0.187 RR    IC  IMEM\|ram~33832\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.527      0.144 RR  CELL  IMEM\|ram~33832\|combout " "    11.527      0.144 RR  CELL  IMEM\|ram~33832\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.003      1.476 RR    IC  IMEM\|ram~34003\|datad " "    13.003      1.476 RR    IC  IMEM\|ram~34003\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.147      0.144 RR  CELL  IMEM\|ram~34003\|combout " "    13.147      0.144 RR  CELL  IMEM\|ram~34003\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.334      0.187 RR    IC  IMEM\|ram~34174\|datad " "    13.334      0.187 RR    IC  IMEM\|ram~34174\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.459      0.125 RF  CELL  IMEM\|ram~34174\|combout " "    13.459      0.125 RF  CELL  IMEM\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.701      0.242 FF    IC  CONTROLUNIT\|Equal0~1\|datad " "    13.701      0.242 FF    IC  CONTROLUNIT\|Equal0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.835      0.134 FR  CELL  CONTROLUNIT\|Equal0~1\|combout " "    13.835      0.134 FR  CELL  CONTROLUNIT\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.522      0.687 RR    IC  CONTROLUNIT\|o_RegDest~5\|datad " "    14.522      0.687 RR    IC  CONTROLUNIT\|o_RegDest~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.666      0.144 RR  CELL  CONTROLUNIT\|o_RegDest~5\|combout " "    14.666      0.144 RR  CELL  CONTROLUNIT\|o_RegDest~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.389      0.723 RR    IC  IMMEXTEND\|o_D\[16\]~1\|datad " "    15.389      0.723 RR    IC  IMMEXTEND\|o_D\[16\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.514      0.125 RF  CELL  IMMEXTEND\|o_D\[16\]~1\|combout " "    15.514      0.125 RF  CELL  IMMEXTEND\|o_D\[16\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.383      0.869 FF    IC  CONTROLUNIT\|o_ALUop\[1\]~30\|datad " "    16.383      0.869 FF    IC  CONTROLUNIT\|o_ALUop\[1\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.517      0.134 FR  CELL  CONTROLUNIT\|o_ALUop\[1\]~30\|combout " "    16.517      0.134 FR  CELL  CONTROLUNIT\|o_ALUop\[1\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.096      0.579 RR    IC  CONTROLUNIT\|o_ALUop\[1\]~35\|datad " "    17.096      0.579 RR    IC  CONTROLUNIT\|o_ALUop\[1\]~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.240      0.144 RR  CELL  CONTROLUNIT\|o_ALUop\[1\]~35\|combout " "    17.240      0.144 RR  CELL  CONTROLUNIT\|o_ALUop\[1\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.652      0.412 RR    IC  MIPSALUCNTRL\|Mux1~0\|datac " "    17.652      0.412 RR    IC  MIPSALUCNTRL\|Mux1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.915      0.263 RR  CELL  MIPSALUCNTRL\|Mux1~0\|combout " "    17.915      0.263 RR  CELL  MIPSALUCNTRL\|Mux1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.225      1.310 RR    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|datad " "    19.225      1.310 RR    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.369      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|combout " "    19.369      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.556      0.187 RR    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|datad " "    19.556      0.187 RR    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.700      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|combout " "    19.700      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.983      1.283 RR    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|datad " "    20.983      1.283 RR    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.127      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|combout " "    21.127      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.410      1.283 RR    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|datad " "    22.410      1.283 RR    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.554      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|combout " "    22.554      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.763      0.209 RR    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|datad " "    22.763      0.209 RR    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.907      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|combout " "    22.907      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.093      0.186 RR    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|datad " "    23.093      0.186 RR    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.237      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|combout " "    23.237      0.144 RR  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.445      0.208 RR    IC  MIPSALU\|mux\|o_output\[5\]~34\|datad " "    23.445      0.208 RR    IC  MIPSALU\|mux\|o_output\[5\]~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.589      0.144 RR  CELL  MIPSALU\|mux\|o_output\[5\]~34\|combout " "    23.589      0.144 RR  CELL  MIPSALU\|mux\|o_output\[5\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.777      0.188 RR    IC  MIPSALU\|mux\|o_output\[5\]~35\|datad " "    23.777      0.188 RR    IC  MIPSALU\|mux\|o_output\[5\]~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.921      0.144 RR  CELL  MIPSALU\|mux\|o_output\[5\]~35\|combout " "    23.921      0.144 RR  CELL  MIPSALU\|mux\|o_output\[5\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.109      0.188 RR    IC  MIPSALU\|mux\|o_output\[5\]~36\|datad " "    24.109      0.188 RR    IC  MIPSALU\|mux\|o_output\[5\]~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.253      0.144 RR  CELL  MIPSALU\|mux\|o_output\[5\]~36\|combout " "    24.253      0.144 RR  CELL  MIPSALU\|mux\|o_output\[5\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.097      1.844 RR    IC  DMem\|ram~32997\|datad " "    26.097      1.844 RR    IC  DMem\|ram~32997\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.241      0.144 RR  CELL  DMem\|ram~32997\|combout " "    26.241      0.144 RR  CELL  DMem\|ram~32997\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.785      0.544 RR    IC  DMem\|ram~32998\|datad " "    26.785      0.544 RR    IC  DMem\|ram~32998\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.929      0.144 RR  CELL  DMem\|ram~32998\|combout " "    26.929      0.144 RR  CELL  DMem\|ram~32998\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.569      1.640 RR    IC  DMem\|ram~32999\|datac " "    28.569      1.640 RR    IC  DMem\|ram~32999\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.834      0.265 RR  CELL  DMem\|ram~32999\|combout " "    28.834      0.265 RR  CELL  DMem\|ram~32999\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.022      0.188 RR    IC  DMem\|ram~33002\|datad " "    29.022      0.188 RR    IC  DMem\|ram~33002\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.166      0.144 RR  CELL  DMem\|ram~33002\|combout " "    29.166      0.144 RR  CELL  DMem\|ram~33002\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.954      1.788 RR    IC  DMem\|ram~33013\|datad " "    30.954      1.788 RR    IC  DMem\|ram~33013\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.098      0.144 RR  CELL  DMem\|ram~33013\|combout " "    31.098      0.144 RR  CELL  DMem\|ram~33013\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.285      0.187 RR    IC  DMem\|ram~33024\|datad " "    31.285      0.187 RR    IC  DMem\|ram~33024\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.429      0.144 RR  CELL  DMem\|ram~33024\|combout " "    31.429      0.144 RR  CELL  DMem\|ram~33024\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.976      1.547 RR    IC  DMem\|ram~33152\|datad " "    32.976      1.547 RR    IC  DMem\|ram~33152\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.120      0.144 RR  CELL  DMem\|ram~33152\|combout " "    33.120      0.144 RR  CELL  DMem\|ram~33152\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.338      0.218 RR    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|datab " "    33.338      0.218 RR    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.702      0.364 RR  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|combout " "    33.702      0.364 RR  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.890      0.188 RR    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|datad " "    33.890      0.188 RR    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.034      0.144 RR  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|combout " "    34.034      0.144 RR  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.222      0.188 RR    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|datad " "    34.222      0.188 RR    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.366      0.144 RR  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|combout " "    34.366      0.144 RR  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.435      2.069 RR    IC  REGFILE\|REG15\|\\N_Bit_REG:0:DFFGI\|s_Q\|asdata " "    36.435      2.069 RR    IC  REGFILE\|REG15\|\\N_Bit_REG:0:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.805      0.370 RR  CELL  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "    36.805      0.370 RR  CELL  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.076      3.076  R        clock network delay " "    23.076      3.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.083      0.007           clock pessimism removed " "    23.083      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.063     -0.020           clock uncertainty " "    23.063     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.082      0.019     uTsu  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "    23.082      0.019     uTsu  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.805 " "Data Arrival Time  :    36.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.082 " "Data Required Time :    23.082" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -13.723 (VIOLATED) " "Slack              :   -13.723 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411018 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331411018 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331411410 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.339  " "Path #1: Hold slack is 0.339 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "To Node      : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      3.052  R        clock network delay " "     3.052      3.052  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.213     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     3.265      0.213     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|q " "     3.265      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.000 FF    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|datac " "     3.265      0.000 FF    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.584      0.319 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|combout " "     3.584      0.319 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.584      0.000 FF    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|d " "     3.584      0.000 FF    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.649      0.065 FF  CELL  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     3.649      0.065 FF  CELL  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      3.167  R        clock network delay " "     3.167      3.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139     -0.028           clock pessimism removed " "     3.139     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139      0.000           clock uncertainty " "     3.139      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.310      0.171      uTh  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     3.310      0.171      uTh  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.649 " "Data Arrival Time  :     3.649" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.310 " "Data Required Time :     3.310" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.339  " "Slack              :     0.339 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331411410 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331411410 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636331411411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.851 " "Worst-case setup slack is 0.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 iCLK  " "    0.851               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331413308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 iCLK  " "    0.174               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331413583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636331413592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636331413599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636331413655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636331413655 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.851 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.851" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416369 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331416369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.851  " "Path #1: Setup slack is 0.851 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:4:DFFGI\|s_Q " "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:4:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "To Node      : MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      1.655  R        clock network delay " "     1.655      1.655  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      0.105     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:4:DFFGI\|s_Q " "     1.760      0.105     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:4:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:4:DFFGI\|s_Q\|q " "     1.760      0.000 FF  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:4:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      0.151 FF    IC  s_IMemAddr\[4\]~6\|datad " "     1.911      0.151 FF    IC  s_IMemAddr\[4\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.063 FF  CELL  s_IMemAddr\[4\]~6\|combout " "     1.974      0.063 FF  CELL  s_IMemAddr\[4\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430      1.456 FF    IC  IMEM\|ram~33719\|datad " "     3.430      1.456 FF    IC  IMEM\|ram~33719\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      0.063 FF  CELL  IMEM\|ram~33719\|combout " "     3.493      0.063 FF  CELL  IMEM\|ram~33719\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.402      0.909 FF    IC  IMEM\|ram~33720\|datad " "     4.402      0.909 FF    IC  IMEM\|ram~33720\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.465      0.063 FF  CELL  IMEM\|ram~33720\|combout " "     4.465      0.063 FF  CELL  IMEM\|ram~33720\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.574      0.109 FF    IC  IMEM\|ram~33721\|datad " "     4.574      0.109 FF    IC  IMEM\|ram~33721\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.637      0.063 FF  CELL  IMEM\|ram~33721\|combout " "     4.637      0.063 FF  CELL  IMEM\|ram~33721\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.748      0.111 FF    IC  IMEM\|ram~33724\|datac " "     4.748      0.111 FF    IC  IMEM\|ram~33724\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.881      0.133 FF  CELL  IMEM\|ram~33724\|combout " "     4.881      0.133 FF  CELL  IMEM\|ram~33724\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.918      1.037 FF    IC  IMEM\|ram~33735\|dataa " "     5.918      1.037 FF    IC  IMEM\|ram~33735\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.111      0.193 FF  CELL  IMEM\|ram~33735\|combout " "     6.111      0.193 FF  CELL  IMEM\|ram~33735\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.218      0.107 FF    IC  IMEM\|ram~33746\|datad " "     6.218      0.107 FF    IC  IMEM\|ram~33746\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.281      0.063 FF  CELL  IMEM\|ram~33746\|combout " "     6.281      0.063 FF  CELL  IMEM\|ram~33746\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.388      0.107 FF    IC  IMEM\|ram~33789\|datad " "     6.388      0.107 FF    IC  IMEM\|ram~33789\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.451      0.063 FF  CELL  IMEM\|ram~33789\|combout " "     6.451      0.063 FF  CELL  IMEM\|ram~33789\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.558      0.107 FF    IC  IMEM\|ram~33832\|datad " "     6.558      0.107 FF    IC  IMEM\|ram~33832\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.621      0.063 FF  CELL  IMEM\|ram~33832\|combout " "     6.621      0.063 FF  CELL  IMEM\|ram~33832\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.475      0.854 FF    IC  IMEM\|ram~34003\|datad " "     7.475      0.854 FF    IC  IMEM\|ram~34003\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.538      0.063 FF  CELL  IMEM\|ram~34003\|combout " "     7.538      0.063 FF  CELL  IMEM\|ram~34003\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.644      0.106 FF    IC  IMEM\|ram~34174\|datad " "     7.644      0.106 FF    IC  IMEM\|ram~34174\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.716      0.072 FR  CELL  IMEM\|ram~34174\|combout " "     7.716      0.072 FR  CELL  IMEM\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.825      0.109 RR    IC  CONTROLUNIT\|Equal0~1\|datad " "     7.825      0.109 RR    IC  CONTROLUNIT\|Equal0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.891      0.066 RF  CELL  CONTROLUNIT\|Equal0~1\|combout " "     7.891      0.066 RF  CELL  CONTROLUNIT\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.280      0.389 FF    IC  CONTROLUNIT\|o_RegDest~5\|datad " "     8.280      0.389 FF    IC  CONTROLUNIT\|o_RegDest~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.343      0.063 FF  CELL  CONTROLUNIT\|o_RegDest~5\|combout " "     8.343      0.063 FF  CELL  CONTROLUNIT\|o_RegDest~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.756      0.413 FF    IC  IMMEXTEND\|o_D\[16\]~1\|datad " "     8.756      0.413 FF    IC  IMMEXTEND\|o_D\[16\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.828      0.072 FR  CELL  IMMEXTEND\|o_D\[16\]~1\|combout " "     8.828      0.072 FR  CELL  IMMEXTEND\|o_D\[16\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.285      0.457 RR    IC  CONTROLUNIT\|o_ALUop\[1\]~30\|datad " "     9.285      0.457 RR    IC  CONTROLUNIT\|o_ALUop\[1\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.351      0.066 RF  CELL  CONTROLUNIT\|o_ALUop\[1\]~30\|combout " "     9.351      0.066 RF  CELL  CONTROLUNIT\|o_ALUop\[1\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.658      0.307 FF    IC  CONTROLUNIT\|o_ALUop\[1\]~35\|datad " "     9.658      0.307 FF    IC  CONTROLUNIT\|o_ALUop\[1\]~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.721      0.063 FF  CELL  CONTROLUNIT\|o_ALUop\[1\]~35\|combout " "     9.721      0.063 FF  CELL  CONTROLUNIT\|o_ALUop\[1\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.955      0.234 FF    IC  MIPSALUCNTRL\|Mux1~0\|datac " "     9.955      0.234 FF    IC  MIPSALUCNTRL\|Mux1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.088      0.133 FF  CELL  MIPSALUCNTRL\|Mux1~0\|combout " "    10.088      0.133 FF  CELL  MIPSALUCNTRL\|Mux1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.869      0.781 FF    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|datad " "    10.869      0.781 FF    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.932      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|combout " "    10.932      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.039      0.107 FF    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|datad " "    11.039      0.107 FF    IC  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.102      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|combout " "    11.102      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow0:19:MUXROW0\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.855      0.753 FF    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|datad " "    11.855      0.753 FF    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.918      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|combout " "    11.918      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.705      0.787 FF    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|datad " "    12.705      0.787 FF    IC  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.768      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|combout " "    12.768      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow2:13:MUXROW2\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.887      0.119 FF    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|datad " "    12.887      0.119 FF    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.950      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|combout " "    12.950      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.056      0.106 FF    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|datad " "    13.056      0.106 FF    IC  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.119      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|combout " "    13.119      0.063 FF  CELL  MIPSALU\|shifter\|\\muxRow4:5:MUXROW4\|orgate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.238      0.119 FF    IC  MIPSALU\|mux\|o_output\[5\]~34\|datad " "    13.238      0.119 FF    IC  MIPSALU\|mux\|o_output\[5\]~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.301      0.063 FF  CELL  MIPSALU\|mux\|o_output\[5\]~34\|combout " "    13.301      0.063 FF  CELL  MIPSALU\|mux\|o_output\[5\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.409      0.108 FF    IC  MIPSALU\|mux\|o_output\[5\]~35\|datad " "    13.409      0.108 FF    IC  MIPSALU\|mux\|o_output\[5\]~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.472      0.063 FF  CELL  MIPSALU\|mux\|o_output\[5\]~35\|combout " "    13.472      0.063 FF  CELL  MIPSALU\|mux\|o_output\[5\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.579      0.107 FF    IC  MIPSALU\|mux\|o_output\[5\]~36\|datad " "    13.579      0.107 FF    IC  MIPSALU\|mux\|o_output\[5\]~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.642      0.063 FF  CELL  MIPSALU\|mux\|o_output\[5\]~36\|combout " "    13.642      0.063 FF  CELL  MIPSALU\|mux\|o_output\[5\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.813      1.171 FF    IC  DMem\|ram~32997\|datad " "    14.813      1.171 FF    IC  DMem\|ram~32997\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.876      0.063 FF  CELL  DMem\|ram~32997\|combout " "    14.876      0.063 FF  CELL  DMem\|ram~32997\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.162      0.286 FF    IC  DMem\|ram~32998\|datad " "    15.162      0.286 FF    IC  DMem\|ram~32998\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.225      0.063 FF  CELL  DMem\|ram~32998\|combout " "    15.225      0.063 FF  CELL  DMem\|ram~32998\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.228      1.003 FF    IC  DMem\|ram~32999\|datac " "    16.228      1.003 FF    IC  DMem\|ram~32999\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.361      0.133 FF  CELL  DMem\|ram~32999\|combout " "    16.361      0.133 FF  CELL  DMem\|ram~32999\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.470      0.109 FF    IC  DMem\|ram~33002\|datad " "    16.470      0.109 FF    IC  DMem\|ram~33002\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.533      0.063 FF  CELL  DMem\|ram~33002\|combout " "    16.533      0.063 FF  CELL  DMem\|ram~33002\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.584      1.051 FF    IC  DMem\|ram~33013\|datad " "    17.584      1.051 FF    IC  DMem\|ram~33013\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.647      0.063 FF  CELL  DMem\|ram~33013\|combout " "    17.647      0.063 FF  CELL  DMem\|ram~33013\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.753      0.106 FF    IC  DMem\|ram~33024\|datad " "    17.753      0.106 FF    IC  DMem\|ram~33024\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.816      0.063 FF  CELL  DMem\|ram~33024\|combout " "    17.816      0.063 FF  CELL  DMem\|ram~33024\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.733      0.917 FF    IC  DMem\|ram~33152\|datad " "    18.733      0.917 FF    IC  DMem\|ram~33152\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.796      0.063 FF  CELL  DMem\|ram~33152\|combout " "    18.796      0.063 FF  CELL  DMem\|ram~33152\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.929      0.133 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|datab " "    18.929      0.133 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.136      0.207 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|combout " "    19.136      0.207 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.244      0.108 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|datad " "    19.244      0.108 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.307      0.063 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|combout " "    19.307      0.063 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.414      0.107 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|datad " "    19.414      0.107 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.477      0.063 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|combout " "    19.477      0.063 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.739      1.262 FF    IC  REGFILE\|REG15\|\\N_Bit_REG:0:DFFGI\|s_Q\|asdata " "    20.739      1.262 FF    IC  REGFILE\|REG15\|\\N_Bit_REG:0:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.914      0.175 FF  CELL  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "    20.914      0.175 FF  CELL  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.773      1.773  R        clock network delay " "    21.773      1.773  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.778      0.005           clock pessimism removed " "    21.778      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.758     -0.020           clock uncertainty " "    21.758     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.765      0.007     uTsu  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q " "    21.765      0.007     uTsu  MIPSRegFile:REGFILE\|Reg:REG15\|dffg:\\N_Bit_REG:0:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.914 " "Data Arrival Time  :    20.914" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.765 " "Data Required Time :    21.765" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.851  " "Slack              :     0.851 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416371 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331416371 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331416764 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.174  " "Path #1: Hold slack is 0.174 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "From Node    : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "To Node      : MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.766      1.766  R        clock network delay " "     1.766      1.766  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.871      0.105     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     1.871      0.105     uTco  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.871      0.000 RR  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|q " "     1.871      0.000 RR  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.871      0.000 RR    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|datac " "     1.871      0.000 RR    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.171 RR  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|combout " "     2.042      0.171 RR  CELL  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.000 RR    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|d " "     2.042      0.000 RR    IC  FETCHLOGIC\|PCREG\|\\N_Bit_REGpt1:1:DFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.073      0.031 RR  CELL  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     2.073      0.031 RR  CELL  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.835      1.835  R        clock network delay " "     1.835      1.835  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815     -0.020           clock pessimism removed " "     1.815     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815      0.000           clock uncertainty " "     1.815      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.899      0.084      uTh  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q " "     1.899      0.084      uTh  MIPSFetch:FETCHLOGIC\|PC:PCREG\|dffg:\\N_Bit_REGpt1:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.073 " "Data Arrival Time  :     2.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.899 " "Data Required Time :     1.899" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.174  " "Slack              :     0.174 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636331416764 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636331416764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636331441776 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636331467411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2206 " "Peak virtual memory: 2206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636331468869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  7 18:31:08 2021 " "Processing ended: Sun Nov  7 18:31:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636331468869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636331468869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636331468869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636331468869 ""}
