
*** Running vivado
    with args -log jack_120.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source jack_120.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source jack_120.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 120 instances

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1786.934 ; gain = 694.242 ; free physical = 82428 ; free virtual = 192477
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1910.969 ; gain = 113.035 ; free physical = 82396 ; free virtual = 192445
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d8397f18

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d8397f18

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2533.953 ; gain = 0.000 ; free physical = 81409 ; free virtual = 191457

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: d8397f18

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2533.953 ; gain = 0.000 ; free physical = 81405 ; free virtual = 191453

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: d8397f18

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2533.953 ; gain = 0.000 ; free physical = 81402 ; free virtual = 191450

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: d8397f18

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2533.953 ; gain = 0.000 ; free physical = 81398 ; free virtual = 191446

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.953 ; gain = 0.000 ; free physical = 81398 ; free virtual = 191446
Ending Logic Optimization Task | Checksum: d8397f18

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2533.953 ; gain = 0.000 ; free physical = 81398 ; free virtual = 191446

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d8397f18

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2533.953 ; gain = 0.000 ; free physical = 81397 ; free virtual = 191445
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2533.953 ; gain = 747.020 ; free physical = 81397 ; free virtual = 191445
INFO: [Common 17-1381] The checkpoint '/home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.runs/impl_1/jack_120_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.runs/impl_1/jack_120_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.984 ; gain = 0.000 ; free physical = 81388 ; free virtual = 191436
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2613.984 ; gain = 0.000 ; free physical = 81388 ; free virtual = 191436

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4e7348eb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.992 ; gain = 93.008 ; free physical = 81319 ; free virtual = 191367

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: caccee3e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.992 ; gain = 93.008 ; free physical = 81319 ; free virtual = 191367

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: caccee3e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.992 ; gain = 93.008 ; free physical = 81319 ; free virtual = 191367
Phase 1 Placer Initialization | Checksum: caccee3e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.973 ; gain = 194.988 ; free physical = 81185 ; free virtual = 191233

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 91b46dbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 81099 ; free virtual = 191147

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 91b46dbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 81100 ; free virtual = 191148

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 5178ece9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 81077 ; free virtual = 191125

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 89fc0633

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 81068 ; free virtual = 191117

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 89fc0633

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 81068 ; free virtual = 191117

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 126ca2b6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 126ca2b6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 126ca2b6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033
Phase 3 Detail Placement | Checksum: 126ca2b6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 126ca2b6c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126ca2b6c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 126ca2b6c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 126ca2b6c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 126ca2b6c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033
Ending Placer Task | Checksum: 76f28611

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.930 ; gain = 390.945 ; free physical = 80985 ; free virtual = 191033
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3004.930 ; gain = 0.000 ; free physical = 80982 ; free virtual = 191034
INFO: [Common 17-1381] The checkpoint '/home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.runs/impl_1/jack_120_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3004.930 ; gain = 0.000 ; free physical = 80983 ; free virtual = 191033
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3004.930 ; gain = 0.000 ; free physical = 80982 ; free virtual = 191032
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3004.930 ; gain = 0.000 ; free physical = 80982 ; free virtual = 191032
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4f51da33 ConstDB: 0 ShapeSum: 27a0abde RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 161d1d6ea

Time (s): cpu = 00:03:02 ; elapsed = 00:01:36 . Memory (MB): peak = 3709.805 ; gain = 661.688 ; free physical = 78735 ; free virtual = 188786

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 161d1d6ea

Time (s): cpu = 00:03:02 ; elapsed = 00:01:37 . Memory (MB): peak = 3738.414 ; gain = 690.297 ; free physical = 78666 ; free virtual = 188717

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 161d1d6ea

Time (s): cpu = 00:03:02 ; elapsed = 00:01:37 . Memory (MB): peak = 3738.414 ; gain = 690.297 ; free physical = 78666 ; free virtual = 188717
Phase 2 Router Initialization | Checksum: 161d1d6ea

Time (s): cpu = 00:03:05 ; elapsed = 00:01:40 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a4c82273

Time (s): cpu = 00:03:09 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fb5edae1

Time (s): cpu = 00:03:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623
Phase 4 Rip-up And Reroute | Checksum: fb5edae1

Time (s): cpu = 00:03:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fb5edae1

Time (s): cpu = 00:03:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fb5edae1

Time (s): cpu = 00:03:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623
Phase 6 Post Hold Fix | Checksum: fb5edae1

Time (s): cpu = 00:03:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.083339 %
  Global Horizontal Routing Utilization  = 0.1685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.4691%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
Phase 7 Route finalize | Checksum: fb5edae1

Time (s): cpu = 00:03:11 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fb5edae1

Time (s): cpu = 00:03:11 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 117b29d01

Time (s): cpu = 00:03:11 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:11 ; elapsed = 00:01:41 . Memory (MB): peak = 3832.570 ; gain = 784.453 ; free physical = 78572 ; free virtual = 188623

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:14 ; elapsed = 00:01:43 . Memory (MB): peak = 3832.578 ; gain = 827.648 ; free physical = 78572 ; free virtual = 188623
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3832.578 ; gain = 0.000 ; free physical = 78569 ; free virtual = 188623
INFO: [Common 17-1381] The checkpoint '/home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.runs/impl_1/jack_120_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.runs/impl_1/jack_120_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.runs/impl_1/jack_120_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file jack_120_power_routed.rpt -pb jack_120_power_summary_routed.pb -rpx jack_120_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 15:41:17 2017...
