<stg><name>aveImpl<double, 15, 80, 1, 2, 16></name>


<trans_list>

<trans id="499" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="82" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %values = alloca i64 1

]]></Node>
<StgValue><ssdm name="values"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %values_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="values_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %call_ln0 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1, i64 %values_1, i64 %values

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %conv = sitodp i32 %cols_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:48 %store_ln290 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %call_ln0 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1, i64 %values_1, i64 %values

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %conv = sitodp i32 %cols_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %conv = sitodp i32 %cols_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %conv = sitodp i32 %cols_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %conv = sitodp i32 %cols_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="102" st_id="13" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="103" st_id="14" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="104" st_id="15" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="105" st_id="16" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="107" st_id="18" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="109" st_id="20" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="110" st_id="21" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="111" st_id="22" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="112" st_id="23" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="113" st_id="24" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="114" st_id="25" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="115" st_id="26" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="116" st_id="27" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="117" st_id="28" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="118" st_id="29" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="119" st_id="30" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="120" st_id="31" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="121" st_id="32" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="122" st_id="33" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="123" st_id="34" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="124" st_id="35" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="125" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="127" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln282 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln282"/></StgValue>
</operation>

<operation id="128" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln282 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln282"/></StgValue>
</operation>

<operation id="129" st_id="36" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %d_cols = ddiv i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="d_cols"/></StgValue>
</operation>

<operation id="130" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %values_addr = getelementptr i64 %values, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="values_addr"/></StgValue>
</operation>

<operation id="131" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %values_1_addr = getelementptr i64 %values_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="values_1_addr"/></StgValue>
</operation>

<operation id="132" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %values_addr_1 = getelementptr i64 %values, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="values_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %values_1_addr_1 = getelementptr i64 %values_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="values_1_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %values_addr_2 = getelementptr i64 %values, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="values_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %values_1_addr_2 = getelementptr i64 %values_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="values_1_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %values_addr_3 = getelementptr i64 %values, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="values_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %values_1_addr_3 = getelementptr i64 %values_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="values_1_addr_3"/></StgValue>
</operation>

<operation id="138" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %values_addr_4 = getelementptr i64 %values, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="values_addr_4"/></StgValue>
</operation>

<operation id="139" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %values_1_addr_4 = getelementptr i64 %values_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="values_1_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %values_addr_5 = getelementptr i64 %values, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="values_addr_5"/></StgValue>
</operation>

<operation id="141" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %values_1_addr_5 = getelementptr i64 %values_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="values_1_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %values_addr_6 = getelementptr i64 %values, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="values_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %values_1_addr_6 = getelementptr i64 %values_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="values_1_addr_6"/></StgValue>
</operation>

<operation id="144" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %values_addr_7 = getelementptr i64 %values, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="values_addr_7"/></StgValue>
</operation>

<operation id="145" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %values_1_addr_7 = getelementptr i64 %values_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="values_1_addr_7"/></StgValue>
</operation>

<operation id="146" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %values_addr_8 = getelementptr i64 %values, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="values_addr_8"/></StgValue>
</operation>

<operation id="147" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %values_1_addr_8 = getelementptr i64 %values_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="values_1_addr_8"/></StgValue>
</operation>

<operation id="148" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %values_addr_9 = getelementptr i64 %values, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="values_addr_9"/></StgValue>
</operation>

<operation id="149" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %values_1_addr_9 = getelementptr i64 %values_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="values_1_addr_9"/></StgValue>
</operation>

<operation id="150" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %values_addr_10 = getelementptr i64 %values, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="values_addr_10"/></StgValue>
</operation>

<operation id="151" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %values_1_addr_10 = getelementptr i64 %values_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="values_1_addr_10"/></StgValue>
</operation>

<operation id="152" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %values_addr_11 = getelementptr i64 %values, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="values_addr_11"/></StgValue>
</operation>

<operation id="153" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %values_1_addr_11 = getelementptr i64 %values_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="values_1_addr_11"/></StgValue>
</operation>

<operation id="154" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %values_addr_12 = getelementptr i64 %values, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="values_addr_12"/></StgValue>
</operation>

<operation id="155" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %values_1_addr_12 = getelementptr i64 %values_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="values_1_addr_12"/></StgValue>
</operation>

<operation id="156" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %values_addr_13 = getelementptr i64 %values, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="values_addr_13"/></StgValue>
</operation>

<operation id="157" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %values_1_addr_13 = getelementptr i64 %values_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="values_1_addr_13"/></StgValue>
</operation>

<operation id="158" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %values_addr_14 = getelementptr i64 %values, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="values_addr_14"/></StgValue>
</operation>

<operation id="159" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %values_1_addr_14 = getelementptr i64 %values_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="values_1_addr_14"/></StgValue>
</operation>

<operation id="160" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %values_addr_15 = getelementptr i64 %values, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="values_addr_15"/></StgValue>
</operation>

<operation id="161" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %values_1_addr_15 = getelementptr i64 %values_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="values_1_addr_15"/></StgValue>
</operation>

<operation id="162" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="32">
<![CDATA[
entry:43 %sext_ln290 = sext i32 %rows_read

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="163" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %icmp_ln290 = icmp_sgt  i32 %rows_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="164" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %add_ln290 = add i32 %rows_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="165" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln290, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="166" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:47 %select_ln290 = select i1 %icmp_ln290, i31 %tmp_s, i31 0

]]></Node>
<StgValue><ssdm name="select_ln290"/></StgValue>
</operation>

<operation id="167" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
entry:49 %br_ln290 = br void %for.cond11

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="168" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.cond11:0 %i_10 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="169" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="31">
<![CDATA[
for.cond11:1 %trunc_ln290 = trunc i31 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln290"/></StgValue>
</operation>

<operation id="170" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="31">
<![CDATA[
for.cond11:2 %trunc_ln290_1 = trunc i31 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln290_1"/></StgValue>
</operation>

<operation id="171" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.cond11:3 %icmp_ln290_1 = icmp_eq  i31 %i_10, i31 %select_ln290

]]></Node>
<StgValue><ssdm name="icmp_ln290_1"/></StgValue>
</operation>

<operation id="172" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.cond11:4 %add_ln290_1 = add i31 %i_10, i31 1

]]></Node>
<StgValue><ssdm name="add_ln290_1"/></StgValue>
</operation>

<operation id="173" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond11:5 %br_ln290 = br i1 %icmp_ln290_1, void %loop_a1, void %for.end166

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="174" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
loop_a1:0 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %i_10, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="175" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
loop_a1:1 %tmp_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %trunc_ln290_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="176" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
loop_a1:2 %tmp_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln290, i5 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="177" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_a1:3 %add_ln300 = add i11 %tmp_22, i11 %tmp_23

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="178" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_a1:6 %empty = or i32 %shl_ln, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="179" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32">
<![CDATA[
loop_a1:7 %trunc_ln300 = trunc i32 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="180" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32">
<![CDATA[
loop_a1:8 %trunc_ln300_1 = trunc i32 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln300_1"/></StgValue>
</operation>

<operation id="181" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
loop_a1:9 %tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln300_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="182" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
loop_a1:10 %tmp_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln300, i4 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="183" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_a1:11 %add_ln300_1 = add i11 %tmp_24, i11 %tmp_25

]]></Node>
<StgValue><ssdm name="add_ln300_1"/></StgValue>
</operation>

<operation id="184" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="33" op_0_bw="32">
<![CDATA[
loop_a1:12 %p_cast = zext i32 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="185" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
loop_a1:13 %cmp33_1 = icmp_slt  i33 %p_cast, i33 %sext_ln290

]]></Node>
<StgValue><ssdm name="cmp33_1"/></StgValue>
</operation>

<operation id="186" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_a1:78 %store_ln290 = store i31 %add_ln290_1, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="187" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0">
<![CDATA[
for.end166:0 %ret_ln342 = ret

]]></Node>
<StgValue><ssdm name="ret_ln342"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="188" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="11" op_3_bw="64" op_4_bw="11" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="1" op_9_bw="0">
<![CDATA[
loop_a1:14 %call_ln300 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1, i32 %cols_read, i11 %add_ln300, i64 %input_r, i11 %add_ln300_1, i64 %values_1, i64 %values, i64 %d_cols, i1 %cmp33_1

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="189" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="11" op_3_bw="64" op_4_bw="11" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="1" op_9_bw="0">
<![CDATA[
loop_a1:14 %call_ln300 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1, i32 %cols_read, i11 %add_ln300, i64 %input_r, i11 %add_ln300_1, i64 %values_1, i64 %values, i64 %d_cols, i1 %cmp33_1

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="190" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:15 %values_load = load i4 %values_addr

]]></Node>
<StgValue><ssdm name="values_load"/></StgValue>
</operation>

<operation id="191" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:16 %values_load_1 = load i4 %values_addr_1

]]></Node>
<StgValue><ssdm name="values_load_1"/></StgValue>
</operation>

<operation id="192" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:46 %values_1_load = load i4 %values_1_addr

]]></Node>
<StgValue><ssdm name="values_1_load"/></StgValue>
</operation>

<operation id="193" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:47 %values_1_load_1 = load i4 %values_1_addr_1

]]></Node>
<StgValue><ssdm name="values_1_load_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="194" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:15 %values_load = load i4 %values_addr

]]></Node>
<StgValue><ssdm name="values_load"/></StgValue>
</operation>

<operation id="195" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:16 %values_load_1 = load i4 %values_addr_1

]]></Node>
<StgValue><ssdm name="values_load_1"/></StgValue>
</operation>

<operation id="196" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:18 %values_load_2 = load i4 %values_addr_2

]]></Node>
<StgValue><ssdm name="values_load_2"/></StgValue>
</operation>

<operation id="197" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:19 %values_load_3 = load i4 %values_addr_3

]]></Node>
<StgValue><ssdm name="values_load_3"/></StgValue>
</operation>

<operation id="198" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:46 %values_1_load = load i4 %values_1_addr

]]></Node>
<StgValue><ssdm name="values_1_load"/></StgValue>
</operation>

<operation id="199" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:47 %values_1_load_1 = load i4 %values_1_addr_1

]]></Node>
<StgValue><ssdm name="values_1_load_1"/></StgValue>
</operation>

<operation id="200" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:49 %values_1_load_2 = load i4 %values_1_addr_2

]]></Node>
<StgValue><ssdm name="values_1_load_2"/></StgValue>
</operation>

<operation id="201" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:50 %values_1_load_3 = load i4 %values_1_addr_3

]]></Node>
<StgValue><ssdm name="values_1_load_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="202" st_id="42" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:17 %add3_i = dadd i64 %values_load, i64 %values_load_1

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="203" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:18 %values_load_2 = load i4 %values_addr_2

]]></Node>
<StgValue><ssdm name="values_load_2"/></StgValue>
</operation>

<operation id="204" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:19 %values_load_3 = load i4 %values_addr_3

]]></Node>
<StgValue><ssdm name="values_load_3"/></StgValue>
</operation>

<operation id="205" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:21 %values_load_4 = load i4 %values_addr_4

]]></Node>
<StgValue><ssdm name="values_load_4"/></StgValue>
</operation>

<operation id="206" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:22 %values_load_5 = load i4 %values_addr_5

]]></Node>
<StgValue><ssdm name="values_load_5"/></StgValue>
</operation>

<operation id="207" st_id="42" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:48 %add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1

]]></Node>
<StgValue><ssdm name="add3_i_1"/></StgValue>
</operation>

<operation id="208" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:49 %values_1_load_2 = load i4 %values_1_addr_2

]]></Node>
<StgValue><ssdm name="values_1_load_2"/></StgValue>
</operation>

<operation id="209" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:50 %values_1_load_3 = load i4 %values_1_addr_3

]]></Node>
<StgValue><ssdm name="values_1_load_3"/></StgValue>
</operation>

<operation id="210" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:52 %values_1_load_4 = load i4 %values_1_addr_4

]]></Node>
<StgValue><ssdm name="values_1_load_4"/></StgValue>
</operation>

<operation id="211" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:53 %values_1_load_5 = load i4 %values_1_addr_5

]]></Node>
<StgValue><ssdm name="values_1_load_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="212" st_id="43" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:17 %add3_i = dadd i64 %values_load, i64 %values_load_1

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="213" st_id="43" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:20 %add3_i_s = dadd i64 %values_load_2, i64 %values_load_3

]]></Node>
<StgValue><ssdm name="add3_i_s"/></StgValue>
</operation>

<operation id="214" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:21 %values_load_4 = load i4 %values_addr_4

]]></Node>
<StgValue><ssdm name="values_load_4"/></StgValue>
</operation>

<operation id="215" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:22 %values_load_5 = load i4 %values_addr_5

]]></Node>
<StgValue><ssdm name="values_load_5"/></StgValue>
</operation>

<operation id="216" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:24 %values_load_6 = load i4 %values_addr_6

]]></Node>
<StgValue><ssdm name="values_load_6"/></StgValue>
</operation>

<operation id="217" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:25 %values_load_7 = load i4 %values_addr_7

]]></Node>
<StgValue><ssdm name="values_load_7"/></StgValue>
</operation>

<operation id="218" st_id="43" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:48 %add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1

]]></Node>
<StgValue><ssdm name="add3_i_1"/></StgValue>
</operation>

<operation id="219" st_id="43" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:51 %add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3

]]></Node>
<StgValue><ssdm name="add3_i_1_1"/></StgValue>
</operation>

<operation id="220" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:52 %values_1_load_4 = load i4 %values_1_addr_4

]]></Node>
<StgValue><ssdm name="values_1_load_4"/></StgValue>
</operation>

<operation id="221" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:53 %values_1_load_5 = load i4 %values_1_addr_5

]]></Node>
<StgValue><ssdm name="values_1_load_5"/></StgValue>
</operation>

<operation id="222" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:55 %values_1_load_6 = load i4 %values_1_addr_6

]]></Node>
<StgValue><ssdm name="values_1_load_6"/></StgValue>
</operation>

<operation id="223" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:56 %values_1_load_7 = load i4 %values_1_addr_7

]]></Node>
<StgValue><ssdm name="values_1_load_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="224" st_id="44" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:17 %add3_i = dadd i64 %values_load, i64 %values_load_1

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="225" st_id="44" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:20 %add3_i_s = dadd i64 %values_load_2, i64 %values_load_3

]]></Node>
<StgValue><ssdm name="add3_i_s"/></StgValue>
</operation>

<operation id="226" st_id="44" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:23 %add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5

]]></Node>
<StgValue><ssdm name="add3_i_2"/></StgValue>
</operation>

<operation id="227" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:24 %values_load_6 = load i4 %values_addr_6

]]></Node>
<StgValue><ssdm name="values_load_6"/></StgValue>
</operation>

<operation id="228" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:25 %values_load_7 = load i4 %values_addr_7

]]></Node>
<StgValue><ssdm name="values_load_7"/></StgValue>
</operation>

<operation id="229" st_id="44" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:27 %values_load_8 = load i4 %values_addr_8

]]></Node>
<StgValue><ssdm name="values_load_8"/></StgValue>
</operation>

<operation id="230" st_id="44" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:28 %values_load_9 = load i4 %values_addr_9

]]></Node>
<StgValue><ssdm name="values_load_9"/></StgValue>
</operation>

<operation id="231" st_id="44" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:48 %add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1

]]></Node>
<StgValue><ssdm name="add3_i_1"/></StgValue>
</operation>

<operation id="232" st_id="44" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:51 %add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3

]]></Node>
<StgValue><ssdm name="add3_i_1_1"/></StgValue>
</operation>

<operation id="233" st_id="44" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:54 %add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5

]]></Node>
<StgValue><ssdm name="add3_i_1_2"/></StgValue>
</operation>

<operation id="234" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:55 %values_1_load_6 = load i4 %values_1_addr_6

]]></Node>
<StgValue><ssdm name="values_1_load_6"/></StgValue>
</operation>

<operation id="235" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:56 %values_1_load_7 = load i4 %values_1_addr_7

]]></Node>
<StgValue><ssdm name="values_1_load_7"/></StgValue>
</operation>

<operation id="236" st_id="44" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:58 %values_1_load_8 = load i4 %values_1_addr_8

]]></Node>
<StgValue><ssdm name="values_1_load_8"/></StgValue>
</operation>

<operation id="237" st_id="44" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:59 %values_1_load_9 = load i4 %values_1_addr_9

]]></Node>
<StgValue><ssdm name="values_1_load_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="238" st_id="45" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:17 %add3_i = dadd i64 %values_load, i64 %values_load_1

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="239" st_id="45" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:20 %add3_i_s = dadd i64 %values_load_2, i64 %values_load_3

]]></Node>
<StgValue><ssdm name="add3_i_s"/></StgValue>
</operation>

<operation id="240" st_id="45" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:23 %add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5

]]></Node>
<StgValue><ssdm name="add3_i_2"/></StgValue>
</operation>

<operation id="241" st_id="45" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:26 %add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7

]]></Node>
<StgValue><ssdm name="add3_i_3"/></StgValue>
</operation>

<operation id="242" st_id="45" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:27 %values_load_8 = load i4 %values_addr_8

]]></Node>
<StgValue><ssdm name="values_load_8"/></StgValue>
</operation>

<operation id="243" st_id="45" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:28 %values_load_9 = load i4 %values_addr_9

]]></Node>
<StgValue><ssdm name="values_load_9"/></StgValue>
</operation>

<operation id="244" st_id="45" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:30 %values_load_10 = load i4 %values_addr_10

]]></Node>
<StgValue><ssdm name="values_load_10"/></StgValue>
</operation>

<operation id="245" st_id="45" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:31 %values_load_11 = load i4 %values_addr_11

]]></Node>
<StgValue><ssdm name="values_load_11"/></StgValue>
</operation>

<operation id="246" st_id="45" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:48 %add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1

]]></Node>
<StgValue><ssdm name="add3_i_1"/></StgValue>
</operation>

<operation id="247" st_id="45" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:51 %add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3

]]></Node>
<StgValue><ssdm name="add3_i_1_1"/></StgValue>
</operation>

<operation id="248" st_id="45" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:54 %add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5

]]></Node>
<StgValue><ssdm name="add3_i_1_2"/></StgValue>
</operation>

<operation id="249" st_id="45" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:57 %add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7

]]></Node>
<StgValue><ssdm name="add3_i_1_3"/></StgValue>
</operation>

<operation id="250" st_id="45" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:58 %values_1_load_8 = load i4 %values_1_addr_8

]]></Node>
<StgValue><ssdm name="values_1_load_8"/></StgValue>
</operation>

<operation id="251" st_id="45" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:59 %values_1_load_9 = load i4 %values_1_addr_9

]]></Node>
<StgValue><ssdm name="values_1_load_9"/></StgValue>
</operation>

<operation id="252" st_id="45" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:61 %values_1_load_10 = load i4 %values_1_addr_10

]]></Node>
<StgValue><ssdm name="values_1_load_10"/></StgValue>
</operation>

<operation id="253" st_id="45" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:62 %values_1_load_11 = load i4 %values_1_addr_11

]]></Node>
<StgValue><ssdm name="values_1_load_11"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="254" st_id="46" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:17 %add3_i = dadd i64 %values_load, i64 %values_load_1

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="255" st_id="46" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:20 %add3_i_s = dadd i64 %values_load_2, i64 %values_load_3

]]></Node>
<StgValue><ssdm name="add3_i_s"/></StgValue>
</operation>

<operation id="256" st_id="46" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:23 %add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5

]]></Node>
<StgValue><ssdm name="add3_i_2"/></StgValue>
</operation>

<operation id="257" st_id="46" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:26 %add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7

]]></Node>
<StgValue><ssdm name="add3_i_3"/></StgValue>
</operation>

<operation id="258" st_id="46" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:29 %add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9

]]></Node>
<StgValue><ssdm name="add3_i_4"/></StgValue>
</operation>

<operation id="259" st_id="46" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:30 %values_load_10 = load i4 %values_addr_10

]]></Node>
<StgValue><ssdm name="values_load_10"/></StgValue>
</operation>

<operation id="260" st_id="46" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:31 %values_load_11 = load i4 %values_addr_11

]]></Node>
<StgValue><ssdm name="values_load_11"/></StgValue>
</operation>

<operation id="261" st_id="46" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:33 %values_load_12 = load i4 %values_addr_12

]]></Node>
<StgValue><ssdm name="values_load_12"/></StgValue>
</operation>

<operation id="262" st_id="46" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:34 %values_load_13 = load i4 %values_addr_13

]]></Node>
<StgValue><ssdm name="values_load_13"/></StgValue>
</operation>

<operation id="263" st_id="46" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:48 %add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1

]]></Node>
<StgValue><ssdm name="add3_i_1"/></StgValue>
</operation>

<operation id="264" st_id="46" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:51 %add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3

]]></Node>
<StgValue><ssdm name="add3_i_1_1"/></StgValue>
</operation>

<operation id="265" st_id="46" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:54 %add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5

]]></Node>
<StgValue><ssdm name="add3_i_1_2"/></StgValue>
</operation>

<operation id="266" st_id="46" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:57 %add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7

]]></Node>
<StgValue><ssdm name="add3_i_1_3"/></StgValue>
</operation>

<operation id="267" st_id="46" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:60 %add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9

]]></Node>
<StgValue><ssdm name="add3_i_1_4"/></StgValue>
</operation>

<operation id="268" st_id="46" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:61 %values_1_load_10 = load i4 %values_1_addr_10

]]></Node>
<StgValue><ssdm name="values_1_load_10"/></StgValue>
</operation>

<operation id="269" st_id="46" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:62 %values_1_load_11 = load i4 %values_1_addr_11

]]></Node>
<StgValue><ssdm name="values_1_load_11"/></StgValue>
</operation>

<operation id="270" st_id="46" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:64 %values_1_load_12 = load i4 %values_1_addr_12

]]></Node>
<StgValue><ssdm name="values_1_load_12"/></StgValue>
</operation>

<operation id="271" st_id="46" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:65 %values_1_load_13 = load i4 %values_1_addr_13

]]></Node>
<StgValue><ssdm name="values_1_load_13"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="272" st_id="47" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:17 %add3_i = dadd i64 %values_load, i64 %values_load_1

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="273" st_id="47" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:20 %add3_i_s = dadd i64 %values_load_2, i64 %values_load_3

]]></Node>
<StgValue><ssdm name="add3_i_s"/></StgValue>
</operation>

<operation id="274" st_id="47" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:23 %add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5

]]></Node>
<StgValue><ssdm name="add3_i_2"/></StgValue>
</operation>

<operation id="275" st_id="47" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:26 %add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7

]]></Node>
<StgValue><ssdm name="add3_i_3"/></StgValue>
</operation>

<operation id="276" st_id="47" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:29 %add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9

]]></Node>
<StgValue><ssdm name="add3_i_4"/></StgValue>
</operation>

<operation id="277" st_id="47" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:32 %add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11

]]></Node>
<StgValue><ssdm name="add3_i_5"/></StgValue>
</operation>

<operation id="278" st_id="47" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:33 %values_load_12 = load i4 %values_addr_12

]]></Node>
<StgValue><ssdm name="values_load_12"/></StgValue>
</operation>

<operation id="279" st_id="47" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:34 %values_load_13 = load i4 %values_addr_13

]]></Node>
<StgValue><ssdm name="values_load_13"/></StgValue>
</operation>

<operation id="280" st_id="47" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:36 %values_load_14 = load i4 %values_addr_14

]]></Node>
<StgValue><ssdm name="values_load_14"/></StgValue>
</operation>

<operation id="281" st_id="47" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:37 %values_load_15 = load i4 %values_addr_15

]]></Node>
<StgValue><ssdm name="values_load_15"/></StgValue>
</operation>

<operation id="282" st_id="47" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:48 %add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1

]]></Node>
<StgValue><ssdm name="add3_i_1"/></StgValue>
</operation>

<operation id="283" st_id="47" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:51 %add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3

]]></Node>
<StgValue><ssdm name="add3_i_1_1"/></StgValue>
</operation>

<operation id="284" st_id="47" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:54 %add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5

]]></Node>
<StgValue><ssdm name="add3_i_1_2"/></StgValue>
</operation>

<operation id="285" st_id="47" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:57 %add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7

]]></Node>
<StgValue><ssdm name="add3_i_1_3"/></StgValue>
</operation>

<operation id="286" st_id="47" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:60 %add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9

]]></Node>
<StgValue><ssdm name="add3_i_1_4"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:63 %add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11

]]></Node>
<StgValue><ssdm name="add3_i_1_5"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:64 %values_1_load_12 = load i4 %values_1_addr_12

]]></Node>
<StgValue><ssdm name="values_1_load_12"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:65 %values_1_load_13 = load i4 %values_1_addr_13

]]></Node>
<StgValue><ssdm name="values_1_load_13"/></StgValue>
</operation>

<operation id="290" st_id="47" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:67 %values_1_load_14 = load i4 %values_1_addr_14

]]></Node>
<StgValue><ssdm name="values_1_load_14"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:68 %values_1_load_15 = load i4 %values_1_addr_15

]]></Node>
<StgValue><ssdm name="values_1_load_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="292" st_id="48" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:17 %add3_i = dadd i64 %values_load, i64 %values_load_1

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="293" st_id="48" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:20 %add3_i_s = dadd i64 %values_load_2, i64 %values_load_3

]]></Node>
<StgValue><ssdm name="add3_i_s"/></StgValue>
</operation>

<operation id="294" st_id="48" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:23 %add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5

]]></Node>
<StgValue><ssdm name="add3_i_2"/></StgValue>
</operation>

<operation id="295" st_id="48" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:26 %add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7

]]></Node>
<StgValue><ssdm name="add3_i_3"/></StgValue>
</operation>

<operation id="296" st_id="48" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:29 %add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9

]]></Node>
<StgValue><ssdm name="add3_i_4"/></StgValue>
</operation>

<operation id="297" st_id="48" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:32 %add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11

]]></Node>
<StgValue><ssdm name="add3_i_5"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:35 %add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13

]]></Node>
<StgValue><ssdm name="add3_i_6"/></StgValue>
</operation>

<operation id="299" st_id="48" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:36 %values_load_14 = load i4 %values_addr_14

]]></Node>
<StgValue><ssdm name="values_load_14"/></StgValue>
</operation>

<operation id="300" st_id="48" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:37 %values_load_15 = load i4 %values_addr_15

]]></Node>
<StgValue><ssdm name="values_load_15"/></StgValue>
</operation>

<operation id="301" st_id="48" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:48 %add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1

]]></Node>
<StgValue><ssdm name="add3_i_1"/></StgValue>
</operation>

<operation id="302" st_id="48" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:51 %add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3

]]></Node>
<StgValue><ssdm name="add3_i_1_1"/></StgValue>
</operation>

<operation id="303" st_id="48" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:54 %add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5

]]></Node>
<StgValue><ssdm name="add3_i_1_2"/></StgValue>
</operation>

<operation id="304" st_id="48" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:57 %add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7

]]></Node>
<StgValue><ssdm name="add3_i_1_3"/></StgValue>
</operation>

<operation id="305" st_id="48" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:60 %add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9

]]></Node>
<StgValue><ssdm name="add3_i_1_4"/></StgValue>
</operation>

<operation id="306" st_id="48" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:63 %add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11

]]></Node>
<StgValue><ssdm name="add3_i_1_5"/></StgValue>
</operation>

<operation id="307" st_id="48" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:66 %add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13

]]></Node>
<StgValue><ssdm name="add3_i_1_6"/></StgValue>
</operation>

<operation id="308" st_id="48" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:67 %values_1_load_14 = load i4 %values_1_addr_14

]]></Node>
<StgValue><ssdm name="values_1_load_14"/></StgValue>
</operation>

<operation id="309" st_id="48" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
loop_a1:68 %values_1_load_15 = load i4 %values_1_addr_15

]]></Node>
<StgValue><ssdm name="values_1_load_15"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="310" st_id="49" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:17 %add3_i = dadd i64 %values_load, i64 %values_load_1

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="311" st_id="49" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:20 %add3_i_s = dadd i64 %values_load_2, i64 %values_load_3

]]></Node>
<StgValue><ssdm name="add3_i_s"/></StgValue>
</operation>

<operation id="312" st_id="49" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:23 %add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5

]]></Node>
<StgValue><ssdm name="add3_i_2"/></StgValue>
</operation>

<operation id="313" st_id="49" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:26 %add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7

]]></Node>
<StgValue><ssdm name="add3_i_3"/></StgValue>
</operation>

<operation id="314" st_id="49" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:29 %add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9

]]></Node>
<StgValue><ssdm name="add3_i_4"/></StgValue>
</operation>

<operation id="315" st_id="49" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:32 %add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11

]]></Node>
<StgValue><ssdm name="add3_i_5"/></StgValue>
</operation>

<operation id="316" st_id="49" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:35 %add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13

]]></Node>
<StgValue><ssdm name="add3_i_6"/></StgValue>
</operation>

<operation id="317" st_id="49" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:38 %add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15

]]></Node>
<StgValue><ssdm name="add3_i_7"/></StgValue>
</operation>

<operation id="318" st_id="49" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:48 %add3_i_1 = dadd i64 %values_1_load, i64 %values_1_load_1

]]></Node>
<StgValue><ssdm name="add3_i_1"/></StgValue>
</operation>

<operation id="319" st_id="49" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:51 %add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3

]]></Node>
<StgValue><ssdm name="add3_i_1_1"/></StgValue>
</operation>

<operation id="320" st_id="49" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:54 %add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5

]]></Node>
<StgValue><ssdm name="add3_i_1_2"/></StgValue>
</operation>

<operation id="321" st_id="49" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:57 %add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7

]]></Node>
<StgValue><ssdm name="add3_i_1_3"/></StgValue>
</operation>

<operation id="322" st_id="49" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:60 %add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9

]]></Node>
<StgValue><ssdm name="add3_i_1_4"/></StgValue>
</operation>

<operation id="323" st_id="49" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:63 %add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11

]]></Node>
<StgValue><ssdm name="add3_i_1_5"/></StgValue>
</operation>

<operation id="324" st_id="49" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:66 %add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13

]]></Node>
<StgValue><ssdm name="add3_i_1_6"/></StgValue>
</operation>

<operation id="325" st_id="49" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:69 %add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15

]]></Node>
<StgValue><ssdm name="add3_i_1_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="326" st_id="50" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:20 %add3_i_s = dadd i64 %values_load_2, i64 %values_load_3

]]></Node>
<StgValue><ssdm name="add3_i_s"/></StgValue>
</operation>

<operation id="327" st_id="50" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:23 %add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5

]]></Node>
<StgValue><ssdm name="add3_i_2"/></StgValue>
</operation>

<operation id="328" st_id="50" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:26 %add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7

]]></Node>
<StgValue><ssdm name="add3_i_3"/></StgValue>
</operation>

<operation id="329" st_id="50" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:29 %add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9

]]></Node>
<StgValue><ssdm name="add3_i_4"/></StgValue>
</operation>

<operation id="330" st_id="50" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:32 %add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11

]]></Node>
<StgValue><ssdm name="add3_i_5"/></StgValue>
</operation>

<operation id="331" st_id="50" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:35 %add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13

]]></Node>
<StgValue><ssdm name="add3_i_6"/></StgValue>
</operation>

<operation id="332" st_id="50" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:38 %add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15

]]></Node>
<StgValue><ssdm name="add3_i_7"/></StgValue>
</operation>

<operation id="333" st_id="50" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:51 %add3_i_1_1 = dadd i64 %values_1_load_2, i64 %values_1_load_3

]]></Node>
<StgValue><ssdm name="add3_i_1_1"/></StgValue>
</operation>

<operation id="334" st_id="50" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:54 %add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5

]]></Node>
<StgValue><ssdm name="add3_i_1_2"/></StgValue>
</operation>

<operation id="335" st_id="50" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:57 %add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7

]]></Node>
<StgValue><ssdm name="add3_i_1_3"/></StgValue>
</operation>

<operation id="336" st_id="50" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:60 %add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9

]]></Node>
<StgValue><ssdm name="add3_i_1_4"/></StgValue>
</operation>

<operation id="337" st_id="50" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:63 %add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11

]]></Node>
<StgValue><ssdm name="add3_i_1_5"/></StgValue>
</operation>

<operation id="338" st_id="50" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:66 %add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13

]]></Node>
<StgValue><ssdm name="add3_i_1_6"/></StgValue>
</operation>

<operation id="339" st_id="50" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:69 %add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15

]]></Node>
<StgValue><ssdm name="add3_i_1_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="340" st_id="51" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:23 %add3_i_2 = dadd i64 %values_load_4, i64 %values_load_5

]]></Node>
<StgValue><ssdm name="add3_i_2"/></StgValue>
</operation>

<operation id="341" st_id="51" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:26 %add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7

]]></Node>
<StgValue><ssdm name="add3_i_3"/></StgValue>
</operation>

<operation id="342" st_id="51" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:29 %add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9

]]></Node>
<StgValue><ssdm name="add3_i_4"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:32 %add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11

]]></Node>
<StgValue><ssdm name="add3_i_5"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:35 %add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13

]]></Node>
<StgValue><ssdm name="add3_i_6"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:38 %add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15

]]></Node>
<StgValue><ssdm name="add3_i_7"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:54 %add3_i_1_2 = dadd i64 %values_1_load_4, i64 %values_1_load_5

]]></Node>
<StgValue><ssdm name="add3_i_1_2"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:57 %add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7

]]></Node>
<StgValue><ssdm name="add3_i_1_3"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:60 %add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9

]]></Node>
<StgValue><ssdm name="add3_i_1_4"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:63 %add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11

]]></Node>
<StgValue><ssdm name="add3_i_1_5"/></StgValue>
</operation>

<operation id="350" st_id="51" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:66 %add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13

]]></Node>
<StgValue><ssdm name="add3_i_1_6"/></StgValue>
</operation>

<operation id="351" st_id="51" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:69 %add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15

]]></Node>
<StgValue><ssdm name="add3_i_1_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="352" st_id="52" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:26 %add3_i_3 = dadd i64 %values_load_6, i64 %values_load_7

]]></Node>
<StgValue><ssdm name="add3_i_3"/></StgValue>
</operation>

<operation id="353" st_id="52" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:29 %add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9

]]></Node>
<StgValue><ssdm name="add3_i_4"/></StgValue>
</operation>

<operation id="354" st_id="52" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:32 %add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11

]]></Node>
<StgValue><ssdm name="add3_i_5"/></StgValue>
</operation>

<operation id="355" st_id="52" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:35 %add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13

]]></Node>
<StgValue><ssdm name="add3_i_6"/></StgValue>
</operation>

<operation id="356" st_id="52" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:38 %add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15

]]></Node>
<StgValue><ssdm name="add3_i_7"/></StgValue>
</operation>

<operation id="357" st_id="52" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:57 %add3_i_1_3 = dadd i64 %values_1_load_6, i64 %values_1_load_7

]]></Node>
<StgValue><ssdm name="add3_i_1_3"/></StgValue>
</operation>

<operation id="358" st_id="52" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:60 %add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9

]]></Node>
<StgValue><ssdm name="add3_i_1_4"/></StgValue>
</operation>

<operation id="359" st_id="52" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:63 %add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11

]]></Node>
<StgValue><ssdm name="add3_i_1_5"/></StgValue>
</operation>

<operation id="360" st_id="52" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:66 %add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13

]]></Node>
<StgValue><ssdm name="add3_i_1_6"/></StgValue>
</operation>

<operation id="361" st_id="52" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:69 %add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15

]]></Node>
<StgValue><ssdm name="add3_i_1_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="362" st_id="53" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:29 %add3_i_4 = dadd i64 %values_load_8, i64 %values_load_9

]]></Node>
<StgValue><ssdm name="add3_i_4"/></StgValue>
</operation>

<operation id="363" st_id="53" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:32 %add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11

]]></Node>
<StgValue><ssdm name="add3_i_5"/></StgValue>
</operation>

<operation id="364" st_id="53" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:35 %add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13

]]></Node>
<StgValue><ssdm name="add3_i_6"/></StgValue>
</operation>

<operation id="365" st_id="53" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:38 %add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15

]]></Node>
<StgValue><ssdm name="add3_i_7"/></StgValue>
</operation>

<operation id="366" st_id="53" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:60 %add3_i_1_4 = dadd i64 %values_1_load_8, i64 %values_1_load_9

]]></Node>
<StgValue><ssdm name="add3_i_1_4"/></StgValue>
</operation>

<operation id="367" st_id="53" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:63 %add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11

]]></Node>
<StgValue><ssdm name="add3_i_1_5"/></StgValue>
</operation>

<operation id="368" st_id="53" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:66 %add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13

]]></Node>
<StgValue><ssdm name="add3_i_1_6"/></StgValue>
</operation>

<operation id="369" st_id="53" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:69 %add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15

]]></Node>
<StgValue><ssdm name="add3_i_1_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="370" st_id="54" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:32 %add3_i_5 = dadd i64 %values_load_10, i64 %values_load_11

]]></Node>
<StgValue><ssdm name="add3_i_5"/></StgValue>
</operation>

<operation id="371" st_id="54" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:35 %add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13

]]></Node>
<StgValue><ssdm name="add3_i_6"/></StgValue>
</operation>

<operation id="372" st_id="54" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:38 %add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15

]]></Node>
<StgValue><ssdm name="add3_i_7"/></StgValue>
</operation>

<operation id="373" st_id="54" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:39 %add15_i = dadd i64 %add3_i, i64 %add3_i_4

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="374" st_id="54" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:63 %add3_i_1_5 = dadd i64 %values_1_load_10, i64 %values_1_load_11

]]></Node>
<StgValue><ssdm name="add3_i_1_5"/></StgValue>
</operation>

<operation id="375" st_id="54" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:66 %add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13

]]></Node>
<StgValue><ssdm name="add3_i_1_6"/></StgValue>
</operation>

<operation id="376" st_id="54" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:69 %add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15

]]></Node>
<StgValue><ssdm name="add3_i_1_7"/></StgValue>
</operation>

<operation id="377" st_id="54" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:70 %add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4

]]></Node>
<StgValue><ssdm name="add15_i_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="378" st_id="55" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:35 %add3_i_6 = dadd i64 %values_load_12, i64 %values_load_13

]]></Node>
<StgValue><ssdm name="add3_i_6"/></StgValue>
</operation>

<operation id="379" st_id="55" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:38 %add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15

]]></Node>
<StgValue><ssdm name="add3_i_7"/></StgValue>
</operation>

<operation id="380" st_id="55" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:39 %add15_i = dadd i64 %add3_i, i64 %add3_i_4

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="381" st_id="55" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:40 %add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5

]]></Node>
<StgValue><ssdm name="add15_i_s"/></StgValue>
</operation>

<operation id="382" st_id="55" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:66 %add3_i_1_6 = dadd i64 %values_1_load_12, i64 %values_1_load_13

]]></Node>
<StgValue><ssdm name="add3_i_1_6"/></StgValue>
</operation>

<operation id="383" st_id="55" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:69 %add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15

]]></Node>
<StgValue><ssdm name="add3_i_1_7"/></StgValue>
</operation>

<operation id="384" st_id="55" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:70 %add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4

]]></Node>
<StgValue><ssdm name="add15_i_1"/></StgValue>
</operation>

<operation id="385" st_id="55" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:71 %add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5

]]></Node>
<StgValue><ssdm name="add15_i_1_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="386" st_id="56" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:38 %add3_i_7 = dadd i64 %values_load_14, i64 %values_load_15

]]></Node>
<StgValue><ssdm name="add3_i_7"/></StgValue>
</operation>

<operation id="387" st_id="56" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:39 %add15_i = dadd i64 %add3_i, i64 %add3_i_4

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="388" st_id="56" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:40 %add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5

]]></Node>
<StgValue><ssdm name="add15_i_s"/></StgValue>
</operation>

<operation id="389" st_id="56" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:41 %add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6

]]></Node>
<StgValue><ssdm name="add15_i_2"/></StgValue>
</operation>

<operation id="390" st_id="56" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:69 %add3_i_1_7 = dadd i64 %values_1_load_14, i64 %values_1_load_15

]]></Node>
<StgValue><ssdm name="add3_i_1_7"/></StgValue>
</operation>

<operation id="391" st_id="56" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:70 %add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4

]]></Node>
<StgValue><ssdm name="add15_i_1"/></StgValue>
</operation>

<operation id="392" st_id="56" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:71 %add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5

]]></Node>
<StgValue><ssdm name="add15_i_1_1"/></StgValue>
</operation>

<operation id="393" st_id="56" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:72 %add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6

]]></Node>
<StgValue><ssdm name="add15_i_1_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="394" st_id="57" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:39 %add15_i = dadd i64 %add3_i, i64 %add3_i_4

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="395" st_id="57" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:40 %add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5

]]></Node>
<StgValue><ssdm name="add15_i_s"/></StgValue>
</operation>

<operation id="396" st_id="57" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:41 %add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6

]]></Node>
<StgValue><ssdm name="add15_i_2"/></StgValue>
</operation>

<operation id="397" st_id="57" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:42 %add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7

]]></Node>
<StgValue><ssdm name="add15_i_3"/></StgValue>
</operation>

<operation id="398" st_id="57" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:70 %add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4

]]></Node>
<StgValue><ssdm name="add15_i_1"/></StgValue>
</operation>

<operation id="399" st_id="57" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:71 %add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5

]]></Node>
<StgValue><ssdm name="add15_i_1_1"/></StgValue>
</operation>

<operation id="400" st_id="57" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:72 %add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6

]]></Node>
<StgValue><ssdm name="add15_i_1_2"/></StgValue>
</operation>

<operation id="401" st_id="57" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:73 %add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7

]]></Node>
<StgValue><ssdm name="add15_i_1_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="402" st_id="58" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:39 %add15_i = dadd i64 %add3_i, i64 %add3_i_4

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="403" st_id="58" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:40 %add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5

]]></Node>
<StgValue><ssdm name="add15_i_s"/></StgValue>
</operation>

<operation id="404" st_id="58" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:41 %add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6

]]></Node>
<StgValue><ssdm name="add15_i_2"/></StgValue>
</operation>

<operation id="405" st_id="58" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:42 %add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7

]]></Node>
<StgValue><ssdm name="add15_i_3"/></StgValue>
</operation>

<operation id="406" st_id="58" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:70 %add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4

]]></Node>
<StgValue><ssdm name="add15_i_1"/></StgValue>
</operation>

<operation id="407" st_id="58" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:71 %add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5

]]></Node>
<StgValue><ssdm name="add15_i_1_1"/></StgValue>
</operation>

<operation id="408" st_id="58" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:72 %add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6

]]></Node>
<StgValue><ssdm name="add15_i_1_2"/></StgValue>
</operation>

<operation id="409" st_id="58" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:73 %add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7

]]></Node>
<StgValue><ssdm name="add15_i_1_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="410" st_id="59" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:39 %add15_i = dadd i64 %add3_i, i64 %add3_i_4

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="411" st_id="59" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:40 %add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5

]]></Node>
<StgValue><ssdm name="add15_i_s"/></StgValue>
</operation>

<operation id="412" st_id="59" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:41 %add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6

]]></Node>
<StgValue><ssdm name="add15_i_2"/></StgValue>
</operation>

<operation id="413" st_id="59" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:42 %add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7

]]></Node>
<StgValue><ssdm name="add15_i_3"/></StgValue>
</operation>

<operation id="414" st_id="59" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:70 %add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4

]]></Node>
<StgValue><ssdm name="add15_i_1"/></StgValue>
</operation>

<operation id="415" st_id="59" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:71 %add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5

]]></Node>
<StgValue><ssdm name="add15_i_1_1"/></StgValue>
</operation>

<operation id="416" st_id="59" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:72 %add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6

]]></Node>
<StgValue><ssdm name="add15_i_1_2"/></StgValue>
</operation>

<operation id="417" st_id="59" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:73 %add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7

]]></Node>
<StgValue><ssdm name="add15_i_1_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="418" st_id="60" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:39 %add15_i = dadd i64 %add3_i, i64 %add3_i_4

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="419" st_id="60" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:40 %add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5

]]></Node>
<StgValue><ssdm name="add15_i_s"/></StgValue>
</operation>

<operation id="420" st_id="60" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:41 %add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6

]]></Node>
<StgValue><ssdm name="add15_i_2"/></StgValue>
</operation>

<operation id="421" st_id="60" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:42 %add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7

]]></Node>
<StgValue><ssdm name="add15_i_3"/></StgValue>
</operation>

<operation id="422" st_id="60" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:70 %add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4

]]></Node>
<StgValue><ssdm name="add15_i_1"/></StgValue>
</operation>

<operation id="423" st_id="60" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:71 %add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5

]]></Node>
<StgValue><ssdm name="add15_i_1_1"/></StgValue>
</operation>

<operation id="424" st_id="60" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:72 %add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6

]]></Node>
<StgValue><ssdm name="add15_i_1_2"/></StgValue>
</operation>

<operation id="425" st_id="60" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:73 %add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7

]]></Node>
<StgValue><ssdm name="add15_i_1_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="426" st_id="61" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:39 %add15_i = dadd i64 %add3_i, i64 %add3_i_4

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="427" st_id="61" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:40 %add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5

]]></Node>
<StgValue><ssdm name="add15_i_s"/></StgValue>
</operation>

<operation id="428" st_id="61" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:41 %add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6

]]></Node>
<StgValue><ssdm name="add15_i_2"/></StgValue>
</operation>

<operation id="429" st_id="61" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:42 %add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7

]]></Node>
<StgValue><ssdm name="add15_i_3"/></StgValue>
</operation>

<operation id="430" st_id="61" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:70 %add15_i_1 = dadd i64 %add3_i_1, i64 %add3_i_1_4

]]></Node>
<StgValue><ssdm name="add15_i_1"/></StgValue>
</operation>

<operation id="431" st_id="61" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:71 %add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5

]]></Node>
<StgValue><ssdm name="add15_i_1_1"/></StgValue>
</operation>

<operation id="432" st_id="61" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:72 %add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6

]]></Node>
<StgValue><ssdm name="add15_i_1_2"/></StgValue>
</operation>

<operation id="433" st_id="61" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:73 %add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7

]]></Node>
<StgValue><ssdm name="add15_i_1_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="434" st_id="62" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:40 %add15_i_s = dadd i64 %add3_i_s, i64 %add3_i_5

]]></Node>
<StgValue><ssdm name="add15_i_s"/></StgValue>
</operation>

<operation id="435" st_id="62" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:41 %add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6

]]></Node>
<StgValue><ssdm name="add15_i_2"/></StgValue>
</operation>

<operation id="436" st_id="62" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:42 %add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7

]]></Node>
<StgValue><ssdm name="add15_i_3"/></StgValue>
</operation>

<operation id="437" st_id="62" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:71 %add15_i_1_1 = dadd i64 %add3_i_1_1, i64 %add3_i_1_5

]]></Node>
<StgValue><ssdm name="add15_i_1_1"/></StgValue>
</operation>

<operation id="438" st_id="62" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:72 %add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6

]]></Node>
<StgValue><ssdm name="add15_i_1_2"/></StgValue>
</operation>

<operation id="439" st_id="62" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:73 %add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7

]]></Node>
<StgValue><ssdm name="add15_i_1_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="440" st_id="63" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:41 %add15_i_2 = dadd i64 %add3_i_2, i64 %add3_i_6

]]></Node>
<StgValue><ssdm name="add15_i_2"/></StgValue>
</operation>

<operation id="441" st_id="63" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:42 %add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7

]]></Node>
<StgValue><ssdm name="add15_i_3"/></StgValue>
</operation>

<operation id="442" st_id="63" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:72 %add15_i_1_2 = dadd i64 %add3_i_1_2, i64 %add3_i_1_6

]]></Node>
<StgValue><ssdm name="add15_i_1_2"/></StgValue>
</operation>

<operation id="443" st_id="63" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:73 %add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7

]]></Node>
<StgValue><ssdm name="add15_i_1_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="444" st_id="64" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:42 %add15_i_3 = dadd i64 %add3_i_3, i64 %add3_i_7

]]></Node>
<StgValue><ssdm name="add15_i_3"/></StgValue>
</operation>

<operation id="445" st_id="64" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:43 %values2_0 = dadd i64 %add15_i, i64 %add15_i_2

]]></Node>
<StgValue><ssdm name="values2_0"/></StgValue>
</operation>

<operation id="446" st_id="64" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:73 %add15_i_1_3 = dadd i64 %add3_i_1_3, i64 %add3_i_1_7

]]></Node>
<StgValue><ssdm name="add15_i_1_3"/></StgValue>
</operation>

<operation id="447" st_id="64" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:74 %values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2

]]></Node>
<StgValue><ssdm name="values2_0_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="448" st_id="65" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:43 %values2_0 = dadd i64 %add15_i, i64 %add15_i_2

]]></Node>
<StgValue><ssdm name="values2_0"/></StgValue>
</operation>

<operation id="449" st_id="65" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:44 %values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3

]]></Node>
<StgValue><ssdm name="values2_1"/></StgValue>
</operation>

<operation id="450" st_id="65" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:74 %values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2

]]></Node>
<StgValue><ssdm name="values2_0_1"/></StgValue>
</operation>

<operation id="451" st_id="65" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:75 %values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3

]]></Node>
<StgValue><ssdm name="values2_1_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="452" st_id="66" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:43 %values2_0 = dadd i64 %add15_i, i64 %add15_i_2

]]></Node>
<StgValue><ssdm name="values2_0"/></StgValue>
</operation>

<operation id="453" st_id="66" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:44 %values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3

]]></Node>
<StgValue><ssdm name="values2_1"/></StgValue>
</operation>

<operation id="454" st_id="66" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:74 %values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2

]]></Node>
<StgValue><ssdm name="values2_0_1"/></StgValue>
</operation>

<operation id="455" st_id="66" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:75 %values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3

]]></Node>
<StgValue><ssdm name="values2_1_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="456" st_id="67" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:43 %values2_0 = dadd i64 %add15_i, i64 %add15_i_2

]]></Node>
<StgValue><ssdm name="values2_0"/></StgValue>
</operation>

<operation id="457" st_id="67" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:44 %values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3

]]></Node>
<StgValue><ssdm name="values2_1"/></StgValue>
</operation>

<operation id="458" st_id="67" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:74 %values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2

]]></Node>
<StgValue><ssdm name="values2_0_1"/></StgValue>
</operation>

<operation id="459" st_id="67" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:75 %values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3

]]></Node>
<StgValue><ssdm name="values2_1_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="460" st_id="68" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:43 %values2_0 = dadd i64 %add15_i, i64 %add15_i_2

]]></Node>
<StgValue><ssdm name="values2_0"/></StgValue>
</operation>

<operation id="461" st_id="68" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:44 %values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3

]]></Node>
<StgValue><ssdm name="values2_1"/></StgValue>
</operation>

<operation id="462" st_id="68" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:74 %values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2

]]></Node>
<StgValue><ssdm name="values2_0_1"/></StgValue>
</operation>

<operation id="463" st_id="68" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:75 %values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3

]]></Node>
<StgValue><ssdm name="values2_1_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="464" st_id="69" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:43 %values2_0 = dadd i64 %add15_i, i64 %add15_i_2

]]></Node>
<StgValue><ssdm name="values2_0"/></StgValue>
</operation>

<operation id="465" st_id="69" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:44 %values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3

]]></Node>
<StgValue><ssdm name="values2_1"/></StgValue>
</operation>

<operation id="466" st_id="69" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:74 %values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2

]]></Node>
<StgValue><ssdm name="values2_0_1"/></StgValue>
</operation>

<operation id="467" st_id="69" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:75 %values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3

]]></Node>
<StgValue><ssdm name="values2_1_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="468" st_id="70" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:43 %values2_0 = dadd i64 %add15_i, i64 %add15_i_2

]]></Node>
<StgValue><ssdm name="values2_0"/></StgValue>
</operation>

<operation id="469" st_id="70" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:44 %values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3

]]></Node>
<StgValue><ssdm name="values2_1"/></StgValue>
</operation>

<operation id="470" st_id="70" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:74 %values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2

]]></Node>
<StgValue><ssdm name="values2_0_1"/></StgValue>
</operation>

<operation id="471" st_id="70" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:75 %values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3

]]></Node>
<StgValue><ssdm name="values2_1_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="472" st_id="71" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:43 %values2_0 = dadd i64 %add15_i, i64 %add15_i_2

]]></Node>
<StgValue><ssdm name="values2_0"/></StgValue>
</operation>

<operation id="473" st_id="71" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:44 %values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3

]]></Node>
<StgValue><ssdm name="values2_1"/></StgValue>
</operation>

<operation id="474" st_id="71" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:74 %values2_0_1 = dadd i64 %add15_i_1, i64 %add15_i_1_2

]]></Node>
<StgValue><ssdm name="values2_0_1"/></StgValue>
</operation>

<operation id="475" st_id="71" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:75 %values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3

]]></Node>
<StgValue><ssdm name="values2_1_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="476" st_id="72" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:44 %values2_1 = dadd i64 %add15_i_s, i64 %add15_i_3

]]></Node>
<StgValue><ssdm name="values2_1"/></StgValue>
</operation>

<operation id="477" st_id="72" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:75 %values2_1_1 = dadd i64 %add15_i_1_1, i64 %add15_i_1_3

]]></Node>
<StgValue><ssdm name="values2_1_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="478" st_id="73" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:45 %value = dadd i64 %values2_0, i64 %values2_1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="479" st_id="73" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:76 %value_1 = dadd i64 %values2_0_1, i64 %values2_1_1

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="480" st_id="74" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:45 %value = dadd i64 %values2_0, i64 %values2_1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="481" st_id="74" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:76 %value_1 = dadd i64 %values2_0_1, i64 %values2_1_1

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="482" st_id="75" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:45 %value = dadd i64 %values2_0, i64 %values2_1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="483" st_id="75" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:76 %value_1 = dadd i64 %values2_0_1, i64 %values2_1_1

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="484" st_id="76" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:45 %value = dadd i64 %values2_0, i64 %values2_1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="485" st_id="76" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:76 %value_1 = dadd i64 %values2_0_1, i64 %values2_1_1

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="486" st_id="77" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:45 %value = dadd i64 %values2_0, i64 %values2_1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="487" st_id="77" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:76 %value_1 = dadd i64 %values2_0_1, i64 %values2_1_1

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="488" st_id="78" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:45 %value = dadd i64 %values2_0, i64 %values2_1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="489" st_id="78" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:76 %value_1 = dadd i64 %values2_0_1, i64 %values2_1_1

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="490" st_id="79" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:45 %value = dadd i64 %values2_0, i64 %values2_1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="491" st_id="79" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:76 %value_1 = dadd i64 %values2_0_1, i64 %values2_1_1

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="492" st_id="80" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:45 %value = dadd i64 %values2_0, i64 %values2_1

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="493" st_id="80" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop_a1:76 %value_1 = dadd i64 %values2_0_1, i64 %values2_1_1

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="494" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="11" op_3_bw="64" op_4_bw="11" op_5_bw="64" op_6_bw="1" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
loop_a1:77 %call_ln300 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2, i32 %cols_read, i11 %add_ln300, i64 %input_r, i11 %add_ln300_1, i64 %value, i1 %cmp33_1, i64 %value_1

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="495" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_a1:4 %speclooptripcount_ln291 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln291"/></StgValue>
</operation>

<operation id="496" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_a1:5 %specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln290"/></StgValue>
</operation>

<operation id="497" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="11" op_3_bw="64" op_4_bw="11" op_5_bw="64" op_6_bw="1" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
loop_a1:77 %call_ln300 = call void @aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2, i32 %cols_read, i11 %add_ln300, i64 %input_r, i11 %add_ln300_1, i64 %value, i1 %cmp33_1, i64 %value_1

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>

<operation id="498" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
loop_a1:79 %br_ln290 = br void %for.cond11

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
