m255
K3
13
cModel Technology
Z0 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Ealu
Z1 w1522477552
Z2 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Z6 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd
Z7 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd
l0
L27
V]fBVh_C1[@cHi]>M0n:_H1
Z8 OV;C;10.1d;51
31
Z9 !s108 1522533567.231000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd|
Z11 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd|
Z12 o-93 -work work -O0
Z13 tExplicit 1
!s100 R0k22P`P^]_a5T?eeRGKn0
!i10b 1
Abehaviour
R2
R3
R4
DEx4 work 3 alu 0 22 ]fBVh_C1[@cHi]>M0n:_H1
l168
L36
VJ1TnKWQEKl:>7g4lliC<l2
R8
31
R9
R10
R11
R12
R13
!s100 1<9E<;P8VSER>8H>S8HW<1
!i10b 1
Eandgate
Z14 w1522255118
R3
R4
R5
Z15 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd
Z16 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd
l0
L4
VGf<SJkfEWP0iAIO2IbTJ=1
R8
31
Z17 !s108 1522533565.103000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd|
Z19 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd|
R12
R13
!s100 0ScAR?Me;TGkNE<OB4ocn2
!i10b 1
Abehaviour
R3
R4
DEx4 work 7 andgate 0 22 Gf<SJkfEWP0iAIO2IbTJ=1
l13
L11
V6CiH:1Bk^bz;dKj9PAhIe3
R8
31
R17
R18
R19
R12
R13
!s100 ;VZ@OJoniX5QEDO7;KbYY3
!i10b 1
Eandgate_32vs1
R14
R3
R4
R5
Z20 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd
Z21 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd
l0
L5
V95FEH^LGo6HDeWzWHU:X_0
R8
31
Z22 !s108 1522533574.641000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd|
Z24 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd|
R12
R13
!s100 jM`WW^GGkMclnldfbcZz90
!i10b 1
Abehaviour
R3
R4
DEx4 work 13 andgate_32vs1 0 22 95FEH^LGo6HDeWzWHU:X_0
l15
L13
VkdnH7ON]VA[@B8oO1BTgK0
R8
31
R22
R23
R24
R12
R13
!s100 :5OWXznRH`1Vd=cV@K7En0
!i10b 1
Ebooth_multiplier
R14
R2
Z25 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
R3
R4
R5
Z26 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd
Z27 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd
l0
L6
VU^:]>oKc?mS9Z;`Y[JERW0
R8
31
Z28 !s108 1522533564.562000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd|
Z30 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd|
R12
R13
!s100 ZhU:m;>1S;9[5`6AEdQND1
!i10b 1
Abehaviour
R2
R25
R3
R4
DEx4 work 16 booth_multiplier 0 22 U^:]>oKc?mS9Z;`Y[JERW0
l21
L13
VbiESOc]YLIed9:=kY_4HL0
R8
31
R28
R29
R30
R12
R13
!s100 h`K@S=7NfQldk7acHl7oF2
!i10b 1
Econff
Z31 w1522351490
R3
R4
R5
Z32 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd
Z33 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd
l0
L4
VOZI8L6GR?mAFR3JTA[V[z3
R8
31
Z34 !s108 1522533572.675000
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd|
Z36 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd|
R12
R13
!s100 <??jOW9ECRKL=R?AOWZgQ0
!i10b 1
Abehaviour
R3
R4
DEx4 work 5 conff 0 22 OZI8L6GR?mAFR3JTA[V[z3
l43
L13
V>aE2PHhnh0G;lm<X2Z:>L0
R8
31
R34
R35
R36
R12
R13
!s100 6a=k>@_UjZU[G>9@BSifE2
!i10b 1
Econffsubcomponent1
R14
R3
R4
R5
Z37 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd
Z38 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd
l0
L4
VhQTfU]cYl>L7eL6L8RAcC2
R8
31
Z39 !s108 1522533573.368000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd|
Z41 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd|
R12
R13
!s100 NknRlNG^BF=524iNCd=mU1
!i10b 1
Abehaviour
R3
R4
DEx4 work 18 conffsubcomponent1 0 22 hQTfU]cYl>L7eL6L8RAcC2
l15
L13
V:K86aPWkW@?PFJ4CLeLo_1
R8
31
R39
R40
R41
R12
R13
!s100 @YRAh9MmW@]d3:9oemnJ@1
!i10b 1
Edatapath
Z42 w1522533496
R3
R4
R5
Z43 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd
Z44 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd
l0
L4
Vl3XZ:US8h;f3b=o7iF1;H0
R8
31
Z45 !s108 1522533577.648000
Z46 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd|
Z47 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd|
R12
R13
!s100 n;I_=60lj@EDQOR8@dNGn3
!i10b 1
Adatapath_arc
R3
R4
DEx4 work 8 datapath 0 22 l3XZ:US8h;f3b=o7iF1;H0
l176
L57
V0<kGZLH:]^n_?5KOmlFfW2
R8
31
R45
R46
R47
R12
R13
!s100 MLV6;R@d:NOG?Yn0<N1I21
!i10b 1
Edatapath_tb
Z48 w1522478534
R3
R4
R5
Z49 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/../CPU_Design_Main/datapath_tb.vhd
Z50 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/../CPU_Design_Main/datapath_tb.vhd
l0
L4
VkV:D`lP>L7VnnLkz3INPG1
!s100 hWoc6_Wo[gBf]A;M[<kGn3
R8
31
!i10b 1
Z51 !s108 1522533582.242000
Z52 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/../CPU_Design_Main/datapath_tb.vhd|
Z53 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/../CPU_Design_Main/datapath_tb.vhd|
R12
R13
Adatapath_tb_arc
R3
R4
DEx4 work 11 datapath_tb 0 22 kV:D`lP>L7VnnLkz3INPG1
l92
L7
Vz<ceF=Mbc097YWEP62aSX3
!s100 zn=beB1h3ULzgG;5e0f_c0
R8
31
!i10b 1
R51
R52
R53
R12
R13
Edecoder16bits
R14
R3
R4
R5
Z54 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
Z55 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
l0
L4
VDm;ZKSb?^>[SZ2n<P`Bk;0
R8
31
Z56 !s108 1522533570.722000
Z57 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
Z58 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
R12
R13
!s100 PiAgYhL]^SXlAeC3Fd6AX1
!i10b 1
Abehavioural
R3
R4
DEx4 work 13 decoder16bits 0 22 Dm;ZKSb?^>[SZ2n<P`Bk;0
l14
L13
V5zk@36;:kbD=H5Xc;VQ8]2
R8
31
R56
R57
R58
R12
R13
!s100 6?IMLMG5:h3SjUZ1:kK>`1
!i10b 1
Edecoder4bits
R14
R3
R4
R5
Z59 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd
Z60 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd
l0
L4
VWDcm_0ZJ<E8`]H0LkJ2d51
R8
31
Z61 !s108 1522533575.526000
Z62 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd|
Z63 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd|
R12
R13
!s100 >`fcnW_UJzB>FWOB`a5TP0
!i10b 1
Abehavioural
R3
R4
DEx4 work 12 decoder4bits 0 22 WDcm_0ZJ<E8`]H0LkJ2d51
l14
L13
Vc=1291JDXFof=T?k?__fj2
R8
31
R61
R62
R63
R12
R13
!s100 jd=i1D_hPc:Qko1?7AjDc2
!i10b 1
Edivider
R14
R3
R4
R5
Z64 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd
Z65 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd
l0
L42
VBm@<bLk:6O]8nn5YezUPU3
R8
31
Z66 !s108 1522533564.069000
Z67 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd|
Z68 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd|
R12
R13
!s100 ob5UzFOOCE8BS[CcKzT?;1
!i10b 1
Asyn
R3
R4
DEx4 work 7 divider 0 22 Bm@<bLk:6O]8nn5YezUPU3
l77
L53
V<@J=7[g;Dah>3H[3;fb@S1
R8
31
R66
R67
R68
R12
R13
!s100 3EiSEgQQY7B39=noJmO^]0
!i10b 1
Eencoder32bits
R14
R3
R4
R5
Z69 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd
Z70 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd
l0
L4
V7jW4LbLY^L]:HiP:E@X>T2
R8
31
Z71 !s108 1522533563.529000
Z72 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd|
Z73 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd|
R12
R13
!s100 D0kdWGA2`aeR8oa7nSFoD0
!i10b 1
Abehavioural
R3
R4
DEx4 work 13 encoder32bits 0 22 7jW4LbLY^L]:HiP:E@X>T2
l14
L13
Vm[:`aX>QnMMIm^>P`J>O90
R8
31
R71
R72
R73
R12
R13
!s100 azkmTD8Md_:YeY?i9ZQCN1
!i10b 1
Eflipflop
Z74 w1522344800
R3
R4
R5
Z75 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd
Z76 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd
l0
L4
V<1B27ZMFmPQlEde;Wz`6=0
R8
31
Z77 !s108 1522533576.111000
Z78 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd|
Z79 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd|
R12
R13
!s100 87TEM3`YLzo[mB7dJGNDE0
!i10b 1
Abehaviour
R3
R4
DEx4 work 8 flipflop 0 22 <1B27ZMFmPQlEde;Wz`6=0
l13
L12
V0:h<[mdZgOHlVSNh4ETYP1
R8
31
R77
R78
R79
R12
R13
!s100 izfV`Jo<I[gJId7UmcaOU2
!i10b 1
Efulladder
R14
R3
R4
R5
Z80 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd
Z81 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd
l0
L4
VjQIb<8O02KlO_?[U2?aE20
R8
31
Z82 !s108 1522533562.916000
Z83 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd|
Z84 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd|
R12
R13
!s100 <gdc8zSW65C?8^@c;S:hX3
!i10b 1
Abehaviour
R3
R4
DEx4 work 9 fulladder 0 22 jQIb<8O02KlO_?[U2?aE20
l14
L12
VVSWzSPH97e;KDda?FYSni2
R8
31
R82
R83
R84
R12
R13
!s100 <18dbzdX2iocJ5_3XUL:o3
!i10b 1
Eio_units
Z85 w1522533525
R3
R4
R5
Z86 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd
Z87 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd
l0
L4
V:oF^9o7KBC:XD=K?z4C4]1
R8
31
Z88 !s108 1522533581.666000
Z89 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd|
Z90 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd|
R12
R13
!s100 m=OGgaQP8TLi03B85Tezf3
!i10b 1
Abehaviour
R3
R4
DEx4 work 8 io_units 0 22 :oF^9o7KBC:XD=K?z4C4]1
l28
L18
VS2SQb__jh9Nk3>30nViMX0
R8
31
R88
R89
R90
R12
R13
!s100 92dRQ?P?^ZJ?<I1B[LP<n1
!i10b 1
Ememorysubsystem
Z91 w1522455898
R3
R4
R5
Z92 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd
Z93 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd
l0
L4
V<GfX^4KdHEe4V9:1ENo5J3
R8
31
Z94 !s108 1522533579.073000
Z95 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd|
Z96 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd|
R12
R13
!s100 mUjoA5Tn=eO]OC`]X8GV@1
!i10b 1
Abehaviour
R3
R4
DEx4 work 15 memorysubsystem 0 22 <GfX^4KdHEe4V9:1ENo5J3
l53
L14
VZ]DNLAnzD>0PaZ?]_gO^z0
R8
31
R94
R95
R96
R12
R13
!s100 OZ4M<OI2OShF:=:E@iA>[1
!i10b 1
Emultiplexer32bits
R14
R3
R4
R5
Z97 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd
Z98 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd
l0
L4
Veo_4YGcMDo?]OPX0aMId?3
R8
31
Z99 !s108 1522533566.006000
Z100 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd|
Z101 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd|
R12
R13
!s100 C]CjNQ>FHcMIXBH>FB2S81
!i10b 1
Abehavioural
R3
R4
DEx4 work 17 multiplexer32bits 0 22 eo_4YGcMDo?]OPX0aMId?3
l19
L18
VE^SnMTW_22JiW`@PeLf[73
R8
31
R99
R100
R101
R12
R13
!s100 1]@Lz93QZzhaJAnjQL3JY3
!i10b 1
Emultiplexermdr
R14
R3
R4
R5
Z102 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd
Z103 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd
l0
L4
VB6XNeV7HQjgZW;UT8^9oc0
R8
31
Z104 !s108 1522533568.728000
Z105 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd|
Z106 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd|
R12
R13
!s100 b;CXg^nNJ<Y_0nGdJ6R[V2
!i10b 1
Abehaviour
R3
R4
DEx4 work 14 multiplexermdr 0 22 B6XNeV7HQjgZW;UT8^9oc0
l13
L12
V>A@60YJ>QR[XXeH>n`cBf2
R8
31
R104
R105
R106
R12
R13
!s100 FW<<<8;h5@zS2hjiW<Y`20
!i10b 1
Eneggate
R14
R3
R4
R5
Z107 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd
Z108 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd
l0
L4
VzVIILBPgleOjlmI:1l6XS0
R8
31
Z109 !s108 1522533562.292000
Z110 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd|
Z111 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd|
R12
R13
!s100 zX3Sn;PRhOWk3<_XWR4IY3
!i10b 1
Abehaviour
R3
R4
DEx4 work 7 neggate 0 22 zVIILBPgleOjlmI:1l6XS0
l35
L13
V`7RjzS47iJn:8JfU<Qz:e2
R8
31
R109
R110
R111
R12
R13
!s100 DhMh9UFaJ;jQYL;d=XQoL0
!i10b 1
Enotgate
R14
R3
R4
R5
Z112 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd
Z113 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd
l0
L4
VE]G79dNcC>NWG_?3`MGU30
R8
31
Z114 !s108 1522533561.738000
Z115 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd|
Z116 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd|
R12
R13
!s100 8CW4^Kk@KTo0SYXjm?M[<3
!i10b 1
Abehaviour
R3
R4
DEx4 work 7 notgate 0 22 E]G79dNcC>NWG_?3`MGU30
l13
L11
VPOck9EQRmnzz1R3E?WWAC1
R8
31
R114
R115
R116
R12
R13
!s100 ==F7^^a5YUea?Kg<V7Af40
!i10b 1
Eorgate
R14
R3
R4
R5
Z117 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd
Z118 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd
l0
L4
V_KbS2HHLJ`UElk_Yb6BLb3
R8
31
Z119 !s108 1522533561.169000
Z120 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd|
Z121 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd|
R12
R13
!s100 FRi9f7Ac8Z8J9a?f]7jE51
!i10b 1
Abehaviour
R3
R4
DEx4 work 6 orgate 0 22 _KbS2HHLJ`UElk_Yb6BLb3
l13
L11
VV=jN^900GmbWIam4AW8_k2
R8
31
R119
R120
R121
R12
R13
!s100 78KblhLGCXVO=8<1Olb]W2
!i10b 1
Epcincrement
Z122 w1522477157
R3
R4
R5
Z123 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd
Z124 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd
l0
L4
VT3NChGdRQXYMA56eQ1khW2
R8
31
Z125 !s108 1522533580.290000
Z126 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd|
Z127 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd|
R12
R13
!s100 RQ23]XHOO1bP[l^iQ8aiR3
!i10b 1
Abehaviour
R3
R4
DEx4 work 11 pcincrement 0 22 T3NChGdRQXYMA56eQ1khW2
l26
L13
VH6adf:fB^eS5Q>`9IZa^A3
R8
31
R125
R126
R127
R12
R13
!s100 DTzo;Wd:TQlCSeVH>?ANF2
!i10b 1
Eram
Z128 w1522448837
R3
R4
R5
Z129 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd
Z130 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd
l0
L42
V?LnGh@[I_PZZMAX[M1UKf0
R8
31
Z131 !s108 1522533569.306000
Z132 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd|
Z133 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd|
R12
R13
!s100 V:Jf`5B9iaeOO5FQi9IRU2
!i10b 1
Asyn
R3
R4
DEx4 work 3 ram 0 22 ?LnGh@[I_PZZMAX[M1UKf0
l89
L55
V=dfEdhGVUf=NLhPH9?MF:2
R8
31
R131
R132
R133
R12
R13
!s100 26zc12C=Egb3KJI>]DCO13
!i10b 1
Ereg_32
R14
R3
R4
R5
Z134 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd
Z135 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd
l0
L4
VS]Yk^6PkFo8C^:QOgIiQ21
R8
31
Z136 !s108 1522533567.799000
Z137 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd|
Z138 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd|
R12
R13
!s100 1b^?QoFe9dSLcgdFSB;8@1
!i10b 1
Aarc
R3
R4
DEx4 work 6 reg_32 0 22 S]Yk^6PkFo8C^:QOgIiQ21
l13
L12
VE>VS@j<BX5Fb9j]R^nSNZ3
R8
31
R136
R137
R138
R12
R13
!s100 oHOj18]<;IISBoLOTYXe82
!i10b 1
Ereg_zero
R14
R3
R4
R5
Z139 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd
Z140 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd
l0
L4
V2cUb@?RR@U?H?Pg[1:Zdo3
R8
31
Z141 !s108 1522533574.046000
Z142 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd|
Z143 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd|
R12
R13
!s100 2>lLYThJ8QCe58gHG5hXX0
!i10b 1
Abehaviour
R3
R4
DEx4 work 8 reg_zero 0 22 2cUb@?RR@U?H?Pg[1:Zdo3
l32
L12
V3EFkTZEfl6YDlinSbFXH72
R8
31
R141
R142
R143
R12
R13
!s100 nmXRzVnTR_?Im2QWiT9:V0
!i10b 1
Eregisterfile
Z144 w1522349650
R3
R4
R5
Z145 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd
Z146 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd
l0
L6
Vn_bWmR`oFaS8^m9BRb1VD0
R8
31
Z147 !s108 1522533578.360000
Z148 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd|
Z149 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd|
R12
R13
!s100 MKX@?Y7UjX?2C_lDmzZbm2
!i10b 1
Abehaviour
R3
R4
DEx4 work 12 registerfile 0 22 n_bWmR`oFaS8^m9BRb1VD0
l40
L19
VLLW<g[EL371XAjEYOIho33
R8
31
R147
R148
R149
R12
R13
!s100 Hk8a9OggG^h57L?CPgR[70
!i10b 1
Eregmar
Z150 w1522341356
R3
R4
R5
Z151 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd
Z152 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd
l0
L4
V^B9[_Y>D71S;Rl_M@CWHM3
R8
31
Z153 !s108 1522533579.728000
Z154 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd|
Z155 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd|
R12
R13
!s100 `G80]T;c=<zcEUHj=[`Wg2
!i10b 1
Aarc
R3
R4
DEx4 work 6 regmar 0 22 ^B9[_Y>D71S;Rl_M@CWHM3
l13
L12
VdRz>HghD;;hXJE;E;DI]G1
R8
31
R153
R154
R155
R12
R13
!s100 ??OejS3HWEj^7QEl_76KU2
!i10b 1
Eregpc
Z156 w1522478058
R3
R4
R5
Z157 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regPC.vhd
Z158 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regPC.vhd
l0
L4
V_1WDNYXmFP`g45MQV[ZIl2
R8
31
Z159 !s108 1522533580.928000
Z160 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regPC.vhd|
Z161 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regPC.vhd|
R12
R13
!s100 Z?>M50iNN4=Li;S7jR1zI0
!i10b 1
Aarc
R3
R4
DEx4 work 5 regpc 0 22 _1WDNYXmFP`g45MQV[ZIl2
l13
L12
VL5]e9fS6dORKGg<zi8fJn3
R8
31
R159
R160
R161
R12
R13
!s100 jUJ0lf8[E8QV2=9M90]];0
!i10b 1
Erotateleft
R14
R3
R4
R5
Z162 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd
Z163 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd
l0
L6
V:D5;neGK`aGfbiPMNc4fR1
R8
31
Z164 !s108 1522533560.053000
Z165 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd|
Z166 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd|
R12
R13
!s100 ^Z0zi[W3>]:TbVV<jWMCJ1
!i10b 1
Abehaviour
R3
R4
DEx4 work 10 rotateleft 0 22 :D5;neGK`aGfbiPMNc4fR1
l15
L13
VXd7cYOT^X;3<Dd6cYUKQm3
R8
31
R164
R165
R166
R12
R13
!s100 5I;LOGN^ohSZg4bW6CkTZ1
!i10b 1
Erotateright
R14
R3
R4
R5
Z167 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd
Z168 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd
l0
L6
VBVjJ0M3hedVb7c7M0Z[hn3
R8
31
Z169 !s108 1522533559.385000
Z170 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd|
Z171 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd|
R12
R13
!s100 H<hc@P@J3oRdl88m?H@603
!i10b 1
Abehaviour
R3
R4
DEx4 work 11 rotateright 0 22 BVjJ0M3hedVb7c7M0Z[hn3
l15
L13
V[8THU8m5^ooWi[c_Wdl?K3
R8
31
R169
R170
R171
R12
R13
!s100 e>n]U5HWP=eeD;J4moh=Z0
!i10b 1
Eselectandencodelogic
R14
R3
R4
R5
Z172 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
Z173 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
l0
L4
VBz9:MRAc;fn3MKX3LE?:k2
R8
31
Z174 !s108 1522533570.079000
Z175 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
Z176 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
R12
R13
!s100 b4WAeoEzz=gi?BFk0^z1b3
!i10b 1
Abehaviour
R3
R4
DEx4 work 20 selectandencodelogic 0 22 Bz9:MRAc;fn3MKX3LE?:k2
l49
L15
VnRo73<RUiPYF<PO<Y<BDb0
R8
31
R174
R175
R176
R12
R13
!s100 <>`8cH_>o[MDZk`GWSB5W3
!i10b 1
Eselectandencodesubcomponent1
R14
R3
R4
R5
Z177 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
Z178 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
l0
L4
V@meZ3@07mjR[P8:C2;g;93
R8
31
Z179 !s108 1522533571.313000
Z180 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
Z181 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
R12
R13
!s100 fRKOaL5?bKAVckm?^`Y:@1
!i10b 1
Abehaviour
R3
R4
DEx4 work 28 selectandencodesubcomponent1 0 22 @meZ3@07mjR[P8:C2;g;93
l13
L12
V;Lzc=WcLWUzVGL`]W^oUi2
R8
31
R179
R180
R181
R12
R13
!s100 oe83jXC_?ZWzL;8a5gEHD3
!i10b 1
Eselectandencodesubcomponent2
R14
R3
R4
R5
Z182 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
Z183 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
l0
L4
VJiNOceB8O=7;Pc_n2X0DD1
R8
31
Z184 !s108 1522533571.876000
Z185 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
Z186 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
R12
R13
!s100 3;_?bBUU?lAz7NHoR_KJI2
!i10b 1
Abehaviour
R3
R4
DEx4 work 28 selectandencodesubcomponent2 0 22 JiNOceB8O=7;Pc_n2X0DD1
l14
L13
VdYTFK105IC_ga82eLUJ<92
R8
31
R184
R185
R186
R12
R13
!s100 m?;dcoUeVkUKh0Al>QX=j0
!i10b 1
Eselectandencodesubcomponent3
R14
R3
R4
R5
Z187 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd
Z188 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd
l0
L5
V]aWaeFXgX=<WB:`eOE7eH3
R8
31
Z189 !s108 1522533577.076000
Z190 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd|
Z191 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd|
R12
R13
!s100 K8FNGRlDXjCjFed]g=LMA0
!i10b 1
Abehaviour
R3
R4
DEx4 work 28 selectandencodesubcomponent3 0 22 ]aWaeFXgX=<WB:`eOE7eH3
l14
L12
VjjoBo@[n?RZaWM:kj4gQZ1
R8
31
R189
R190
R191
R12
R13
!s100 [lDn=UYVZz=^lYO_3G0Ym3
!i10b 1
Eshiftleft
R14
R2
Z192 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R3
R4
R5
Z193 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd
Z194 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd
l0
L6
Vl48A3NKQHaJNVBb;iZ?gz2
R8
31
Z195 !s108 1522533558.808000
Z196 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd|
Z197 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd|
R12
R13
!s100 @koU9K5fj]j=7iXU2;PNY2
!i10b 1
Abehaviour
R2
R192
R3
R4
DEx4 work 9 shiftleft 0 22 l48A3NKQHaJNVBb;iZ?gz2
l16
L13
V8d;BgR4LZ6bDjOPY9ZFfJ3
R8
31
R195
R196
R197
R12
R13
!s100 LTYPH6h0RFcgILCO`<zad0
!i10b 1
Eshiftright
R14
R3
R4
R5
Z198 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd
Z199 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd
l0
L6
VQaW^Pf^f>IO12C?HAZdh41
R8
31
Z200 !s108 1522533558.003000
Z201 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd|
Z202 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd|
R12
R13
!s100 4UBom0]H>mRLZZabFa]TK2
!i10b 1
Abehaviour
R3
R4
DEx4 work 10 shiftright 0 22 QaW^Pf^f>IO12C?HAZdh41
l15
L13
VReW7>XA33I8<XQJSf0V6m1
R8
31
R200
R201
R202
R12
R13
!s100 M5iGi6ocPKJg<6zFU=i6h1
!i10b 1
Eshiftrightarithmetic
R14
R3
R4
R5
Z203 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd
Z204 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd
l0
L6
VkIO;_fGneMjFKCTgOQZIf2
R8
31
Z205 !s108 1522533556.962000
Z206 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd|
Z207 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd|
R12
R13
!s100 nkE1aa^6R36PVzgl1D0hE1
!i10b 1
Abehaviour
R3
R4
DEx4 work 20 shiftrightarithmetic 0 22 kIO;_fGneMjFKCTgOQZIf2
l16
L13
VNFzPN85XY4]eEO??Db6Ub3
R8
31
R205
R206
R207
R12
R13
!s100 m]GHl>cZzHaobPggf`a`31
!i10b 1
Ethirtytwobitripplecarryadder
R14
R3
R4
R5
Z208 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd
Z209 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd
l0
L6
Vg1OjKGA=M>i;O4l]0@?jo2
R8
31
Z210 !s108 1522533556.103000
Z211 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd|
Z212 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd|
R12
R13
!s100 3Vh<inmWhhT9RiHj^gJKU3
!i10b 1
Abdf_type
R3
R4
DEx4 work 28 thirtytwobitripplecarryadder 0 22 g1OjKGA=M>i;O4l]0@?jo2
l33
L17
VNjKIUVY;:ZGGY_ainG0Y=3
R8
31
R210
R211
R212
R12
R13
!s100 ZNAK1OgKU@^^bc9KnRz`Q1
!i10b 1
Ethirtytwobitripplecarrysubtractor
R14
R2
R3
R4
R5
Z213 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd
Z214 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd
l0
L5
VX7XRmdImHRP]1:HMb<^>00
R8
31
Z215 !s108 1522533555.451000
Z216 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd|
Z217 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd|
R12
R13
!s100 h69mUa<;6bR2_7elOC0E]2
!i10b 1
Abehaviour
R2
R3
R4
DEx4 work 33 thirtytwobitripplecarrysubtractor 0 22 X7XRmdImHRP]1:HMb<^>00
l43
L15
Vo8XAV4R]0]8@D_jGVYXHV3
R8
31
R215
R216
R217
R12
R13
!s100 Bzg8<H:IE:eEgZK6;7G3R3
!i10b 1
Ezregister
R14
R2
R25
R3
R4
R5
Z218 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd
Z219 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd
l0
L6
VO6>ZH33N3cE7?]60zo33U1
R8
31
Z220 !s108 1522533566.594000
Z221 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd|
Z222 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd|
R12
R13
!s100 `B6o18Y3bEeVcNiomdhWj3
!i10b 1
Abehaviour
R2
R25
R3
R4
DEx4 work 9 zregister 0 22 O6>ZH33N3cE7?]60zo33U1
l15
L14
V`[HmN:[2aOk5GUXChMeSl3
R8
31
R220
R221
R222
R12
R13
!s100 CZgT=io<0KN3ZYEOzKeP^0
!i10b 1
