// SPDX-License-Identifier: GPL-2.0+ OR MIT
//
// Device Tree Source for UniPhier PH1-LD20 Global Board
//
// Copyright (C) 2015-2017 Socionext Inc.
//   Author: Masahiro Yamada <yamada.masahiro@socionext.com>
//           Kunihiko Hayashi <hayashi.kunihiko@socionext.com>

/dts-v1/;
#include "uniphier-ph1-ld20.dtsi"
#include "uniphier-support-card.dtsi"

/ {
	model = "UniPhier PH1-LD20 Global Board (REF_LD20_GP)";
	compatible = "socionext,ph1-ld20-global", "socionext,ph1-ld20";

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs = "earlycon";
	};

	aliases {
		serial0 = &serial0;
		serial1 = &serial1;
		serial2 = &serialsc;
		serial3 = &serial3;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		ethernet0 = &eth;
		ethernet1 = &ethsc;
	};

	memory {
		device_type = "memory";
		reg = <0 0x80000000 0 0xc0000000>;
	};
};

&ethsc {
	interrupts = <4 8>;
};

&serialsc {
	interrupts = <4 8>;
};

&serial0 {
	status = "okay";
};

&gpio {
	xirq0 {
		gpio-hog;
		gpios = <UNIPHIER_GPIO_IRQ(0) 1>;
		input;
	};

	xirq4 {
		gpio-hog;
		gpios = <UNIPHIER_GPIO_IRQ(4) 0>;
		input;
	};
};

&i2c0 {
	status = "okay";

	audio_codec: tas5707@1b {
		compatible = "ti,tas5711";
		reg = <0x1b>;
		mclk = <384>;
		reset-gpios = <&gpio UNIPHIER_GPIO_PORT(0, 0) GPIO_ACTIVE_LOW>;
		pdn-gpios = <&gpio UNIPHIER_GPIO_PORT(0, 1) GPIO_ACTIVE_LOW>;
		#sound-dai-cells = <0>;
	};
};

&sound_codec_sp {
	sound-dai = <&audio_codec>;
};

&emmc {
	status = "okay";
};

&usb {
	status = "okay";
};

&eth {
	status = "okay";
	phy-mode = "rmii";
	pinctrl-0 = <&pinctrl_ether_rmii>;
	phy-handle = <&ethphy>;
};

&mdio {
	ethphy: ethphy@1 {
		reg = <1>;
	};
};

&pinctrl_ether_rgmii {
	tx {
		pins = "RGMII_TXD0", "RGMII_TXD1", "RGMII_TXD2",
		       "RGMII_TXD3", "RGMII_TXCTL";
		drive-strength = <12>;
	};

	txclk {
		pins = "RGMII_TXCLK";
		drive-strength = <9>;
	};
};
