

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_210_14'
================================================================
* Date:           Sat Nov 19 15:44:23 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.375 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_210_14  |       35|       35|         5|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body143"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_9 = load i7 %j" [correlation-max-throughput/src/correlation.cpp:210]   --->   Operation 13 'load' 'j_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_9, i32 6" [correlation-max-throughput/src/correlation.cpp:210]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %tmp, void %for.body143.split, void %VITIS_LOOP_216_15.exitStub" [correlation-max-throughput/src/correlation.cpp:210]   --->   Operation 16 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_9, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 18 'zext' 'zext_ln214' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln214" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 19 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 20 'load' 'reg_file_5_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln214" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 21 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 22 'load' 'reg_file_5_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln210 = add i7 %j_9, i7 2" [correlation-max-throughput/src/correlation.cpp:210]   --->   Operation 23 'add' 'add_ln210' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln210 = store i7 %add_ln210, i7 %j" [correlation-max-throughput/src/correlation.cpp:210]   --->   Operation 24 'store' 'store_ln210' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 25 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 26 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 26 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 6.37>
ST_3 : Operation 27 [1/1] (6.37ns)   --->   "%conv = hptosp i16 %reg_file_5_0_load" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 27 'hptosp' 'conv' <Predicate = true> <Delay = 6.37> <CoreInst = "Half2Float">   --->   Core 68 'Half2Float' <Latency = 0> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (6.37ns)   --->   "%conv_1 = hptosp i16 %reg_file_5_1_load" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 28 'hptosp' 'conv_1' <Predicate = true> <Delay = 6.37> <CoreInst = "Half2Float">   --->   Core 68 'Half2Float' <Latency = 0> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln214 = bitcast i32 %conv" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 29 'bitcast' 'bitcast_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln214, i32 23, i32 30" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 30 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i32 %bitcast_ln214" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 31 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln214 = icmp_ne  i8 %tmp_5, i8 255" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 32 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (1.05ns)   --->   "%icmp_ln214_1 = icmp_eq  i23 %trunc_ln214, i23 0" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 33 'icmp' 'icmp_ln214_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_ole  i32 %conv, i32 0.1" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 34 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln214_1 = bitcast i32 %conv_1" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 35 'bitcast' 'bitcast_ln214_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln214_1, i32 23, i32 30" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 36 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i32 %bitcast_ln214_1" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 37 'trunc' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.84ns)   --->   "%icmp_ln214_2 = icmp_ne  i8 %tmp_7, i8 255" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 38 'icmp' 'icmp_ln214_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.05ns)   --->   "%icmp_ln214_3 = icmp_eq  i23 %trunc_ln214_1, i23 0" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 39 'icmp' 'icmp_ln214_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_ole  i32 %conv_1, i32 0.1" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 40 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln213 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:213]   --->   Operation 41 'specpipeline' 'specpipeline_ln213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 42 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%or_ln214 = or i1 %icmp_ln214_1, i1 %icmp_ln214" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 43 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ole  i32 %conv, i32 0.1" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 44 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%and_ln214 = and i1 %or_ln214, i1 %tmp_6" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 45 'and' 'and_ln214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln214 = select i1 %and_ln214, i16 1, i16 %reg_file_5_0_load" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 46 'select' 'select_ln214' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln214 = store i16 %select_ln214, i11 %reg_file_5_0_addr" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 47 'store' 'store_ln214' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214_1 = or i1 %icmp_ln214_3, i1 %icmp_ln214_2" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 48 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ole  i32 %conv_1, i32 0.1" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 49 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%and_ln214_1 = and i1 %or_ln214_1, i1 %tmp_8" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 50 'and' 'and_ln214_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %and_ln214_1, i16 1, i16 %reg_file_5_1_load" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 51 'select' 'select_ln214_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln214 = store i16 %select_ln214_1, i11 %reg_file_5_1_addr" [correlation-max-throughput/src/correlation.cpp:214]   --->   Operation 52 'store' 'store_ln214' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.body143" [correlation-max-throughput/src/correlation.cpp:210]   --->   Operation 53 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j', correlation-max-throughput/src/correlation.cpp:210) on local variable 'j' [9]  (0 ns)
	'getelementptr' operation ('reg_file_5_0_addr', correlation-max-throughput/src/correlation.cpp:214) [18]  (0 ns)
	'load' operation ('reg_file_5_0_load', correlation-max-throughput/src/correlation.cpp:214) on array 'reg_file_5_0' [19]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('reg_file_5_0_load', correlation-max-throughput/src/correlation.cpp:214) on array 'reg_file_5_0' [19]  (1.24 ns)

 <State 3>: 6.38ns
The critical path consists of the following:
	'hptosp' operation ('conv', correlation-max-throughput/src/correlation.cpp:214) [20]  (6.38 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', correlation-max-throughput/src/correlation.cpp:214) [27]  (2.78 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', correlation-max-throughput/src/correlation.cpp:214) [27]  (2.78 ns)
	'and' operation ('and_ln214', correlation-max-throughput/src/correlation.cpp:214) [28]  (0 ns)
	'select' operation ('select_ln214', correlation-max-throughput/src/correlation.cpp:214) [29]  (0.357 ns)
	'store' operation ('store_ln214', correlation-max-throughput/src/correlation.cpp:214) of variable 'select_ln214', correlation-max-throughput/src/correlation.cpp:214 on array 'reg_file_5_0' [30]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
