// Seed: 1347349697
module module_0;
  uwire id_1;
  wire id_2, id_3, id_4, id_5, id_6;
  wire id_8;
  assign id_4 = 1;
  id_9(
      .id_0(id_7), .id_1(1'h0), .id_2(id_1 * id_3)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    output tri id_12,
    input tri0 id_13,
    input wor id_14,
    output supply0 id_15,
    output tri0 id_16,
    input tri0 id_17
);
  assign id_16 = 1 == 1;
  tri0 id_19 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
