
code2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b6c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08000c2c  08000c2c  00010c2c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000c5c  08000c5c  00010c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000c60  08000c60  00010c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08000c64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000004  08000c68  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000024  08000c68  00020024  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006a6c  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001318  00000000  00000000  00026a98  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d14  00000000  00000000  00027db0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000002d0  00000000  00000000  00028ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003f0  00000000  00000000  00028d98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001ced  00000000  00000000  00029188  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001162  00000000  00000000  0002ae75  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002bfd7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000604  00000000  00000000  0002c054  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000c14 	.word	0x08000c14

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08000c14 	.word	0x08000c14

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000220:	b510      	push	{r4, lr}
 8000222:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000224:	f000 fbea 	bl	80009fc <HAL_RCC_GetHCLKFreq>
 8000228:	21fa      	movs	r1, #250	; 0xfa
 800022a:	0089      	lsls	r1, r1, #2
 800022c:	f7ff ff6c 	bl	8000108 <__udivsi3>
 8000230:	f000 f866 	bl	8000300 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000234:	2001      	movs	r0, #1
 8000236:	2200      	movs	r2, #0
 8000238:	0021      	movs	r1, r4
 800023a:	4240      	negs	r0, r0
 800023c:	f000 f830 	bl	80002a0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000240:	2000      	movs	r0, #0
 8000242:	bd10      	pop	{r4, pc}

08000244 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000244:	2310      	movs	r3, #16
 8000246:	4a06      	ldr	r2, [pc, #24]	; (8000260 <HAL_Init+0x1c>)
{
 8000248:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800024a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800024c:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800024e:	430b      	orrs	r3, r1
 8000250:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000252:	f7ff ffe5 	bl	8000220 <HAL_InitTick>
  HAL_MspInit();
 8000256:	f000 fc2d 	bl	8000ab4 <HAL_MspInit>
}
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)
 8000260:	40022000 	.word	0x40022000

08000264 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000264:	4a02      	ldr	r2, [pc, #8]	; (8000270 <HAL_IncTick+0xc>)
 8000266:	6813      	ldr	r3, [r2, #0]
 8000268:	3301      	adds	r3, #1
 800026a:	6013      	str	r3, [r2, #0]
}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)
 8000270:	20000020 	.word	0x20000020

08000274 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000274:	4b01      	ldr	r3, [pc, #4]	; (800027c <HAL_GetTick+0x8>)
 8000276:	6818      	ldr	r0, [r3, #0]
}
 8000278:	4770      	bx	lr
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	20000020 	.word	0x20000020

08000280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000280:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000282:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000284:	f7ff fff6 	bl	8000274 <HAL_GetTick>
  uint32_t wait = Delay;
 8000288:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800028a:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 800028c:	1c63      	adds	r3, r4, #1
 800028e:	1e5a      	subs	r2, r3, #1
 8000290:	4193      	sbcs	r3, r2
 8000292:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000294:	f7ff ffee 	bl	8000274 <HAL_GetTick>
 8000298:	1b40      	subs	r0, r0, r5
 800029a:	42a0      	cmp	r0, r4
 800029c:	d3fa      	bcc.n	8000294 <HAL_Delay+0x14>
  {
  }
}
 800029e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002a0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002a0:	b570      	push	{r4, r5, r6, lr}
 80002a2:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002a4:	2800      	cmp	r0, #0
 80002a6:	da14      	bge.n	80002d2 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a8:	230f      	movs	r3, #15
 80002aa:	b2c0      	uxtb	r0, r0
 80002ac:	4003      	ands	r3, r0
 80002ae:	3b08      	subs	r3, #8
 80002b0:	4a11      	ldr	r2, [pc, #68]	; (80002f8 <HAL_NVIC_SetPriority+0x58>)
 80002b2:	089b      	lsrs	r3, r3, #2
 80002b4:	009b      	lsls	r3, r3, #2
 80002b6:	189b      	adds	r3, r3, r2
 80002b8:	2203      	movs	r2, #3
 80002ba:	4010      	ands	r0, r2
 80002bc:	4090      	lsls	r0, r2
 80002be:	32fc      	adds	r2, #252	; 0xfc
 80002c0:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002c2:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c4:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002c6:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c8:	69dc      	ldr	r4, [r3, #28]
 80002ca:	43ac      	bics	r4, r5
 80002cc:	4321      	orrs	r1, r4
 80002ce:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002d0:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d2:	2503      	movs	r5, #3
 80002d4:	0883      	lsrs	r3, r0, #2
 80002d6:	4028      	ands	r0, r5
 80002d8:	40a8      	lsls	r0, r5
 80002da:	35fc      	adds	r5, #252	; 0xfc
 80002dc:	002e      	movs	r6, r5
 80002de:	4a07      	ldr	r2, [pc, #28]	; (80002fc <HAL_NVIC_SetPriority+0x5c>)
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	189b      	adds	r3, r3, r2
 80002e4:	22c0      	movs	r2, #192	; 0xc0
 80002e6:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002e8:	4029      	ands	r1, r5
 80002ea:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ec:	0092      	lsls	r2, r2, #2
 80002ee:	589c      	ldr	r4, [r3, r2]
 80002f0:	43b4      	bics	r4, r6
 80002f2:	4321      	orrs	r1, r4
 80002f4:	5099      	str	r1, [r3, r2]
 80002f6:	e7eb      	b.n	80002d0 <HAL_NVIC_SetPriority+0x30>
 80002f8:	e000ed00 	.word	0xe000ed00
 80002fc:	e000e100 	.word	0xe000e100

08000300 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000300:	4a09      	ldr	r2, [pc, #36]	; (8000328 <HAL_SYSTICK_Config+0x28>)
 8000302:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000304:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000306:	4293      	cmp	r3, r2
 8000308:	d80d      	bhi.n	8000326 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800030a:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800030c:	4a07      	ldr	r2, [pc, #28]	; (800032c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800030e:	4808      	ldr	r0, [pc, #32]	; (8000330 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000310:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000312:	6a03      	ldr	r3, [r0, #32]
 8000314:	0609      	lsls	r1, r1, #24
 8000316:	021b      	lsls	r3, r3, #8
 8000318:	0a1b      	lsrs	r3, r3, #8
 800031a:	430b      	orrs	r3, r1
 800031c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800031e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000320:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000322:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000324:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000326:	4770      	bx	lr
 8000328:	00ffffff 	.word	0x00ffffff
 800032c:	e000e010 	.word	0xe000e010
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000334:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000336:	680b      	ldr	r3, [r1, #0]
{ 
 8000338:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800033a:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 800033c:	2300      	movs	r3, #0
{ 
 800033e:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000340:	9a02      	ldr	r2, [sp, #8]
 8000342:	40da      	lsrs	r2, r3
 8000344:	d101      	bne.n	800034a <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8000346:	b007      	add	sp, #28
 8000348:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800034a:	2201      	movs	r2, #1
 800034c:	409a      	lsls	r2, r3
 800034e:	9203      	str	r2, [sp, #12]
 8000350:	9903      	ldr	r1, [sp, #12]
 8000352:	9a02      	ldr	r2, [sp, #8]
 8000354:	400a      	ands	r2, r1
 8000356:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000358:	d100      	bne.n	800035c <HAL_GPIO_Init+0x28>
 800035a:	e08c      	b.n	8000476 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800035c:	9a01      	ldr	r2, [sp, #4]
 800035e:	2110      	movs	r1, #16
 8000360:	6852      	ldr	r2, [r2, #4]
 8000362:	0016      	movs	r6, r2
 8000364:	438e      	bics	r6, r1
 8000366:	2e02      	cmp	r6, #2
 8000368:	d10e      	bne.n	8000388 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800036a:	2507      	movs	r5, #7
 800036c:	401d      	ands	r5, r3
 800036e:	00ad      	lsls	r5, r5, #2
 8000370:	3901      	subs	r1, #1
 8000372:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8000374:	08dc      	lsrs	r4, r3, #3
 8000376:	00a4      	lsls	r4, r4, #2
 8000378:	1904      	adds	r4, r0, r4
 800037a:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800037c:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 800037e:	9901      	ldr	r1, [sp, #4]
 8000380:	6909      	ldr	r1, [r1, #16]
 8000382:	40a9      	lsls	r1, r5
 8000384:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8000386:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000388:	2403      	movs	r4, #3
 800038a:	005f      	lsls	r7, r3, #1
 800038c:	40bc      	lsls	r4, r7
 800038e:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8000390:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000392:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000394:	4025      	ands	r5, r4
 8000396:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000398:	2503      	movs	r5, #3
 800039a:	4015      	ands	r5, r2
 800039c:	40bd      	lsls	r5, r7
 800039e:	4661      	mov	r1, ip
 80003a0:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003a2:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003a4:	2e01      	cmp	r6, #1
 80003a6:	d80f      	bhi.n	80003c8 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003a8:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 80003aa:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003ac:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003ae:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003b0:	40bd      	lsls	r5, r7
 80003b2:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80003b4:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80003b6:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003b8:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003ba:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003bc:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003be:	2101      	movs	r1, #1
 80003c0:	400d      	ands	r5, r1
 80003c2:	409d      	lsls	r5, r3
 80003c4:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80003c6:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80003c8:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003ca:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80003cc:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003ce:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003d0:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003d2:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003d4:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003d6:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 80003d8:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003da:	420a      	tst	r2, r1
 80003dc:	d04b      	beq.n	8000476 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003de:	2101      	movs	r1, #1
 80003e0:	4c26      	ldr	r4, [pc, #152]	; (800047c <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80003e2:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003e4:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80003e6:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003e8:	430d      	orrs	r5, r1
 80003ea:	61a5      	str	r5, [r4, #24]
 80003ec:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 80003ee:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003f0:	400c      	ands	r4, r1
 80003f2:	9405      	str	r4, [sp, #20]
 80003f4:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80003f6:	240f      	movs	r4, #15
 80003f8:	4921      	ldr	r1, [pc, #132]	; (8000480 <HAL_GPIO_Init+0x14c>)
 80003fa:	00ad      	lsls	r5, r5, #2
 80003fc:	00b6      	lsls	r6, r6, #2
 80003fe:	186d      	adds	r5, r5, r1
 8000400:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000402:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000404:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000406:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000408:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800040a:	2400      	movs	r4, #0
 800040c:	4288      	cmp	r0, r1
 800040e:	d00c      	beq.n	800042a <HAL_GPIO_Init+0xf6>
 8000410:	491c      	ldr	r1, [pc, #112]	; (8000484 <HAL_GPIO_Init+0x150>)
 8000412:	3401      	adds	r4, #1
 8000414:	4288      	cmp	r0, r1
 8000416:	d008      	beq.n	800042a <HAL_GPIO_Init+0xf6>
 8000418:	491b      	ldr	r1, [pc, #108]	; (8000488 <HAL_GPIO_Init+0x154>)
 800041a:	3401      	adds	r4, #1
 800041c:	4288      	cmp	r0, r1
 800041e:	d004      	beq.n	800042a <HAL_GPIO_Init+0xf6>
 8000420:	491a      	ldr	r1, [pc, #104]	; (800048c <HAL_GPIO_Init+0x158>)
 8000422:	3403      	adds	r4, #3
 8000424:	4288      	cmp	r0, r1
 8000426:	d100      	bne.n	800042a <HAL_GPIO_Init+0xf6>
 8000428:	3c02      	subs	r4, #2
 800042a:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800042c:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800042e:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000430:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000432:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000434:	4c16      	ldr	r4, [pc, #88]	; (8000490 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000436:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000438:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 800043a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800043c:	03d1      	lsls	r1, r2, #15
 800043e:	d401      	bmi.n	8000444 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000440:	003e      	movs	r6, r7
 8000442:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000444:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8000446:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000448:	9e00      	ldr	r6, [sp, #0]
 800044a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800044c:	0391      	lsls	r1, r2, #14
 800044e:	d401      	bmi.n	8000454 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000450:	003e      	movs	r6, r7
 8000452:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000454:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000456:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000458:	9e00      	ldr	r6, [sp, #0]
 800045a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800045c:	02d1      	lsls	r1, r2, #11
 800045e:	d401      	bmi.n	8000464 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000460:	003e      	movs	r6, r7
 8000462:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000464:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8000466:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000468:	9f00      	ldr	r7, [sp, #0]
 800046a:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800046c:	0292      	lsls	r2, r2, #10
 800046e:	d401      	bmi.n	8000474 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000470:	402e      	ands	r6, r5
 8000472:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000474:	60e7      	str	r7, [r4, #12]
    position++;
 8000476:	3301      	adds	r3, #1
 8000478:	e762      	b.n	8000340 <HAL_GPIO_Init+0xc>
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	40021000 	.word	0x40021000
 8000480:	40010000 	.word	0x40010000
 8000484:	48000400 	.word	0x48000400
 8000488:	48000800 	.word	0x48000800
 800048c:	48000c00 	.word	0x48000c00
 8000490:	40010400 	.word	0x40010400

08000494 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000494:	2a00      	cmp	r2, #0
 8000496:	d001      	beq.n	800049c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000498:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800049a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800049c:	6281      	str	r1, [r0, #40]	; 0x28
}
 800049e:	e7fc      	b.n	800049a <HAL_GPIO_WritePin+0x6>

080004a0 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80004a0:	6943      	ldr	r3, [r0, #20]
 80004a2:	4059      	eors	r1, r3
 80004a4:	6141      	str	r1, [r0, #20]
}
 80004a6:	4770      	bx	lr

080004a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004aa:	6803      	ldr	r3, [r0, #0]
{
 80004ac:	b085      	sub	sp, #20
 80004ae:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004b0:	07db      	lsls	r3, r3, #31
 80004b2:	d42f      	bmi.n	8000514 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004b4:	682b      	ldr	r3, [r5, #0]
 80004b6:	079b      	lsls	r3, r3, #30
 80004b8:	d500      	bpl.n	80004bc <HAL_RCC_OscConfig+0x14>
 80004ba:	e081      	b.n	80005c0 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004bc:	682b      	ldr	r3, [r5, #0]
 80004be:	071b      	lsls	r3, r3, #28
 80004c0:	d500      	bpl.n	80004c4 <HAL_RCC_OscConfig+0x1c>
 80004c2:	e0bc      	b.n	800063e <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004c4:	682b      	ldr	r3, [r5, #0]
 80004c6:	075b      	lsls	r3, r3, #29
 80004c8:	d500      	bpl.n	80004cc <HAL_RCC_OscConfig+0x24>
 80004ca:	e0df      	b.n	800068c <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80004cc:	682b      	ldr	r3, [r5, #0]
 80004ce:	06db      	lsls	r3, r3, #27
 80004d0:	d51a      	bpl.n	8000508 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80004d2:	696a      	ldr	r2, [r5, #20]
 80004d4:	4cb5      	ldr	r4, [pc, #724]	; (80007ac <HAL_RCC_OscConfig+0x304>)
 80004d6:	2304      	movs	r3, #4
 80004d8:	2a01      	cmp	r2, #1
 80004da:	d000      	beq.n	80004de <HAL_RCC_OscConfig+0x36>
 80004dc:	e14b      	b.n	8000776 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80004de:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80004e0:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80004e2:	430b      	orrs	r3, r1
 80004e4:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80004e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80004e8:	431a      	orrs	r2, r3
 80004ea:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80004ec:	f7ff fec2 	bl	8000274 <HAL_GetTick>
 80004f0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80004f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80004f4:	4233      	tst	r3, r6
 80004f6:	d100      	bne.n	80004fa <HAL_RCC_OscConfig+0x52>
 80004f8:	e136      	b.n	8000768 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80004fa:	21f8      	movs	r1, #248	; 0xf8
 80004fc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80004fe:	69ab      	ldr	r3, [r5, #24]
 8000500:	438a      	bics	r2, r1
 8000502:	00db      	lsls	r3, r3, #3
 8000504:	4313      	orrs	r3, r2
 8000506:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000508:	6a29      	ldr	r1, [r5, #32]
 800050a:	2900      	cmp	r1, #0
 800050c:	d000      	beq.n	8000510 <HAL_RCC_OscConfig+0x68>
 800050e:	e159      	b.n	80007c4 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000510:	2000      	movs	r0, #0
 8000512:	e013      	b.n	800053c <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000514:	210c      	movs	r1, #12
 8000516:	4ca5      	ldr	r4, [pc, #660]	; (80007ac <HAL_RCC_OscConfig+0x304>)
 8000518:	6862      	ldr	r2, [r4, #4]
 800051a:	400a      	ands	r2, r1
 800051c:	2a04      	cmp	r2, #4
 800051e:	d006      	beq.n	800052e <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000520:	6863      	ldr	r3, [r4, #4]
 8000522:	400b      	ands	r3, r1
 8000524:	2b08      	cmp	r3, #8
 8000526:	d10b      	bne.n	8000540 <HAL_RCC_OscConfig+0x98>
 8000528:	6863      	ldr	r3, [r4, #4]
 800052a:	03db      	lsls	r3, r3, #15
 800052c:	d508      	bpl.n	8000540 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800052e:	6823      	ldr	r3, [r4, #0]
 8000530:	039b      	lsls	r3, r3, #14
 8000532:	d5bf      	bpl.n	80004b4 <HAL_RCC_OscConfig+0xc>
 8000534:	686b      	ldr	r3, [r5, #4]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d1bc      	bne.n	80004b4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800053a:	2001      	movs	r0, #1
}
 800053c:	b005      	add	sp, #20
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000540:	686b      	ldr	r3, [r5, #4]
 8000542:	2b01      	cmp	r3, #1
 8000544:	d113      	bne.n	800056e <HAL_RCC_OscConfig+0xc6>
 8000546:	2380      	movs	r3, #128	; 0x80
 8000548:	6822      	ldr	r2, [r4, #0]
 800054a:	025b      	lsls	r3, r3, #9
 800054c:	4313      	orrs	r3, r2
 800054e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000550:	f7ff fe90 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000554:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000556:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000558:	02b6      	lsls	r6, r6, #10
 800055a:	6823      	ldr	r3, [r4, #0]
 800055c:	4233      	tst	r3, r6
 800055e:	d1a9      	bne.n	80004b4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000560:	f7ff fe88 	bl	8000274 <HAL_GetTick>
 8000564:	1bc0      	subs	r0, r0, r7
 8000566:	2864      	cmp	r0, #100	; 0x64
 8000568:	d9f7      	bls.n	800055a <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 800056a:	2003      	movs	r0, #3
 800056c:	e7e6      	b.n	800053c <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800056e:	2b00      	cmp	r3, #0
 8000570:	d116      	bne.n	80005a0 <HAL_RCC_OscConfig+0xf8>
 8000572:	6823      	ldr	r3, [r4, #0]
 8000574:	4a8e      	ldr	r2, [pc, #568]	; (80007b0 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000576:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000578:	4013      	ands	r3, r2
 800057a:	6023      	str	r3, [r4, #0]
 800057c:	6823      	ldr	r3, [r4, #0]
 800057e:	4a8d      	ldr	r2, [pc, #564]	; (80007b4 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000580:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000582:	4013      	ands	r3, r2
 8000584:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000586:	f7ff fe75 	bl	8000274 <HAL_GetTick>
 800058a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800058c:	6823      	ldr	r3, [r4, #0]
 800058e:	4233      	tst	r3, r6
 8000590:	d100      	bne.n	8000594 <HAL_RCC_OscConfig+0xec>
 8000592:	e78f      	b.n	80004b4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000594:	f7ff fe6e 	bl	8000274 <HAL_GetTick>
 8000598:	1bc0      	subs	r0, r0, r7
 800059a:	2864      	cmp	r0, #100	; 0x64
 800059c:	d9f6      	bls.n	800058c <HAL_RCC_OscConfig+0xe4>
 800059e:	e7e4      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005a0:	2b05      	cmp	r3, #5
 80005a2:	d105      	bne.n	80005b0 <HAL_RCC_OscConfig+0x108>
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	6822      	ldr	r2, [r4, #0]
 80005a8:	02db      	lsls	r3, r3, #11
 80005aa:	4313      	orrs	r3, r2
 80005ac:	6023      	str	r3, [r4, #0]
 80005ae:	e7ca      	b.n	8000546 <HAL_RCC_OscConfig+0x9e>
 80005b0:	6823      	ldr	r3, [r4, #0]
 80005b2:	4a7f      	ldr	r2, [pc, #508]	; (80007b0 <HAL_RCC_OscConfig+0x308>)
 80005b4:	4013      	ands	r3, r2
 80005b6:	6023      	str	r3, [r4, #0]
 80005b8:	6823      	ldr	r3, [r4, #0]
 80005ba:	4a7e      	ldr	r2, [pc, #504]	; (80007b4 <HAL_RCC_OscConfig+0x30c>)
 80005bc:	4013      	ands	r3, r2
 80005be:	e7c6      	b.n	800054e <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80005c0:	220c      	movs	r2, #12
 80005c2:	4c7a      	ldr	r4, [pc, #488]	; (80007ac <HAL_RCC_OscConfig+0x304>)
 80005c4:	6863      	ldr	r3, [r4, #4]
 80005c6:	4213      	tst	r3, r2
 80005c8:	d006      	beq.n	80005d8 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80005ca:	6863      	ldr	r3, [r4, #4]
 80005cc:	4013      	ands	r3, r2
 80005ce:	2b08      	cmp	r3, #8
 80005d0:	d110      	bne.n	80005f4 <HAL_RCC_OscConfig+0x14c>
 80005d2:	6863      	ldr	r3, [r4, #4]
 80005d4:	03db      	lsls	r3, r3, #15
 80005d6:	d40d      	bmi.n	80005f4 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80005d8:	6823      	ldr	r3, [r4, #0]
 80005da:	079b      	lsls	r3, r3, #30
 80005dc:	d502      	bpl.n	80005e4 <HAL_RCC_OscConfig+0x13c>
 80005de:	68eb      	ldr	r3, [r5, #12]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d1aa      	bne.n	800053a <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80005e4:	21f8      	movs	r1, #248	; 0xf8
 80005e6:	6822      	ldr	r2, [r4, #0]
 80005e8:	692b      	ldr	r3, [r5, #16]
 80005ea:	438a      	bics	r2, r1
 80005ec:	00db      	lsls	r3, r3, #3
 80005ee:	4313      	orrs	r3, r2
 80005f0:	6023      	str	r3, [r4, #0]
 80005f2:	e763      	b.n	80004bc <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80005f4:	68ea      	ldr	r2, [r5, #12]
 80005f6:	2301      	movs	r3, #1
 80005f8:	2a00      	cmp	r2, #0
 80005fa:	d00f      	beq.n	800061c <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 80005fc:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005fe:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000600:	4313      	orrs	r3, r2
 8000602:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000604:	f7ff fe36 	bl	8000274 <HAL_GetTick>
 8000608:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800060a:	6823      	ldr	r3, [r4, #0]
 800060c:	4233      	tst	r3, r6
 800060e:	d1e9      	bne.n	80005e4 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000610:	f7ff fe30 	bl	8000274 <HAL_GetTick>
 8000614:	1bc0      	subs	r0, r0, r7
 8000616:	2802      	cmp	r0, #2
 8000618:	d9f7      	bls.n	800060a <HAL_RCC_OscConfig+0x162>
 800061a:	e7a6      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 800061c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800061e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000620:	439a      	bics	r2, r3
 8000622:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000624:	f7ff fe26 	bl	8000274 <HAL_GetTick>
 8000628:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800062a:	6823      	ldr	r3, [r4, #0]
 800062c:	4233      	tst	r3, r6
 800062e:	d100      	bne.n	8000632 <HAL_RCC_OscConfig+0x18a>
 8000630:	e744      	b.n	80004bc <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000632:	f7ff fe1f 	bl	8000274 <HAL_GetTick>
 8000636:	1bc0      	subs	r0, r0, r7
 8000638:	2802      	cmp	r0, #2
 800063a:	d9f6      	bls.n	800062a <HAL_RCC_OscConfig+0x182>
 800063c:	e795      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800063e:	69ea      	ldr	r2, [r5, #28]
 8000640:	2301      	movs	r3, #1
 8000642:	4c5a      	ldr	r4, [pc, #360]	; (80007ac <HAL_RCC_OscConfig+0x304>)
 8000644:	2a00      	cmp	r2, #0
 8000646:	d010      	beq.n	800066a <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000648:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800064a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 800064c:	4313      	orrs	r3, r2
 800064e:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000650:	f7ff fe10 	bl	8000274 <HAL_GetTick>
 8000654:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000658:	4233      	tst	r3, r6
 800065a:	d000      	beq.n	800065e <HAL_RCC_OscConfig+0x1b6>
 800065c:	e732      	b.n	80004c4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800065e:	f7ff fe09 	bl	8000274 <HAL_GetTick>
 8000662:	1bc0      	subs	r0, r0, r7
 8000664:	2802      	cmp	r0, #2
 8000666:	d9f6      	bls.n	8000656 <HAL_RCC_OscConfig+0x1ae>
 8000668:	e77f      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 800066a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800066c:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 800066e:	439a      	bics	r2, r3
 8000670:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000672:	f7ff fdff 	bl	8000274 <HAL_GetTick>
 8000676:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000678:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800067a:	4233      	tst	r3, r6
 800067c:	d100      	bne.n	8000680 <HAL_RCC_OscConfig+0x1d8>
 800067e:	e721      	b.n	80004c4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000680:	f7ff fdf8 	bl	8000274 <HAL_GetTick>
 8000684:	1bc0      	subs	r0, r0, r7
 8000686:	2802      	cmp	r0, #2
 8000688:	d9f6      	bls.n	8000678 <HAL_RCC_OscConfig+0x1d0>
 800068a:	e76e      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800068c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800068e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000690:	4c46      	ldr	r4, [pc, #280]	; (80007ac <HAL_RCC_OscConfig+0x304>)
 8000692:	0552      	lsls	r2, r2, #21
 8000694:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000696:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000698:	4213      	tst	r3, r2
 800069a:	d108      	bne.n	80006ae <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 800069c:	69e3      	ldr	r3, [r4, #28]
 800069e:	4313      	orrs	r3, r2
 80006a0:	61e3      	str	r3, [r4, #28]
 80006a2:	69e3      	ldr	r3, [r4, #28]
 80006a4:	4013      	ands	r3, r2
 80006a6:	9303      	str	r3, [sp, #12]
 80006a8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80006aa:	2301      	movs	r3, #1
 80006ac:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006ae:	2780      	movs	r7, #128	; 0x80
 80006b0:	4e41      	ldr	r6, [pc, #260]	; (80007b8 <HAL_RCC_OscConfig+0x310>)
 80006b2:	007f      	lsls	r7, r7, #1
 80006b4:	6833      	ldr	r3, [r6, #0]
 80006b6:	423b      	tst	r3, r7
 80006b8:	d006      	beq.n	80006c8 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006ba:	68ab      	ldr	r3, [r5, #8]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d113      	bne.n	80006e8 <HAL_RCC_OscConfig+0x240>
 80006c0:	6a22      	ldr	r2, [r4, #32]
 80006c2:	4313      	orrs	r3, r2
 80006c4:	6223      	str	r3, [r4, #32]
 80006c6:	e030      	b.n	800072a <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80006c8:	6833      	ldr	r3, [r6, #0]
 80006ca:	433b      	orrs	r3, r7
 80006cc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80006ce:	f7ff fdd1 	bl	8000274 <HAL_GetTick>
 80006d2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006d4:	6833      	ldr	r3, [r6, #0]
 80006d6:	423b      	tst	r3, r7
 80006d8:	d1ef      	bne.n	80006ba <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80006da:	f7ff fdcb 	bl	8000274 <HAL_GetTick>
 80006de:	9b01      	ldr	r3, [sp, #4]
 80006e0:	1ac0      	subs	r0, r0, r3
 80006e2:	2864      	cmp	r0, #100	; 0x64
 80006e4:	d9f6      	bls.n	80006d4 <HAL_RCC_OscConfig+0x22c>
 80006e6:	e740      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
 80006e8:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d114      	bne.n	8000718 <HAL_RCC_OscConfig+0x270>
 80006ee:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80006f0:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006f2:	4393      	bics	r3, r2
 80006f4:	6223      	str	r3, [r4, #32]
 80006f6:	6a23      	ldr	r3, [r4, #32]
 80006f8:	3203      	adds	r2, #3
 80006fa:	4393      	bics	r3, r2
 80006fc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80006fe:	f7ff fdb9 	bl	8000274 <HAL_GetTick>
 8000702:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000704:	6a23      	ldr	r3, [r4, #32]
 8000706:	423b      	tst	r3, r7
 8000708:	d025      	beq.n	8000756 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800070a:	f7ff fdb3 	bl	8000274 <HAL_GetTick>
 800070e:	4b2b      	ldr	r3, [pc, #172]	; (80007bc <HAL_RCC_OscConfig+0x314>)
 8000710:	1b80      	subs	r0, r0, r6
 8000712:	4298      	cmp	r0, r3
 8000714:	d9f6      	bls.n	8000704 <HAL_RCC_OscConfig+0x25c>
 8000716:	e728      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000718:	2b05      	cmp	r3, #5
 800071a:	d10b      	bne.n	8000734 <HAL_RCC_OscConfig+0x28c>
 800071c:	6a21      	ldr	r1, [r4, #32]
 800071e:	3b01      	subs	r3, #1
 8000720:	430b      	orrs	r3, r1
 8000722:	6223      	str	r3, [r4, #32]
 8000724:	6a23      	ldr	r3, [r4, #32]
 8000726:	431a      	orrs	r2, r3
 8000728:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 800072a:	f7ff fda3 	bl	8000274 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800072e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000730:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000732:	e00d      	b.n	8000750 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000734:	6a23      	ldr	r3, [r4, #32]
 8000736:	4393      	bics	r3, r2
 8000738:	2204      	movs	r2, #4
 800073a:	6223      	str	r3, [r4, #32]
 800073c:	6a23      	ldr	r3, [r4, #32]
 800073e:	4393      	bics	r3, r2
 8000740:	e7c0      	b.n	80006c4 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000742:	f7ff fd97 	bl	8000274 <HAL_GetTick>
 8000746:	4b1d      	ldr	r3, [pc, #116]	; (80007bc <HAL_RCC_OscConfig+0x314>)
 8000748:	1b80      	subs	r0, r0, r6
 800074a:	4298      	cmp	r0, r3
 800074c:	d900      	bls.n	8000750 <HAL_RCC_OscConfig+0x2a8>
 800074e:	e70c      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000750:	6a23      	ldr	r3, [r4, #32]
 8000752:	423b      	tst	r3, r7
 8000754:	d0f5      	beq.n	8000742 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8000756:	9b00      	ldr	r3, [sp, #0]
 8000758:	2b01      	cmp	r3, #1
 800075a:	d000      	beq.n	800075e <HAL_RCC_OscConfig+0x2b6>
 800075c:	e6b6      	b.n	80004cc <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800075e:	69e3      	ldr	r3, [r4, #28]
 8000760:	4a17      	ldr	r2, [pc, #92]	; (80007c0 <HAL_RCC_OscConfig+0x318>)
 8000762:	4013      	ands	r3, r2
 8000764:	61e3      	str	r3, [r4, #28]
 8000766:	e6b1      	b.n	80004cc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000768:	f7ff fd84 	bl	8000274 <HAL_GetTick>
 800076c:	1bc0      	subs	r0, r0, r7
 800076e:	2802      	cmp	r0, #2
 8000770:	d800      	bhi.n	8000774 <HAL_RCC_OscConfig+0x2cc>
 8000772:	e6be      	b.n	80004f2 <HAL_RCC_OscConfig+0x4a>
 8000774:	e6f9      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000776:	3205      	adds	r2, #5
 8000778:	d103      	bne.n	8000782 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 800077a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800077c:	439a      	bics	r2, r3
 800077e:	6362      	str	r2, [r4, #52]	; 0x34
 8000780:	e6bb      	b.n	80004fa <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000782:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000784:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000786:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000788:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800078a:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800078c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800078e:	4393      	bics	r3, r2
 8000790:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000792:	f7ff fd6f 	bl	8000274 <HAL_GetTick>
 8000796:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000798:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800079a:	4233      	tst	r3, r6
 800079c:	d100      	bne.n	80007a0 <HAL_RCC_OscConfig+0x2f8>
 800079e:	e6b3      	b.n	8000508 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007a0:	f7ff fd68 	bl	8000274 <HAL_GetTick>
 80007a4:	1bc0      	subs	r0, r0, r7
 80007a6:	2802      	cmp	r0, #2
 80007a8:	d9f6      	bls.n	8000798 <HAL_RCC_OscConfig+0x2f0>
 80007aa:	e6de      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
 80007ac:	40021000 	.word	0x40021000
 80007b0:	fffeffff 	.word	0xfffeffff
 80007b4:	fffbffff 	.word	0xfffbffff
 80007b8:	40007000 	.word	0x40007000
 80007bc:	00001388 	.word	0x00001388
 80007c0:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80007c4:	220c      	movs	r2, #12
 80007c6:	4c26      	ldr	r4, [pc, #152]	; (8000860 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 80007c8:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80007ca:	6863      	ldr	r3, [r4, #4]
 80007cc:	4013      	ands	r3, r2
 80007ce:	2b08      	cmp	r3, #8
 80007d0:	d100      	bne.n	80007d4 <HAL_RCC_OscConfig+0x32c>
 80007d2:	e6b3      	b.n	800053c <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 80007d4:	6823      	ldr	r3, [r4, #0]
 80007d6:	4a23      	ldr	r2, [pc, #140]	; (8000864 <HAL_RCC_OscConfig+0x3bc>)
 80007d8:	4013      	ands	r3, r2
 80007da:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80007dc:	2902      	cmp	r1, #2
 80007de:	d12f      	bne.n	8000840 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 80007e0:	f7ff fd48 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80007e4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80007e6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80007e8:	04b6      	lsls	r6, r6, #18
 80007ea:	6823      	ldr	r3, [r4, #0]
 80007ec:	4233      	tst	r3, r6
 80007ee:	d121      	bne.n	8000834 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80007f0:	220f      	movs	r2, #15
 80007f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80007f4:	4393      	bics	r3, r2
 80007f6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80007f8:	4313      	orrs	r3, r2
 80007fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80007fc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80007fe:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000800:	6862      	ldr	r2, [r4, #4]
 8000802:	430b      	orrs	r3, r1
 8000804:	4918      	ldr	r1, [pc, #96]	; (8000868 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000806:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000808:	400a      	ands	r2, r1
 800080a:	4313      	orrs	r3, r2
 800080c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800080e:	2380      	movs	r3, #128	; 0x80
 8000810:	6822      	ldr	r2, [r4, #0]
 8000812:	045b      	lsls	r3, r3, #17
 8000814:	4313      	orrs	r3, r2
 8000816:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000818:	f7ff fd2c 	bl	8000274 <HAL_GetTick>
 800081c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800081e:	04ad      	lsls	r5, r5, #18
 8000820:	6823      	ldr	r3, [r4, #0]
 8000822:	422b      	tst	r3, r5
 8000824:	d000      	beq.n	8000828 <HAL_RCC_OscConfig+0x380>
 8000826:	e673      	b.n	8000510 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000828:	f7ff fd24 	bl	8000274 <HAL_GetTick>
 800082c:	1b80      	subs	r0, r0, r6
 800082e:	2802      	cmp	r0, #2
 8000830:	d9f6      	bls.n	8000820 <HAL_RCC_OscConfig+0x378>
 8000832:	e69a      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000834:	f7ff fd1e 	bl	8000274 <HAL_GetTick>
 8000838:	1bc0      	subs	r0, r0, r7
 800083a:	2802      	cmp	r0, #2
 800083c:	d9d5      	bls.n	80007ea <HAL_RCC_OscConfig+0x342>
 800083e:	e694      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000840:	f7ff fd18 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000844:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000846:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000848:	04ad      	lsls	r5, r5, #18
 800084a:	6823      	ldr	r3, [r4, #0]
 800084c:	422b      	tst	r3, r5
 800084e:	d100      	bne.n	8000852 <HAL_RCC_OscConfig+0x3aa>
 8000850:	e65e      	b.n	8000510 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000852:	f7ff fd0f 	bl	8000274 <HAL_GetTick>
 8000856:	1b80      	subs	r0, r0, r6
 8000858:	2802      	cmp	r0, #2
 800085a:	d9f6      	bls.n	800084a <HAL_RCC_OscConfig+0x3a2>
 800085c:	e685      	b.n	800056a <HAL_RCC_OscConfig+0xc2>
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	40021000 	.word	0x40021000
 8000864:	feffffff 	.word	0xfeffffff
 8000868:	ffc2ffff 	.word	0xffc2ffff

0800086c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800086c:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800086e:	4c14      	ldr	r4, [pc, #80]	; (80008c0 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000870:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000872:	2210      	movs	r2, #16
 8000874:	0021      	movs	r1, r4
 8000876:	4668      	mov	r0, sp
 8000878:	f000 f9ba 	bl	8000bf0 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800087c:	0021      	movs	r1, r4
 800087e:	ad04      	add	r5, sp, #16
 8000880:	2210      	movs	r2, #16
 8000882:	3110      	adds	r1, #16
 8000884:	0028      	movs	r0, r5
 8000886:	f000 f9b3 	bl	8000bf0 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800088a:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 800088c:	4e0d      	ldr	r6, [pc, #52]	; (80008c4 <HAL_RCC_GetSysClockFreq+0x58>)
 800088e:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000890:	401a      	ands	r2, r3
 8000892:	2a08      	cmp	r2, #8
 8000894:	d111      	bne.n	80008ba <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000896:	200f      	movs	r0, #15
 8000898:	466a      	mov	r2, sp
 800089a:	0c99      	lsrs	r1, r3, #18
 800089c:	4001      	ands	r1, r0
 800089e:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80008a0:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80008a2:	4002      	ands	r2, r0
 80008a4:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80008a6:	03db      	lsls	r3, r3, #15
 80008a8:	d505      	bpl.n	80008b6 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80008aa:	4807      	ldr	r0, [pc, #28]	; (80008c8 <HAL_RCC_GetSysClockFreq+0x5c>)
 80008ac:	f7ff fc2c 	bl	8000108 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80008b0:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80008b2:	b008      	add	sp, #32
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80008b6:	4805      	ldr	r0, [pc, #20]	; (80008cc <HAL_RCC_GetSysClockFreq+0x60>)
 80008b8:	e7fa      	b.n	80008b0 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 80008ba:	4803      	ldr	r0, [pc, #12]	; (80008c8 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 80008bc:	e7f9      	b.n	80008b2 <HAL_RCC_GetSysClockFreq+0x46>
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	08000c2c 	.word	0x08000c2c
 80008c4:	40021000 	.word	0x40021000
 80008c8:	007a1200 	.word	0x007a1200
 80008cc:	003d0900 	.word	0x003d0900

080008d0 <HAL_RCC_ClockConfig>:
{
 80008d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80008d2:	2201      	movs	r2, #1
 80008d4:	4c43      	ldr	r4, [pc, #268]	; (80009e4 <HAL_RCC_ClockConfig+0x114>)
{
 80008d6:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80008d8:	6823      	ldr	r3, [r4, #0]
{
 80008da:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80008dc:	4013      	ands	r3, r2
 80008de:	428b      	cmp	r3, r1
 80008e0:	d31c      	bcc.n	800091c <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80008e2:	6832      	ldr	r2, [r6, #0]
 80008e4:	0793      	lsls	r3, r2, #30
 80008e6:	d423      	bmi.n	8000930 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80008e8:	07d3      	lsls	r3, r2, #31
 80008ea:	d429      	bmi.n	8000940 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80008ec:	2301      	movs	r3, #1
 80008ee:	6822      	ldr	r2, [r4, #0]
 80008f0:	401a      	ands	r2, r3
 80008f2:	4297      	cmp	r7, r2
 80008f4:	d367      	bcc.n	80009c6 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008f6:	6833      	ldr	r3, [r6, #0]
 80008f8:	4c3b      	ldr	r4, [pc, #236]	; (80009e8 <HAL_RCC_ClockConfig+0x118>)
 80008fa:	075b      	lsls	r3, r3, #29
 80008fc:	d46a      	bmi.n	80009d4 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80008fe:	f7ff ffb5 	bl	800086c <HAL_RCC_GetSysClockFreq>
 8000902:	6863      	ldr	r3, [r4, #4]
 8000904:	4a39      	ldr	r2, [pc, #228]	; (80009ec <HAL_RCC_ClockConfig+0x11c>)
 8000906:	061b      	lsls	r3, r3, #24
 8000908:	0f1b      	lsrs	r3, r3, #28
 800090a:	5cd3      	ldrb	r3, [r2, r3]
 800090c:	40d8      	lsrs	r0, r3
 800090e:	4b38      	ldr	r3, [pc, #224]	; (80009f0 <HAL_RCC_ClockConfig+0x120>)
 8000910:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000912:	2000      	movs	r0, #0
 8000914:	f7ff fc84 	bl	8000220 <HAL_InitTick>
  return HAL_OK;
 8000918:	2000      	movs	r0, #0
 800091a:	e008      	b.n	800092e <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800091c:	6823      	ldr	r3, [r4, #0]
 800091e:	4393      	bics	r3, r2
 8000920:	430b      	orrs	r3, r1
 8000922:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000924:	6823      	ldr	r3, [r4, #0]
 8000926:	4013      	ands	r3, r2
 8000928:	4299      	cmp	r1, r3
 800092a:	d0da      	beq.n	80008e2 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 800092c:	2001      	movs	r0, #1
}
 800092e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000930:	20f0      	movs	r0, #240	; 0xf0
 8000932:	492d      	ldr	r1, [pc, #180]	; (80009e8 <HAL_RCC_ClockConfig+0x118>)
 8000934:	684b      	ldr	r3, [r1, #4]
 8000936:	4383      	bics	r3, r0
 8000938:	68b0      	ldr	r0, [r6, #8]
 800093a:	4303      	orrs	r3, r0
 800093c:	604b      	str	r3, [r1, #4]
 800093e:	e7d3      	b.n	80008e8 <HAL_RCC_ClockConfig+0x18>
 8000940:	4d29      	ldr	r5, [pc, #164]	; (80009e8 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000942:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000944:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000946:	2a01      	cmp	r2, #1
 8000948:	d11a      	bne.n	8000980 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800094a:	039b      	lsls	r3, r3, #14
 800094c:	d5ee      	bpl.n	800092c <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800094e:	2103      	movs	r1, #3
 8000950:	686b      	ldr	r3, [r5, #4]
 8000952:	438b      	bics	r3, r1
 8000954:	4313      	orrs	r3, r2
 8000956:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000958:	f7ff fc8c 	bl	8000274 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800095c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800095e:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000960:	2b01      	cmp	r3, #1
 8000962:	d115      	bne.n	8000990 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000964:	220c      	movs	r2, #12
 8000966:	686b      	ldr	r3, [r5, #4]
 8000968:	4013      	ands	r3, r2
 800096a:	2b04      	cmp	r3, #4
 800096c:	d0be      	beq.n	80008ec <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800096e:	f7ff fc81 	bl	8000274 <HAL_GetTick>
 8000972:	9b01      	ldr	r3, [sp, #4]
 8000974:	1ac0      	subs	r0, r0, r3
 8000976:	4b1f      	ldr	r3, [pc, #124]	; (80009f4 <HAL_RCC_ClockConfig+0x124>)
 8000978:	4298      	cmp	r0, r3
 800097a:	d9f3      	bls.n	8000964 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 800097c:	2003      	movs	r0, #3
 800097e:	e7d6      	b.n	800092e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000980:	2a02      	cmp	r2, #2
 8000982:	d102      	bne.n	800098a <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000984:	019b      	lsls	r3, r3, #6
 8000986:	d4e2      	bmi.n	800094e <HAL_RCC_ClockConfig+0x7e>
 8000988:	e7d0      	b.n	800092c <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800098a:	079b      	lsls	r3, r3, #30
 800098c:	d4df      	bmi.n	800094e <HAL_RCC_ClockConfig+0x7e>
 800098e:	e7cd      	b.n	800092c <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000990:	2b02      	cmp	r3, #2
 8000992:	d012      	beq.n	80009ba <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000994:	220c      	movs	r2, #12
 8000996:	686b      	ldr	r3, [r5, #4]
 8000998:	4213      	tst	r3, r2
 800099a:	d0a7      	beq.n	80008ec <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800099c:	f7ff fc6a 	bl	8000274 <HAL_GetTick>
 80009a0:	9b01      	ldr	r3, [sp, #4]
 80009a2:	1ac0      	subs	r0, r0, r3
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <HAL_RCC_ClockConfig+0x124>)
 80009a6:	4298      	cmp	r0, r3
 80009a8:	d9f4      	bls.n	8000994 <HAL_RCC_ClockConfig+0xc4>
 80009aa:	e7e7      	b.n	800097c <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009ac:	f7ff fc62 	bl	8000274 <HAL_GetTick>
 80009b0:	9b01      	ldr	r3, [sp, #4]
 80009b2:	1ac0      	subs	r0, r0, r3
 80009b4:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <HAL_RCC_ClockConfig+0x124>)
 80009b6:	4298      	cmp	r0, r3
 80009b8:	d8e0      	bhi.n	800097c <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009ba:	220c      	movs	r2, #12
 80009bc:	686b      	ldr	r3, [r5, #4]
 80009be:	4013      	ands	r3, r2
 80009c0:	2b08      	cmp	r3, #8
 80009c2:	d1f3      	bne.n	80009ac <HAL_RCC_ClockConfig+0xdc>
 80009c4:	e792      	b.n	80008ec <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009c6:	6822      	ldr	r2, [r4, #0]
 80009c8:	439a      	bics	r2, r3
 80009ca:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80009cc:	6822      	ldr	r2, [r4, #0]
 80009ce:	421a      	tst	r2, r3
 80009d0:	d1ac      	bne.n	800092c <HAL_RCC_ClockConfig+0x5c>
 80009d2:	e790      	b.n	80008f6 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80009d4:	6863      	ldr	r3, [r4, #4]
 80009d6:	4a08      	ldr	r2, [pc, #32]	; (80009f8 <HAL_RCC_ClockConfig+0x128>)
 80009d8:	4013      	ands	r3, r2
 80009da:	68f2      	ldr	r2, [r6, #12]
 80009dc:	4313      	orrs	r3, r2
 80009de:	6063      	str	r3, [r4, #4]
 80009e0:	e78d      	b.n	80008fe <HAL_RCC_ClockConfig+0x2e>
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	40022000 	.word	0x40022000
 80009e8:	40021000 	.word	0x40021000
 80009ec:	08000c4c 	.word	0x08000c4c
 80009f0:	20000000 	.word	0x20000000
 80009f4:	00001388 	.word	0x00001388
 80009f8:	fffff8ff 	.word	0xfffff8ff

080009fc <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80009fc:	4b01      	ldr	r3, [pc, #4]	; (8000a04 <HAL_RCC_GetHCLKFreq+0x8>)
 80009fe:	6818      	ldr	r0, [r3, #0]
}
 8000a00:	4770      	bx	lr
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	20000000 	.word	0x20000000

08000a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a08:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a0a:	2410      	movs	r4, #16
{
 8000a0c:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0e:	2230      	movs	r2, #48	; 0x30
 8000a10:	2100      	movs	r1, #0
 8000a12:	a804      	add	r0, sp, #16
 8000a14:	f000 f8f5 	bl	8000c02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a18:	0022      	movs	r2, r4
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4668      	mov	r0, sp
 8000a1e:	f000 f8f0 	bl	8000c02 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a22:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a24:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a26:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a28:	3b01      	subs	r3, #1
 8000a2a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a2c:	9408      	str	r4, [sp, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a2e:	f7ff fd3b 	bl	80004a8 <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a32:	2100      	movs	r1, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a34:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a36:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a38:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a3a:	9101      	str	r1, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a3c:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a3e:	9103      	str	r1, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a40:	f7ff ff46 	bl	80008d0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000a44:	b010      	add	sp, #64	; 0x40
 8000a46:	bd10      	pop	{r4, pc}

08000a48 <main>:
{
 8000a48:	b530      	push	{r4, r5, lr}
 8000a4a:	b087      	sub	sp, #28
  HAL_Init();
 8000a4c:	f7ff fbfa 	bl	8000244 <HAL_Init>
  SystemClock_Config();
 8000a50:	f7ff ffda 	bl	8000a08 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	2214      	movs	r2, #20
 8000a56:	2100      	movs	r1, #0
 8000a58:	a801      	add	r0, sp, #4
 8000a5a:	f000 f8d2 	bl	8000c02 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5e:	2080      	movs	r0, #128	; 0x80
 8000a60:	4a13      	ldr	r2, [pc, #76]	; (8000ab0 <main+0x68>)
 8000a62:	0280      	lsls	r0, r0, #10
 8000a64:	6951      	ldr	r1, [r2, #20]
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
 8000a66:	2590      	movs	r5, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a68:	4301      	orrs	r1, r0
 8000a6a:	6151      	str	r1, [r2, #20]
 8000a6c:	6953      	ldr	r3, [r2, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000a6e:	2140      	movs	r1, #64	; 0x40
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a70:	4003      	ands	r3, r0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000a72:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a74:	9300      	str	r3, [sp, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	9b00      	ldr	r3, [sp, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000a7c:	f7ff fd0a 	bl	8000494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a80:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a82:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a84:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a86:	3b3f      	subs	r3, #63	; 0x3f
 8000a88:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8c:	a901      	add	r1, sp, #4
 8000a8e:	05c0      	lsls	r0, r0, #23
	  HAL_Delay(1000);
 8000a90:	24fa      	movs	r4, #250	; 0xfa
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	f7ff fc4d 	bl	8000334 <HAL_GPIO_Init>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
 8000a9a:	05ed      	lsls	r5, r5, #23
	  HAL_Delay(1000);
 8000a9c:	00a4      	lsls	r4, r4, #2
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
 8000a9e:	0028      	movs	r0, r5
 8000aa0:	2140      	movs	r1, #64	; 0x40
 8000aa2:	f7ff fcfd 	bl	80004a0 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000aa6:	0020      	movs	r0, r4
 8000aa8:	f7ff fbea 	bl	8000280 <HAL_Delay>
 8000aac:	e7f7      	b.n	8000a9e <main+0x56>
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	40021000 	.word	0x40021000

08000ab4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <HAL_MspInit+0x2c>)
{
 8000ab8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aba:	6999      	ldr	r1, [r3, #24]
 8000abc:	4301      	orrs	r1, r0
 8000abe:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac2:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac4:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac6:	4002      	ands	r2, r0
 8000ac8:	9200      	str	r2, [sp, #0]
 8000aca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000acc:	69da      	ldr	r2, [r3, #28]
 8000ace:	430a      	orrs	r2, r1
 8000ad0:	61da      	str	r2, [r3, #28]
 8000ad2:	69db      	ldr	r3, [r3, #28]
 8000ad4:	400b      	ands	r3, r1
 8000ad6:	9301      	str	r3, [sp, #4]
 8000ad8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ada:	b002      	add	sp, #8
 8000adc:	4770      	bx	lr
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	40021000 	.word	0x40021000

08000ae4 <NMI_Handler>:
 8000ae4:	4770      	bx	lr

08000ae6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae6:	e7fe      	b.n	8000ae6 <HardFault_Handler>

08000ae8 <SVC_Handler>:
 8000ae8:	4770      	bx	lr

08000aea <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aea:	4770      	bx	lr

08000aec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aee:	f7ff fbb9 	bl	8000264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af2:	bd10      	pop	{r4, pc}

08000af4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000af4:	2101      	movs	r1, #1
 8000af6:	4b11      	ldr	r3, [pc, #68]	; (8000b3c <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000af8:	4811      	ldr	r0, [pc, #68]	; (8000b40 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	430a      	orrs	r2, r1
 8000afe:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000b00:	685a      	ldr	r2, [r3, #4]
 8000b02:	4002      	ands	r2, r0
 8000b04:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	480e      	ldr	r0, [pc, #56]	; (8000b44 <SystemInit+0x50>)
 8000b0a:	4002      	ands	r2, r0
 8000b0c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	480d      	ldr	r0, [pc, #52]	; (8000b48 <SystemInit+0x54>)
 8000b12:	4002      	ands	r2, r0
 8000b14:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000b16:	685a      	ldr	r2, [r3, #4]
 8000b18:	480c      	ldr	r0, [pc, #48]	; (8000b4c <SystemInit+0x58>)
 8000b1a:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000b1c:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000b1e:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b22:	4382      	bics	r2, r0
 8000b24:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8000b26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b28:	4809      	ldr	r0, [pc, #36]	; (8000b50 <SystemInit+0x5c>)
 8000b2a:	4002      	ands	r2, r0
 8000b2c:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000b2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b30:	438a      	bics	r2, r1
 8000b32:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]

}
 8000b38:	4770      	bx	lr
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	08ffb80c 	.word	0x08ffb80c
 8000b44:	fef6ffff 	.word	0xfef6ffff
 8000b48:	fffbffff 	.word	0xfffbffff
 8000b4c:	ffc0ffff 	.word	0xffc0ffff
 8000b50:	fffffeec 	.word	0xfffffeec

08000b54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b54:	480d      	ldr	r0, [pc, #52]	; (8000b8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b56:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b58:	480d      	ldr	r0, [pc, #52]	; (8000b90 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b5a:	490e      	ldr	r1, [pc, #56]	; (8000b94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b5c:	4a0e      	ldr	r2, [pc, #56]	; (8000b98 <LoopForever+0xe>)
  movs r3, #0
 8000b5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b60:	e002      	b.n	8000b68 <LoopCopyDataInit>

08000b62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b66:	3304      	adds	r3, #4

08000b68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b6c:	d3f9      	bcc.n	8000b62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b6e:	4a0b      	ldr	r2, [pc, #44]	; (8000b9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b70:	4c0b      	ldr	r4, [pc, #44]	; (8000ba0 <LoopForever+0x16>)
  movs r3, #0
 8000b72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b74:	e001      	b.n	8000b7a <LoopFillZerobss>

08000b76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b78:	3204      	adds	r2, #4

08000b7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b7c:	d3fb      	bcc.n	8000b76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b7e:	f7ff ffb9 	bl	8000af4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000b82:	f000 f811 	bl	8000ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b86:	f7ff ff5f 	bl	8000a48 <main>

08000b8a <LoopForever>:

LoopForever:
    b LoopForever
 8000b8a:	e7fe      	b.n	8000b8a <LoopForever>
  ldr   r0, =_estack
 8000b8c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b94:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000b98:	08000c64 	.word	0x08000c64
  ldr r2, =_sbss
 8000b9c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000ba0:	20000024 	.word	0x20000024

08000ba4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ba4:	e7fe      	b.n	8000ba4 <ADC1_IRQHandler>
	...

08000ba8 <__libc_init_array>:
 8000ba8:	b570      	push	{r4, r5, r6, lr}
 8000baa:	2600      	movs	r6, #0
 8000bac:	4d0c      	ldr	r5, [pc, #48]	; (8000be0 <__libc_init_array+0x38>)
 8000bae:	4c0d      	ldr	r4, [pc, #52]	; (8000be4 <__libc_init_array+0x3c>)
 8000bb0:	1b64      	subs	r4, r4, r5
 8000bb2:	10a4      	asrs	r4, r4, #2
 8000bb4:	42a6      	cmp	r6, r4
 8000bb6:	d109      	bne.n	8000bcc <__libc_init_array+0x24>
 8000bb8:	2600      	movs	r6, #0
 8000bba:	f000 f82b 	bl	8000c14 <_init>
 8000bbe:	4d0a      	ldr	r5, [pc, #40]	; (8000be8 <__libc_init_array+0x40>)
 8000bc0:	4c0a      	ldr	r4, [pc, #40]	; (8000bec <__libc_init_array+0x44>)
 8000bc2:	1b64      	subs	r4, r4, r5
 8000bc4:	10a4      	asrs	r4, r4, #2
 8000bc6:	42a6      	cmp	r6, r4
 8000bc8:	d105      	bne.n	8000bd6 <__libc_init_array+0x2e>
 8000bca:	bd70      	pop	{r4, r5, r6, pc}
 8000bcc:	00b3      	lsls	r3, r6, #2
 8000bce:	58eb      	ldr	r3, [r5, r3]
 8000bd0:	4798      	blx	r3
 8000bd2:	3601      	adds	r6, #1
 8000bd4:	e7ee      	b.n	8000bb4 <__libc_init_array+0xc>
 8000bd6:	00b3      	lsls	r3, r6, #2
 8000bd8:	58eb      	ldr	r3, [r5, r3]
 8000bda:	4798      	blx	r3
 8000bdc:	3601      	adds	r6, #1
 8000bde:	e7f2      	b.n	8000bc6 <__libc_init_array+0x1e>
 8000be0:	08000c5c 	.word	0x08000c5c
 8000be4:	08000c5c 	.word	0x08000c5c
 8000be8:	08000c5c 	.word	0x08000c5c
 8000bec:	08000c60 	.word	0x08000c60

08000bf0 <memcpy>:
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	b510      	push	{r4, lr}
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d100      	bne.n	8000bfa <memcpy+0xa>
 8000bf8:	bd10      	pop	{r4, pc}
 8000bfa:	5ccc      	ldrb	r4, [r1, r3]
 8000bfc:	54c4      	strb	r4, [r0, r3]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	e7f8      	b.n	8000bf4 <memcpy+0x4>

08000c02 <memset>:
 8000c02:	0003      	movs	r3, r0
 8000c04:	1882      	adds	r2, r0, r2
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d100      	bne.n	8000c0c <memset+0xa>
 8000c0a:	4770      	bx	lr
 8000c0c:	7019      	strb	r1, [r3, #0]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	e7f9      	b.n	8000c06 <memset+0x4>
	...

08000c14 <_init>:
 8000c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c1a:	bc08      	pop	{r3}
 8000c1c:	469e      	mov	lr, r3
 8000c1e:	4770      	bx	lr

08000c20 <_fini>:
 8000c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c26:	bc08      	pop	{r3}
 8000c28:	469e      	mov	lr, r3
 8000c2a:	4770      	bx	lr
