// Seed: 1466962472
module module_0 (
    output wire id_0,
    input  wand id_1
);
  wire id_3, id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wor id_2,
    output logic id_3,
    output tri0 id_4,
    output tri1 id_5
);
  wire id_7;
  always id_3 <= 1;
  logic [7:0][-1 : ""] id_8;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.type_1 = 0;
  wor id_9;
  assign id_5 = id_9;
  wire id_10;
endmodule
