<div id="pf137" class="pf w0 h0" data-page-no="137"><div class="pc pc137 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg137.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">19.31.6<span class="_ _b"> </span>Claim TAG Set Register (MTB_TAGSET)</div><div class="t m0 x9 hf y1c8 ff3 fs5 fc0 sc0 ls0 ws0">The Claim Tag Set Register returns the number of bits that can be set on a read, and</div><div class="t m0 x9 hf y9de ff3 fs5 fc0 sc0 ls0 ws0">enables individual bits to be set on a write. It is hardwired to specific values used during</div><div class="t m0 x9 hf y9df ff3 fs5 fc0 sc0 ls0 ws0">the auto-discovery process by an external debug agent.</div><div class="t m0 x9 h7 y1b78 ff2 fs4 fc0 sc0 ls0 ws0">Address: F000_0000h base + FA0h offset = F000_0FA0h</div><div class="t m0 x2c h1d y1b79 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y1bfe ff2 fsd fc0 sc0 ls1db">R<span class="fs4 ls0 v11">TAGSET</span></div><div class="t m0 x89 h1d y1bff ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y1c00 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xf2 h9 y1c01 ff1 fs2 fc0 sc0 ls0 ws0">MTB_TAGSET field descriptions</div><div class="t m0 x12c h10 y1c02 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y1c03 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x50 h7 y1c04 ff2 fs4 fc0 sc0 ls0">TAGSET</div><div class="t m0 x83 h7 y1c03 ff2 fs4 fc0 sc0 ls0 ws0">Hardwired to 0x0000_0000</div><div class="t m0 x9 he y1c05 ff1 fs1 fc0 sc0 ls0 ws0">19.31.7<span class="_ _b"> </span>Claim TAG Clear Register (MTB_TAGCLEAR)</div><div class="t m0 x9 hf y1c06 ff3 fs5 fc0 sc0 ls0 ws0">The read/write Claim Tag Clear Register is used to read the claim status on debug</div><div class="t m0 x9 hf y1c07 ff3 fs5 fc0 sc0 ls0 ws0">resources. A read indicates the claim tag status. Writing 1 to a specific bit clears the</div><div class="t m0 x9 hf y1333 ff3 fs5 fc0 sc0 ls0 ws0">corresponding claim tag to 0. It is hardwired to specific values used during the auto-</div><div class="t m0 x9 hf ya68 ff3 fs5 fc0 sc0 ls0 ws0">discovery process by an external debug agent.</div><div class="t m0 x9 h7 y1c08 ff2 fs4 fc0 sc0 ls0 ws0">Address: F000_0000h base + FA4h offset = F000_0FA4h</div><div class="t m0 x2c h1d y1c09 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y1c0a ff2 fsd fc0 sc0 ls1dc">R<span class="fs4 ls0 v11">TAGCLEAR</span></div><div class="t m0 x89 h1d y1c0b ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y1c0c ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x4a h9 y1c0d ff1 fs2 fc0 sc0 ls0 ws0">MTB_TAGCLEAR field descriptions</div><div class="t m0 x12c h10 y1c0e ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x3a h7 y1c0f ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x33 h7 y1c10 ff2 fs4 fc0 sc0 ls0">TAGCLEAR</div><div class="t m0 x83 h7 y1c0f ff2 fs4 fc0 sc0 ls0 ws0">Hardwired to 0x0000_0000</div><div class="t m0 x80 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 19 Micro Trace Buffer (MTB)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>311</div><a class="l" href="#pf137" data-dest-detail='[311,"XYZ",null,481.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:295.632000px;bottom:565.450000px;width:36.009000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf137" data-dest-detail='[311,"XYZ",null,181.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:289.381000px;bottom:265.050000px;width:48.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
