// Seed: 214042534
`default_nettype wire `timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input  logic id_2,
    output logic id_3,
    input  logic id_4
);
  logic id_5;
  assign id_3 = 1'b0;
  type_11(
      1 - 1, id_3
  );
endmodule
