
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_19_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     1    0.04    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.01    0.00   18.07 v mprj/input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.03    0.06   18.14 v mprj/input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         mprj/net1 (net)
                  0.03    0.00   18.14 v mprj/_18_/A (sky130_fd_sc_hd__inv_2)
     1    0.01    0.03    0.04   18.18 ^ mprj/_18_/Y (sky130_fd_sc_hd__inv_2)
                                         mprj/_01_ (net)
                  0.03    0.00   18.18 ^ mprj/_19_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 18.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     1    0.03    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00   29.65 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.08    0.17   29.82 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.09    0.01   29.83 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.03    0.09   29.92 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.03    0.00   29.92 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   29.67   clock uncertainty
                          0.00   29.67   clock reconvergence pessimism
                          0.14   29.82   library recovery time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -18.18   data arrival time
-----------------------------------------------------------------------------
                                 11.64   slack (MET)


Startpoint: mprj/_19_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mprj/_19_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     1    0.03    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00    5.57 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.08    0.18    5.76 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.09    0.01    5.76 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.03    0.10    5.87 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.03    0.00    5.87 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.10    0.27    6.14 ^ mprj/_19_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         mprj/net51 (net)
                  0.10    0.00    6.14 ^ mprj/_16_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.03    0.12    6.25 v mprj/_16_/X (sky130_fd_sc_hd__and3b_1)
                                         mprj/_03_ (net)
                  0.03    0.00    6.25 v mprj/_17_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    6.31 v mprj/_17_/X (sky130_fd_sc_hd__clkbuf_1)
                                         mprj/_00_ (net)
                  0.02    0.00    6.31 v mprj/_19_/D (sky130_fd_sc_hd__dfrtp_1)
                                  6.31   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     1    0.03    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00   29.65 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.08    0.17   29.82 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.09    0.01   29.83 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.03    0.09   29.92 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.03    0.00   29.92 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   29.67   clock uncertainty
                          0.95   30.62   clock reconvergence pessimism
                         -0.07   30.55   library setup time
                                 30.55   data required time
-----------------------------------------------------------------------------
                                 30.55   data required time
                                 -6.31   data arrival time
-----------------------------------------------------------------------------
                                 24.24   slack (MET)



======================= Slowest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_19_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     1    0.04    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.01    0.00   18.07 v mprj/input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.10    0.18   18.25 v mprj/input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         mprj/net1 (net)
                  0.10    0.00   18.25 v mprj/_18_/A (sky130_fd_sc_hd__inv_2)
     1    0.01    0.05    0.10   18.35 ^ mprj/_18_/Y (sky130_fd_sc_hd__inv_2)
                                         mprj/_01_ (net)
                  0.05    0.00   18.35 ^ mprj/_19_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 18.35   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     1    0.03    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00   29.65 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.15    0.50   30.15 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.15    0.01   30.16 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.07    0.24   30.40 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                          0.47   30.62   library recovery time
                                 30.62   data required time
-----------------------------------------------------------------------------
                                 30.62   data required time
                                -18.35   data arrival time
-----------------------------------------------------------------------------
                                 12.27   slack (MET)


Startpoint: mprj/_19_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mprj/_19_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     1    0.03    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00    5.57 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.15    0.55    6.12 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.15    0.01    6.13 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.07    0.27    6.40 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.07    0.00    6.40 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.22    0.80    7.20 ^ mprj/_19_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         mprj/net51 (net)
                  0.22    0.00    7.20 ^ mprj/_16_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.06    0.42    7.62 v mprj/_16_/X (sky130_fd_sc_hd__and3b_1)
                                         mprj/_03_ (net)
                  0.06    0.00    7.62 v mprj/_17_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.17    7.79 v mprj/_17_/X (sky130_fd_sc_hd__clkbuf_1)
                                         mprj/_00_ (net)
                  0.06    0.00    7.79 v mprj/_19_/D (sky130_fd_sc_hd__dfrtp_1)
                                  7.79   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     1    0.03    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00   29.65 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.15    0.50   30.15 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.15    0.01   30.16 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.07    0.24   30.40 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   30.15   clock uncertainty
                          1.00   31.15   clock reconvergence pessimism
                         -0.27   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                 -7.79   data arrival time
-----------------------------------------------------------------------------
                                 23.08   slack (MET)



======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_19_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     1    0.04    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.01    0.00   18.07 v mprj/input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.05    0.10   18.17 v mprj/input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         mprj/net1 (net)
                  0.05    0.00   18.17 v mprj/_18_/A (sky130_fd_sc_hd__inv_2)
     1    0.01    0.03    0.06   18.23 ^ mprj/_18_/Y (sky130_fd_sc_hd__inv_2)
                                         mprj/_01_ (net)
                  0.03    0.00   18.23 ^ mprj/_19_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 18.23   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     1    0.03    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00   29.65 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.11    0.29   29.94 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.11    0.01   29.95 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.04    0.14   30.09 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.04    0.00   30.09 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   29.84   clock uncertainty
                          0.00   29.84   clock reconvergence pessimism
                          0.23   30.07   library recovery time
                                 30.07   data required time
-----------------------------------------------------------------------------
                                 30.07   data required time
                                -18.23   data arrival time
-----------------------------------------------------------------------------
                                 11.85   slack (MET)


Startpoint: mprj/_19_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mprj/_19_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     1    0.03    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00    5.57 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.11    0.32    5.89 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.11    0.01    5.90 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.04    0.15    6.06 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.04    0.00    6.06 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.14    0.41    6.47 ^ mprj/_19_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         mprj/net51 (net)
                  0.14    0.00    6.47 ^ mprj/_16_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.03    0.20    6.66 v mprj/_16_/X (sky130_fd_sc_hd__and3b_1)
                                         mprj/_03_ (net)
                  0.03    0.00    6.66 v mprj/_17_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    6.75 v mprj/_17_/X (sky130_fd_sc_hd__clkbuf_1)
                                         mprj/_00_ (net)
                  0.03    0.00    6.75 v mprj/_19_/D (sky130_fd_sc_hd__dfrtp_1)
                                  6.75   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     1    0.03    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.61    0.00   29.65 ^ mprj/clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.08    0.11    0.29   29.94 ^ mprj/clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_0_wb_clk_i (net)
                  0.11    0.01   29.95 ^ mprj/clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.02    0.04    0.14   30.09 ^ mprj/clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         mprj/clknet_1_0__leaf_wb_clk_i (net)
                  0.04    0.00   30.09 ^ mprj/_19_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   29.84   clock uncertainty
                          0.97   30.81   clock reconvergence pessimism
                         -0.11   30.70   library setup time
                                 30.70   data required time
-----------------------------------------------------------------------------
                                 30.70   data required time
                                 -6.75   data arrival time
-----------------------------------------------------------------------------
                                 23.94   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


max slew violations count Fastest: 0
max fanout violations count Fastest: 0
max cap violations count Fastest: 0
======================= Slowest Corner ===================================


max slew violations count Slowest: 0
max fanout violations count Slowest: 0
max cap violations count Slowest: 0
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 333 unannotated drivers.
 analog_io[0]
 analog_io[10]
 analog_io[11]
 analog_io[12]
 analog_io[13]
 analog_io[14]
 analog_io[15]
 analog_io[16]
 analog_io[17]
 analog_io[18]
 analog_io[19]
 analog_io[1]
 analog_io[20]
 analog_io[21]
 analog_io[22]
 analog_io[23]
 analog_io[24]
 analog_io[25]
 analog_io[26]
 analog_io[27]
 analog_io[28]
 analog_io[2]
 analog_io[3]
 analog_io[4]
 analog_io[5]
 analog_io[6]
 analog_io[7]
 analog_io[8]
 analog_io[9]
 io_in[0]
 io_in[10]
 io_in[11]
 io_in[12]
 io_in[13]
 io_in[14]
 io_in[15]
 io_in[16]
 io_in[17]
 io_in[18]
 io_in[19]
 io_in[1]
 io_in[20]
 io_in[21]
 io_in[22]
 io_in[23]
 io_in[24]
 io_in[25]
 io_in[26]
 io_in[27]
 io_in[28]
 io_in[29]
 io_in[2]
 io_in[30]
 io_in[31]
 io_in[32]
 io_in[33]
 io_in[34]
 io_in[35]
 io_in[36]
 io_in[37]
 io_in[3]
 io_in[4]
 io_in[5]
 io_in[6]
 io_in[7]
 io_in[8]
 io_in[9]
 la_data_in[0]
 la_data_in[100]
 la_data_in[101]
 la_data_in[102]
 la_data_in[103]
 la_data_in[104]
 la_data_in[105]
 la_data_in[106]
 la_data_in[107]
 la_data_in[108]
 la_data_in[109]
 la_data_in[10]
 la_data_in[110]
 la_data_in[111]
 la_data_in[112]
 la_data_in[113]
 la_data_in[114]
 la_data_in[115]
 la_data_in[116]
 la_data_in[117]
 la_data_in[118]
 la_data_in[119]
 la_data_in[11]
 la_data_in[120]
 la_data_in[121]
 la_data_in[122]
 la_data_in[123]
 la_data_in[124]
 la_data_in[125]
 la_data_in[126]
 la_data_in[127]
 la_data_in[12]
 la_data_in[13]
 la_data_in[14]
 la_data_in[15]
 la_data_in[16]
 la_data_in[17]
 la_data_in[18]
 la_data_in[19]
 la_data_in[1]
 la_data_in[20]
 la_data_in[21]
 la_data_in[22]
 la_data_in[23]
 la_data_in[24]
 la_data_in[25]
 la_data_in[26]
 la_data_in[27]
 la_data_in[28]
 la_data_in[29]
 la_data_in[2]
 la_data_in[30]
 la_data_in[31]
 la_data_in[32]
 la_data_in[33]
 la_data_in[34]
 la_data_in[35]
 la_data_in[36]
 la_data_in[37]
 la_data_in[38]
 la_data_in[39]
 la_data_in[3]
 la_data_in[40]
 la_data_in[41]
 la_data_in[42]
 la_data_in[43]
 la_data_in[44]
 la_data_in[45]
 la_data_in[46]
 la_data_in[47]
 la_data_in[48]
 la_data_in[49]
 la_data_in[4]
 la_data_in[50]
 la_data_in[51]
 la_data_in[52]
 la_data_in[53]
 la_data_in[54]
 la_data_in[55]
 la_data_in[56]
 la_data_in[57]
 la_data_in[58]
 la_data_in[59]
 la_data_in[5]
 la_data_in[60]
 la_data_in[61]
 la_data_in[62]
 la_data_in[63]
 la_data_in[64]
 la_data_in[65]
 la_data_in[66]
 la_data_in[67]
 la_data_in[68]
 la_data_in[69]
 la_data_in[6]
 la_data_in[70]
 la_data_in[71]
 la_data_in[72]
 la_data_in[73]
 la_data_in[74]
 la_data_in[75]
 la_data_in[76]
 la_data_in[77]
 la_data_in[78]
 la_data_in[79]
 la_data_in[7]
 la_data_in[80]
 la_data_in[81]
 la_data_in[82]
 la_data_in[83]
 la_data_in[84]
 la_data_in[85]
 la_data_in[86]
 la_data_in[87]
 la_data_in[88]
 la_data_in[89]
 la_data_in[8]
 la_data_in[90]
 la_data_in[91]
 la_data_in[92]
 la_data_in[93]
 la_data_in[94]
 la_data_in[95]
 la_data_in[96]
 la_data_in[97]
 la_data_in[98]
 la_data_in[99]
 la_data_in[9]
 la_oenb[0]
 la_oenb[100]
 la_oenb[101]
 la_oenb[102]
 la_oenb[103]
 la_oenb[104]
 la_oenb[105]
 la_oenb[106]
 la_oenb[107]
 la_oenb[108]
 la_oenb[109]
 la_oenb[10]
 la_oenb[110]
 la_oenb[111]
 la_oenb[112]
 la_oenb[113]
 la_oenb[114]
 la_oenb[115]
 la_oenb[116]
 la_oenb[117]
 la_oenb[118]
 la_oenb[119]
 la_oenb[11]
 la_oenb[120]
 la_oenb[121]
 la_oenb[122]
 la_oenb[123]
 la_oenb[124]
 la_oenb[125]
 la_oenb[126]
 la_oenb[127]
 la_oenb[12]
 la_oenb[13]
 la_oenb[14]
 la_oenb[15]
 la_oenb[16]
 la_oenb[17]
 la_oenb[18]
 la_oenb[19]
 la_oenb[1]
 la_oenb[20]
 la_oenb[21]
 la_oenb[22]
 la_oenb[23]
 la_oenb[24]
 la_oenb[25]
 la_oenb[26]
 la_oenb[27]
 la_oenb[28]
 la_oenb[29]
 la_oenb[2]
 la_oenb[30]
 la_oenb[31]
 la_oenb[32]
 la_oenb[33]
 la_oenb[34]
 la_oenb[35]
 la_oenb[36]
 la_oenb[37]
 la_oenb[38]
 la_oenb[39]
 la_oenb[3]
 la_oenb[40]
 la_oenb[41]
 la_oenb[42]
 la_oenb[43]
 la_oenb[44]
 la_oenb[45]
 la_oenb[46]
 la_oenb[47]
 la_oenb[48]
 la_oenb[49]
 la_oenb[4]
 la_oenb[50]
 la_oenb[51]
 la_oenb[52]
 la_oenb[53]
 la_oenb[54]
 la_oenb[55]
 la_oenb[56]
 la_oenb[57]
 la_oenb[58]
 la_oenb[59]
 la_oenb[5]
 la_oenb[60]
 la_oenb[61]
 la_oenb[62]
 la_oenb[63]
 la_oenb[64]
 la_oenb[65]
 la_oenb[66]
 la_oenb[67]
 la_oenb[68]
 la_oenb[69]
 la_oenb[6]
 la_oenb[70]
 la_oenb[71]
 la_oenb[72]
 la_oenb[73]
 la_oenb[74]
 la_oenb[75]
 la_oenb[76]
 la_oenb[77]
 la_oenb[78]
 la_oenb[79]
 la_oenb[7]
 la_oenb[80]
 la_oenb[81]
 la_oenb[82]
 la_oenb[83]
 la_oenb[84]
 la_oenb[85]
 la_oenb[86]
 la_oenb[87]
 la_oenb[88]
 la_oenb[89]
 la_oenb[8]
 la_oenb[90]
 la_oenb[91]
 la_oenb[92]
 la_oenb[93]
 la_oenb[94]
 la_oenb[95]
 la_oenb[96]
 la_oenb[97]
 la_oenb[98]
 la_oenb[99]
 la_oenb[9]
 user_clock2
 mprj/SRAM_0_84/HI
 mprj/SRAM_0_85/HI
 mprj/SRAM_0_86/HI
 mprj/SRAM_0_87/HI
 mprj/SRAM_0_88/HI
 mprj/SRAM_0_89/HI
 mprj/SRAM_0_90/HI
 mprj/SRAM_0_91/LO
 mprj/SRAM_0_92/LO
Found 46 partially unannotated drivers.
 mprj/hold10/X
  mprj/SRAM_0/DI[30]
 mprj/hold12/X
  mprj/SRAM_0/DI[17]
 mprj/hold14/X
  mprj/SRAM_0/DI[22]
 mprj/hold16/X
  mprj/SRAM_0/DI[4]
 mprj/hold18/X
  mprj/SRAM_0/DI[31]
 mprj/hold2/X
  mprj/SRAM_0/DI[16]
 mprj/hold20/X
  mprj/SRAM_0/DI[18]
 mprj/hold22/X
  mprj/SRAM_0/DI[3]
 mprj/hold24/X
  mprj/SRAM_0/DI[23]
 mprj/hold26/X
  mprj/SRAM_0/DI[2]
 mprj/hold28/X
  mprj/SRAM_0/DI[1]
 mprj/hold30/X
  mprj/SRAM_0/DI[24]
 mprj/hold32/X
  mprj/SRAM_0/DI[19]
 mprj/hold34/X
  mprj/SRAM_0/DI[25]
 mprj/hold36/X
  mprj/SRAM_0/DI[0]
 mprj/hold38/X
  mprj/SRAM_0/DI[20]
 mprj/hold4/X
  mprj/SRAM_0/DI[29]
 mprj/hold40/X
  mprj/SRAM_0/DI[26]
 mprj/hold42/X
  mprj/SRAM_0/DI[27]
 mprj/hold44/X
  mprj/SRAM_0/DI[13]
 mprj/hold46/X
  mprj/SRAM_0/DI[14]
 mprj/hold48/X
  mprj/SRAM_0/DI[15]
 mprj/hold50/X
  mprj/SRAM_0/DI[12]
 mprj/hold52/X
  mprj/SRAM_0/AD[0]
 mprj/hold54/X
  mprj/SRAM_0/DI[11]
 mprj/hold56/X
  mprj/SRAM_0/DI[10]
 mprj/hold58/X
  mprj/SRAM_0/DI[28]
 mprj/hold6/X
  mprj/SRAM_0/DI[21]
 mprj/hold60/X
  mprj/SRAM_0/AD[1]
 mprj/hold62/X
  mprj/SRAM_0/DI[9]
 mprj/hold64/X
  mprj/SRAM_0/DI[8]
 mprj/hold66/X
  mprj/SRAM_0/AD[2]
 mprj/hold68/X
  mprj/SRAM_0/DI[7]
 mprj/hold70/X
  mprj/SRAM_0/AD[3]
 mprj/hold72/X
  mprj/SRAM_0/AD[4]
 mprj/hold74/X
  mprj/SRAM_0/DI[6]
 mprj/hold76/X
  mprj/SRAM_0/AD[5]
 mprj/hold78/X
  mprj/SRAM_0/AD[6]
 mprj/hold8/X
  mprj/SRAM_0/DI[5]
 mprj/hold80/X
  mprj/SRAM_0/AD[7]
 mprj/hold82/X
  mprj/SRAM_0/AD[8]
 mprj/hold84/X
  mprj/SRAM_0/AD[9]
 mprj/hold86/X
  mprj/SRAM_0/BEN[16]
  mprj/SRAM_0/BEN[17]
  mprj/SRAM_0/BEN[18]
  mprj/SRAM_0/BEN[19]
  mprj/SRAM_0/BEN[20]
  mprj/SRAM_0/BEN[21]
  mprj/SRAM_0/BEN[22]
  mprj/SRAM_0/BEN[23]
 mprj/hold89/X
  mprj/SRAM_0/BEN[24]
  mprj/SRAM_0/BEN[25]
  mprj/SRAM_0/BEN[26]
  mprj/SRAM_0/BEN[27]
  mprj/SRAM_0/BEN[28]
  mprj/SRAM_0/BEN[29]
  mprj/SRAM_0/BEN[30]
  mprj/SRAM_0/BEN[31]
 mprj/hold92/X
  mprj/SRAM_0/BEN[8]
  mprj/SRAM_0/BEN[9]
  mprj/SRAM_0/BEN[10]
  mprj/SRAM_0/BEN[11]
  mprj/SRAM_0/BEN[12]
  mprj/SRAM_0/BEN[13]
  mprj/SRAM_0/BEN[14]
  mprj/SRAM_0/BEN[15]
 mprj/hold95/X
  mprj/SRAM_0/BEN[0]
  mprj/SRAM_0/BEN[1]
  mprj/SRAM_0/BEN[2]
  mprj/SRAM_0/BEN[3]
  mprj/SRAM_0/BEN[4]
  mprj/SRAM_0/BEN[5]
  mprj/SRAM_0/BEN[6]
  mprj/SRAM_0/BEN[7]

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 68 input ports missing set_input_delay.
  analog_io[0]
  analog_io[10]
  analog_io[11]
  analog_io[12]
  analog_io[13]
  analog_io[14]
  analog_io[15]
  analog_io[16]
  analog_io[17]
  analog_io[18]
  analog_io[19]
  analog_io[1]
  analog_io[20]
  analog_io[21]
  analog_io[22]
  analog_io[23]
  analog_io[24]
  analog_io[25]
  analog_io[26]
  analog_io[27]
  analog_io[28]
  analog_io[2]
  analog_io[3]
  analog_io[4]
  analog_io[5]
  analog_io[6]
  analog_io[7]
  analog_io[8]
  analog_io[9]
  io_in[0]
  io_in[10]
  io_in[11]
  io_in[12]
  io_in[13]
  io_in[14]
  io_in[15]
  io_in[16]
  io_in[17]
  io_in[18]
  io_in[19]
  io_in[1]
  io_in[20]
  io_in[21]
  io_in[22]
  io_in[23]
  io_in[24]
  io_in[25]
  io_in[26]
  io_in[27]
  io_in[28]
  io_in[29]
  io_in[2]
  io_in[30]
  io_in[31]
  io_in[32]
  io_in[33]
  io_in[34]
  io_in[35]
  io_in[36]
  io_in[37]
  io_in[3]
  io_in[4]
  io_in[5]
  io_in[6]
  io_in[7]
  io_in[8]
  io_in[9]
  user_clock2
Warning: There are 268 unconstrained endpoints.
  analog_io[0]
  analog_io[10]
  analog_io[11]
  analog_io[12]
  analog_io[13]
  analog_io[14]
  analog_io[15]
  analog_io[16]
  analog_io[17]
  analog_io[18]
  analog_io[19]
  analog_io[1]
  analog_io[20]
  analog_io[21]
  analog_io[22]
  analog_io[23]
  analog_io[24]
  analog_io[25]
  analog_io[26]
  analog_io[27]
  analog_io[28]
  analog_io[2]
  analog_io[3]
  analog_io[4]
  analog_io[5]
  analog_io[6]
  analog_io[7]
  analog_io[8]
  analog_io[9]
  io_oeb[0]
  io_oeb[10]
  io_oeb[11]
  io_oeb[12]
  io_oeb[13]
  io_oeb[14]
  io_oeb[15]
  io_oeb[16]
  io_oeb[17]
  io_oeb[18]
  io_oeb[19]
  io_oeb[1]
  io_oeb[20]
  io_oeb[21]
  io_oeb[22]
  io_oeb[23]
  io_oeb[24]
  io_oeb[25]
  io_oeb[26]
  io_oeb[27]
  io_oeb[28]
  io_oeb[29]
  io_oeb[2]
  io_oeb[30]
  io_oeb[31]
  io_oeb[32]
  io_oeb[33]
  io_oeb[34]
  io_oeb[35]
  io_oeb[36]
  io_oeb[37]
  io_oeb[3]
  io_oeb[4]
  io_oeb[5]
  io_oeb[6]
  io_oeb[7]
  io_oeb[8]
  io_oeb[9]
  io_out[0]
  io_out[10]
  io_out[11]
  io_out[12]
  io_out[13]
  io_out[14]
  io_out[15]
  io_out[16]
  io_out[17]
  io_out[18]
  io_out[19]
  io_out[1]
  io_out[20]
  io_out[21]
  io_out[22]
  io_out[23]
  io_out[24]
  io_out[25]
  io_out[26]
  io_out[27]
  io_out[28]
  io_out[29]
  io_out[2]
  io_out[30]
  io_out[31]
  io_out[32]
  io_out[33]
  io_out[34]
  io_out[35]
  io_out[36]
  io_out[37]
  io_out[3]
  io_out[4]
  io_out[5]
  io_out[6]
  io_out[7]
  io_out[8]
  io_out[9]
  la_data_out[0]
  la_data_out[100]
  la_data_out[101]
  la_data_out[102]
  la_data_out[103]
  la_data_out[104]
  la_data_out[105]
  la_data_out[106]
  la_data_out[107]
  la_data_out[108]
  la_data_out[109]
  la_data_out[10]
  la_data_out[110]
  la_data_out[111]
  la_data_out[112]
  la_data_out[113]
  la_data_out[114]
  la_data_out[115]
  la_data_out[116]
  la_data_out[117]
  la_data_out[118]
  la_data_out[119]
  la_data_out[11]
  la_data_out[120]
  la_data_out[121]
  la_data_out[122]
  la_data_out[123]
  la_data_out[124]
  la_data_out[125]
  la_data_out[126]
  la_data_out[127]
  la_data_out[12]
  la_data_out[13]
  la_data_out[14]
  la_data_out[15]
  la_data_out[16]
  la_data_out[17]
  la_data_out[18]
  la_data_out[19]
  la_data_out[1]
  la_data_out[20]
  la_data_out[21]
  la_data_out[22]
  la_data_out[23]
  la_data_out[24]
  la_data_out[25]
  la_data_out[26]
  la_data_out[27]
  la_data_out[28]
  la_data_out[29]
  la_data_out[2]
  la_data_out[30]
  la_data_out[31]
  la_data_out[32]
  la_data_out[33]
  la_data_out[34]
  la_data_out[35]
  la_data_out[36]
  la_data_out[37]
  la_data_out[38]
  la_data_out[39]
  la_data_out[3]
  la_data_out[40]
  la_data_out[41]
  la_data_out[42]
  la_data_out[43]
  la_data_out[44]
  la_data_out[45]
  la_data_out[46]
  la_data_out[47]
  la_data_out[48]
  la_data_out[49]
  la_data_out[4]
  la_data_out[50]
  la_data_out[51]
  la_data_out[52]
  la_data_out[53]
  la_data_out[54]
  la_data_out[55]
  la_data_out[56]
  la_data_out[57]
  la_data_out[58]
  la_data_out[59]
  la_data_out[5]
  la_data_out[60]
  la_data_out[61]
  la_data_out[62]
  la_data_out[63]
  la_data_out[64]
  la_data_out[65]
  la_data_out[66]
  la_data_out[67]
  la_data_out[68]
  la_data_out[69]
  la_data_out[6]
  la_data_out[70]
  la_data_out[71]
  la_data_out[72]
  la_data_out[73]
  la_data_out[74]
  la_data_out[75]
  la_data_out[76]
  la_data_out[77]
  la_data_out[78]
  la_data_out[79]
  la_data_out[7]
  la_data_out[80]
  la_data_out[81]
  la_data_out[82]
  la_data_out[83]
  la_data_out[84]
  la_data_out[85]
  la_data_out[86]
  la_data_out[87]
  la_data_out[88]
  la_data_out[89]
  la_data_out[8]
  la_data_out[90]
  la_data_out[91]
  la_data_out[92]
  la_data_out[93]
  la_data_out[94]
  la_data_out[95]
  la_data_out[96]
  la_data_out[97]
  la_data_out[98]
  la_data_out[99]
  la_data_out[9]
  user_irq[0]
  user_irq[1]
  user_irq[2]
  wbs_dat_o[0]
  wbs_dat_o[10]
  wbs_dat_o[11]
  wbs_dat_o[12]
  wbs_dat_o[13]
  wbs_dat_o[14]
  wbs_dat_o[15]
  wbs_dat_o[16]
  wbs_dat_o[17]
  wbs_dat_o[18]
  wbs_dat_o[19]
  wbs_dat_o[1]
  wbs_dat_o[20]
  wbs_dat_o[21]
  wbs_dat_o[22]
  wbs_dat_o[23]
  wbs_dat_o[24]
  wbs_dat_o[25]
  wbs_dat_o[26]
  wbs_dat_o[27]
  wbs_dat_o[28]
  wbs_dat_o[29]
  wbs_dat_o[2]
  wbs_dat_o[30]
  wbs_dat_o[31]
  wbs_dat_o[3]
  wbs_dat_o[4]
  wbs_dat_o[5]
  wbs_dat_o[6]
  wbs_dat_o[7]
  wbs_dat_o[8]
  wbs_dat_o[9]
