// File: signed2twoscomplement.v
// Generated by MyHDL 0.9dev
// Date: Thu Apr  2 05:33:09 2015


`timescale 1ns/10ps

module signed2twoscomplement (
    x,
    z
);
// return 

input signed [9:0] x;
output [8:0] z;
wire [8:0] z;







assign z = x;

endmodule
