

================================================================
== Vivado HLS Report for 'Block_des_dec_exit2'
================================================================
* Date:           Wed Dec 23 13:51:46 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_3
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_7 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read)" [desDecrypt.c:178]   --->   Operation 2 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%L = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_read_7, i32 32, i32 63)" [desDecrypt.c:178]   --->   Operation 3 'partselect' 'L' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%R = trunc i64 %p_read_7 to i32" [desDecrypt.c:179]   --->   Operation 4 'trunc' 'R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %L, 0" [desDecrypt.c:178]   --->   Operation 5 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %R, 1" [desDecrypt.c:178]   --->   Operation 6 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [desDecrypt.c:178]   --->   Operation 7 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_7  (read       ) [ 00]
L         (partselect ) [ 00]
R         (trunc      ) [ 00]
mrv       (insertvalue) [ 00]
mrv_1     (insertvalue) [ 00]
ret_ln178 (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="p_read_7_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="64" slack="0"/>
<pin id="14" dir="0" index="1" bw="64" slack="0"/>
<pin id="15" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="L_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="64" slack="0"/>
<pin id="21" dir="0" index="2" bw="7" slack="0"/>
<pin id="22" dir="0" index="3" bw="7" slack="0"/>
<pin id="23" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="L/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="R_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="64" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="R/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="mrv_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="mrv_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="2" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="24"><net_src comp="4" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="12" pin="2"/><net_sink comp="18" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="18" pin=2"/></net>

<net id="27"><net_src comp="8" pin="0"/><net_sink comp="18" pin=3"/></net>

<net id="31"><net_src comp="12" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="18" pin="4"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="32" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="28" pin="1"/><net_sink comp="38" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_des_dec_.exit2 : p_read | {1 }
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		ret_ln178 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|   read   | p_read_7_read_fu_12 |
|----------|---------------------|
|partselect|       L_fu_18       |
|----------|---------------------|
|   trunc  |       R_fu_28       |
|----------|---------------------|
|insertvalue|      mrv_fu_32      |
|          |     mrv_1_fu_38     |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
