#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a4289fa9d0 .scope module, "SRLatchDataFlowtb" "SRLatchDataFlowtb" 2 1;
 .timescale 0 0;
v000001a4289fbcd0_0 .var "A", 0 0;
v000001a4289fbd70_0 .var "B", 0 0;
v000001a4289fbe10_0 .net "C", 0 0, L_000001a428a132b0;  1 drivers
v000001a428a12880_0 .net "D", 0 0, L_000001a428a13410;  1 drivers
S_000001a4289fab60 .scope module, "dut" "SRLatchDataFlow" 2 5, 3 1 0, S_000001a4289fa9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "notS";
    .port_info 1 /INPUT 1 "notR";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "notQ";
L_000001a4289f8be0 .functor AND 1, v000001a4289fbcd0_0, L_000001a428a13410, C4<1>, C4<1>;
L_000001a428a132b0 .functor NOT 1, L_000001a4289f8be0, C4<0>, C4<0>, C4<0>;
L_000001a428a13150 .functor AND 1, v000001a4289fbd70_0, L_000001a428a132b0, C4<1>, C4<1>;
L_000001a428a13410 .functor NOT 1, L_000001a428a13150, C4<0>, C4<0>, C4<0>;
v000001a4289f8b40_0 .net "Q", 0 0, L_000001a428a132b0;  alias, 1 drivers
v000001a428a45d60_0 .net *"_ivl_0", 0 0, L_000001a4289f8be0;  1 drivers
v000001a4289facf0_0 .net *"_ivl_4", 0 0, L_000001a428a13150;  1 drivers
v000001a4289fad90_0 .net "notQ", 0 0, L_000001a428a13410;  alias, 1 drivers
v000001a4289fbb90_0 .net "notR", 0 0, v000001a4289fbd70_0;  1 drivers
v000001a4289fbc30_0 .net "notS", 0 0, v000001a4289fbcd0_0;  1 drivers
    .scope S_000001a4289fa9d0;
T_0 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4289fbcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4289fbd70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4289fbcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4289fbd70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4289fbcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4289fbd70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4289fbcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4289fbd70_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001a4289fa9d0;
T_1 ;
    %vpi_call 2 15 "$monitor", "simtime = %g, A =%b, B =%b, C =%b, D =%b", $time, v000001a4289fbcd0_0, v000001a4289fbd70_0, v000001a4289fbe10_0, v000001a428a12880_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SRLatchDataFlowltb.v";
    "SRLatchDataFlow.v";
