$date
	Mon Apr 01 11:16:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test $end
$scope module UUT $end
$var wire 3 ! A [2:0] $end
$var wire 1 " CLK $end
$var wire 1 # reset $end
$var reg 8 $ Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
b0 !
$end
#10
b1 $
1"
#20
0"
#30
1"
#40
0"
#50
b10 $
1"
b1 !
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
b10 !
#110
b100 $
1"
#120
0"
#130
1"
#140
0"
#150
b1000 $
1"
b11 !
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
b100 !
#210
b10000 $
1"
#220
0"
#230
1"
#240
0"
#250
b100000 $
1"
b101 !
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
1#
#310
b0 $
1"
#320
0"
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#410
1"
#420
0"
#430
1"
#440
0"
#450
b1000000 $
1"
b110 !
0#
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
b111 !
#510
b10000000 $
1"
#520
0"
#530
1"
#540
0"
#550
b10000 $
1"
b100 !
#560
0"
#570
1"
#580
0"
#590
1"
#600
0"
