INFO: [VRFC 10-163] Analyzing VHDL file "/home/aranel/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.sim/sim_1/synth/func/xsim/AXI_SpaceWire_IP_v1_0_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_SpaceWire_IP_v1_0_S02_AXI_REG'
INFO: [VRFC 10-3107] analyzing entity 'spwlink'
INFO: [VRFC 10-3107] analyzing entity 'spwram'
INFO: [VRFC 10-3107] analyzing entity '\spwram__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\spwram__parameterized1_0\'
INFO: [VRFC 10-3107] analyzing entity 'spwrecv'
INFO: [VRFC 10-3107] analyzing entity 'syncdff'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_1'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_10'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_11'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_12'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_13'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_2'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_3'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_4'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_5'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_6'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_7'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_8'
INFO: [VRFC 10-3107] analyzing entity 'syncdff_9'
INFO: [VRFC 10-3107] analyzing entity 'unimacro_FIFO_DUALCLOCK_MACRO'
INFO: [VRFC 10-3107] analyzing entity 'unimacro_FIFO_DUALCLOCK_MACRO_14'
INFO: [VRFC 10-3107] analyzing entity 'AXI_SpaceWire_IP_v1_0_S00_AXI_TX'
INFO: [VRFC 10-3107] analyzing entity 'AXI_SpaceWire_IP_v1_0_S01_AXI_RX'
INFO: [VRFC 10-3107] analyzing entity 'spwrecvfront_fast'
INFO: [VRFC 10-3107] analyzing entity 'spwxmit_fast'
INFO: [VRFC 10-3107] analyzing entity 'spwstream'
INFO: [VRFC 10-3107] analyzing entity 'AXI_SpaceWire_IP_v1_0'
