// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan4(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=128, blocks_per_sm=8

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception4131[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception14145[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 128, 1, 1
.minnctapersm 8
{
	.reg .pred 	%p<250>;
	.reg .b16 	%rs<88>;
	.reg .b32 	%r<1907>;
	.reg .f32 	%f<701>;
	.reg .b64 	%rd<385>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r154, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd59, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r161, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r161, 41215;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r162, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r162, 41215;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r155, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r163, %r3, 7;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r164, %r163, %r4;
	or.b32  	%r165, %r164, %r2;
	mul.wide.u32 	%rd64, %r165, 4;
	add.s64 	%rd5, %rd4, %rd64;
	mov.u32 	%r166, 1;
	st.global.u32 	[%rd5], %r166;
	setp.gt.u32 	%p3, %r155, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L131
	ld.param.u32 	%r156, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r156, %r155;
	setp.gt.s32 	%p5, %r156, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L138
	ld.param.u32 	%r157, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r167, %r156, %r155;
	and.b32  	%r168, %r167, 255;
	setp.ne.s32 	%p7, %r168, 0;
	setp.gt.u32 	%p8, %r157, 8191;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L149
	ld.param.u32 	%r158, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r158, %r157;
	setp.gt.s32 	%p11, %r158, 16383;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L156
	sub.s32 	%r169, %r158, %r157;
	add.s32 	%r170, %r169, 3;
	and.b32  	%r171, %r170, 63;
	setp.eq.s32 	%p13, %r171, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L269
	ld.param.u32 	%r159, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r159, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L271
	ld.param.u32 	%r160, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r159, %r160;
	setp.lt.s32 	%p16, %r160, 385;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass155
	bfe.u32 	%r69, %r4, 1, 1;
	shl.b32 	%r70, %r69, 1;
	or.b32  	%r174, %r70, -15;
	cvt.rn.f32.s32 	%f46, %r174;
	mov.f32 	%f47, 0f42080000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f45, 0f3F800000;
	mov.f32 	%f693, %f45;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L485
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r182, %f74;
	and.b32  	%r183, %r182, -2147483648;
	or.b32  	%r184, %r183, 1056964608;
	mov.b32 	%f75, %r184;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r185, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r186, %r185, 1;
	setp.eq.b32 	%p26, %r186, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r187, %r185, 2;
	setp.eq.s32 	%p27, %r187, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f693, %f99, %f100;
$L__BB0_15:                             // %L489
	and.b32  	%r66, %r4, 2;
	or.b32  	%r188, %r70, -11;
	cvt.rn.f32.s32 	%f104, %r188;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f694, %f45;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L503
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r196, %f132;
	and.b32  	%r197, %r196, -2147483648;
	or.b32  	%r198, %r197, 1056964608;
	mov.b32 	%f133, %r198;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r199, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r200, %r199, 1;
	setp.eq.b32 	%p37, %r200, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r201, %r199, 2;
	setp.eq.s32 	%p38, %r201, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f694, %f157, %f158;
$L__BB0_17:                             // %L507
	or.b32  	%r205, %r66, -7;
	cvt.rn.f32.s32 	%f163, %r205;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f695, %f45;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L554
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r213, %f191;
	and.b32  	%r214, %r213, -2147483648;
	or.b32  	%r215, %r214, 1056964608;
	mov.b32 	%f192, %r215;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r216, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r217, %r216, 1;
	setp.eq.b32 	%p48, %r217, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r218, %r216, 2;
	setp.eq.s32 	%p49, %r218, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f695, %f216, %f217;
$L__BB0_19:                             // %L558
	or.b32  	%r219, %r4, -3;
	cvt.rn.f32.s32 	%f221, %r219;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f696, %f45;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L572
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r227, %f249;
	and.b32  	%r228, %r227, -2147483648;
	or.b32  	%r229, %r228, 1056964608;
	mov.b32 	%f250, %r229;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r230, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r231, %r230, 1;
	setp.eq.b32 	%p59, %r231, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r232, %r230, 2;
	setp.eq.s32 	%p60, %r232, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f696, %f274, %f275;
$L__BB0_21:                             // %L576
	or.b32  	%r236, %r70, 1;
	cvt.rn.f32.s32 	%f280, %r236;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f697, %f45;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L623
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r244, %f308;
	and.b32  	%r245, %r244, -2147483648;
	or.b32  	%r246, %r245, 1056964608;
	mov.b32 	%f309, %r246;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r247, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r248, %r247, 1;
	setp.eq.b32 	%p70, %r248, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r249, %r247, 2;
	setp.eq.s32 	%p71, %r249, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f697, %f333, %f334;
$L__BB0_23:                             // %L627
	or.b32  	%r250, %r70, 5;
	cvt.rn.f32.s32 	%f338, %r250;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f698, %f45;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L641
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r258, %f366;
	and.b32  	%r259, %r258, -2147483648;
	or.b32  	%r260, %r259, 1056964608;
	mov.b32 	%f367, %r260;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r261, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r262, %r261, 1;
	setp.eq.b32 	%p81, %r262, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r263, %r261, 2;
	setp.eq.s32 	%p82, %r263, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f698, %f391, %f392;
$L__BB0_25:                             // %L645
	or.b32  	%r267, %r66, 9;
	cvt.rn.f32.s32 	%f397, %r267;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f699, %f45;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L692
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r275, %f425;
	and.b32  	%r276, %r275, -2147483648;
	or.b32  	%r277, %r276, 1056964608;
	mov.b32 	%f426, %r277;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r278, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r279, %r278, 1;
	setp.eq.b32 	%p92, %r279, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r280, %r278, 2;
	setp.eq.s32 	%p93, %r280, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f699, %f450, %f451;
$L__BB0_27:                             // %L696
	or.b32  	%r281, %r66, 13;
	cvt.rn.f32.s32 	%f455, %r281;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	mov.f32 	%f700, %f45;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L710
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r289, %f483;
	and.b32  	%r290, %r289, -2147483648;
	or.b32  	%r291, %r290, 1056964608;
	mov.b32 	%f484, %r291;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r292, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r293, %r292, 1;
	setp.eq.b32 	%p103, %r293, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r294, %r292, 2;
	setp.eq.s32 	%p104, %r294, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f700, %f508, %f509;
$L__BB0_29:                             // %L714
	setp.le.s32 	%p144, %r156, %r155;
	mov.u32 	%r1899, 0;
	@%p144 bra 	$L__BB0_36;
// %bb.30:                              // %L1112.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r175, %f51;
	mov.b32 	%r189, %f109;
	mov.b32 	%r206, %f168;
	mov.b32 	%r220, %f226;
	mov.b32 	%r237, %f285;
	mov.b32 	%r251, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r176, %r175, -2147483648;
	and.b32  	%r190, %r189, -2147483648;
	and.b32  	%r207, %r206, -2147483648;
	and.b32  	%r221, %r220, -2147483648;
	and.b32  	%r238, %r237, -2147483648;
	and.b32  	%r252, %r251, -2147483648;
	mov.b32 	%r268, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	or.b32  	%r177, %r176, 1056964608;
	or.b32  	%r191, %r190, 1056964608;
	or.b32  	%r208, %r207, 1056964608;
	or.b32  	%r222, %r221, 1056964608;
	or.b32  	%r239, %r238, 1056964608;
	or.b32  	%r253, %r252, 1056964608;
	and.b32  	%r269, %r268, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r177;
	mov.b32 	%f110, %r191;
	mov.b32 	%f169, %r208;
	mov.b32 	%f227, %r222;
	mov.b32 	%f286, %r239;
	mov.b32 	%f344, %r253;
	or.b32  	%r270, %r269, 1056964608;
	mov.b32 	%r282, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r270;
	and.b32  	%r283, %r282, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r284, %r283, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r284;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	cvt.rzi.s32.f32 	%r178, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r192, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r209, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r223, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r240, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r254, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	add.s32 	%r179, %r178, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r193, %r192, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r210, %r209, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r224, %r223, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r241, %r240, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r255, %r254, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r271, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r180, %r179, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r194, %r193, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r211, %r210, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r225, %r224, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r242, %r241, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r256, %r255, 1;
	add.s32 	%r272, %r271, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r180, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r194, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r211, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r225, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r242, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r256, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r273, %r272, 1;
	cvt.rzi.s32.f32 	%r285, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r181, %r179, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r195, %r193, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r212, %r210, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r226, %r224, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r243, %r241, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r257, %r255, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r273, 1;
	add.s32 	%r286, %r285, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	shl.b32 	%r65, %r3, 2;
	setp.eq.s32 	%p22, %r181, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r195, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r212, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r226, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r243, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r257, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r274, %r272, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r287, %r286, 1;
	or.b32  	%r172, %r65, %r66;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r274, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r287, 1;
	bfe.u32 	%r173, %r172, 1, 8;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r288, %r286, 2;
	ld.param.u64 	%rd1, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd65, %r173, 4;
	mul.f32 	%f102, %f693, %f43;
	mov.f32 	%f103, 0f40800000;
	mul.f32 	%f160, %f694, %f5;
	mul.f32 	%f219, %f695, %f10;
	mul.f32 	%f277, %f696, %f16;
	mul.f32 	%f336, %f697, %f21;
	mul.f32 	%f394, %f698, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r288, 0;
	sub.f32 	%f481, %f71, %f479;
	add.s64 	%rd66, %rd1, %rd65;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f699, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r67, [%rd66];
	shr.u32 	%r68, %r4, 1;
	mov.b32 	%r204, %f162;
	mov.b32 	%r203, %f3;
	mov.b32 	%r235, %f279;
	mov.b32 	%r234, %f14;
	mov.b32 	%r266, %f396;
	mov.b32 	%r265, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r202, %r204, %r203;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r233, %r235, %r234;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r264, %r266, %r265;
	// end inline asm
	mul.f32 	%f510, %f700, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r297, %f512;
	mov.b32 	%r296, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r295, %r297, %r296;
	// end inline asm
	mul.lo.s32 	%r328, %r69, 3;
	cvt.rn.f32.s32 	%f513, %r328;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r329, %f515;
	and.b32  	%r330, %r329, -2147483648;
	or.b32  	%r331, %r330, 1056964608;
	mov.b32 	%f516, %r331;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r332, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r333, %r332, 1;
	setp.eq.b32 	%p108, %r333, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r334, %r332, 2;
	setp.eq.s32 	%p109, %r334, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r335, %r332, 1;
	and.b32  	%r336, %r335, 2;
	setp.eq.s32 	%p110, %r336, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r337, %r328, 6;
	and.b32  	%r338, %r337, 7;
	cvt.rn.f32.s32 	%f547, %r338;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r339, %f549;
	and.b32  	%r340, %r339, -2147483648;
	or.b32  	%r341, %r340, 1056964608;
	mov.b32 	%f550, %r341;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r342, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r343, %r342, 1;
	setp.eq.b32 	%p115, %r343, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r344, %r342, 2;
	setp.eq.s32 	%p116, %r344, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r345, %r342, 1;
	and.b32  	%r346, %r345, 2;
	setp.eq.s32 	%p117, %r346, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r299, %f546;
	mov.b32 	%r300, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r298, %r300, %r299;
	// end inline asm
	mov.b32 	%r302, %f543;
	mov.b32 	%r303, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r301, %r303, %r302;
	// end inline asm
	shr.u32 	%r11, %r4, 2;
	bfe.u32 	%r347, %r4, 2, 1;
	shr.u32 	%r12, %r4, 3;
	and.b32  	%r348, %r12, 2;
	or.b32  	%r349, %r347, %r348;
	xor.b32  	%r350, %r12, %r4;
	and.b32  	%r351, %r350, 1;
	setp.eq.b32 	%p120, %r351, 1;
	mul.lo.s32 	%r352, %r70, %r349;
	cvt.rn.f32.s32 	%f580, %r352;
	div.approx.f32 	%f581, %f580, %f103;
	add.f32 	%f582, %f581, %f581;
	mov.b32 	%r353, %f582;
	and.b32  	%r354, %r353, -2147483648;
	or.b32  	%r355, %r354, 1056964608;
	mov.b32 	%f583, %r355;
	add.f32 	%f584, %f582, %f583;
	cvt.rzi.f32.f32 	%f585, %f584;
	abs.f32 	%f586, %f582;
	setp.gt.f32 	%p121, %f586, 0f4B000000;
	selp.f32 	%f587, %f582, %f585, %p121;
	cvt.rzi.f32.f32 	%f588, %f582;
	setp.lt.f32 	%p122, %f586, 0f3F000000;
	selp.f32 	%f589, %f588, %f587, %p122;
	cvt.rzi.s32.f32 	%r356, %f589;
	fma.rn.f32 	%f590, %f589, 0fBF000000, %f581;
	mul.f32 	%f591, %f590, %f590;
	fma.rn.f32 	%f592, %f591, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f593, %f591, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f594, %f592, %f591, 0fC0A55DF6;
	fma.rn.f32 	%f595, %f593, %f591, 0f4081E0CF;
	fma.rn.f32 	%f596, %f591, %f590, 0f00000000;
	fma.rn.f32 	%f597, %f595, %f591, 0fC09DE9E6;
	fma.rn.f32 	%f598, %f594, %f596, 0f00000000;
	fma.rn.f32 	%f599, %f597, %f591, 0f3F800000;
	fma.rn.f32 	%f600, %f590, 0f40490FDB, %f598;
	and.b32  	%r357, %r356, 1;
	setp.eq.b32 	%p123, %r357, 1;
	selp.f32 	%f601, %f599, %f600, %p123;
	selp.f32 	%f602, %f600, %f599, %p123;
	and.b32  	%r358, %r356, 2;
	setp.eq.s32 	%p124, %r358, 0;
	neg.f32 	%f603, %f601;
	selp.f32 	%f604, %f601, %f603, %p124;
	add.s32 	%r359, %r356, 1;
	and.b32  	%r360, %r359, 2;
	setp.eq.s32 	%p125, %r360, 0;
	sub.f32 	%f605, %f71, %f602;
	selp.f32 	%f606, %f602, %f605, %p125;
	cvt.rzi.f32.f32 	%f607, %f581;
	setp.eq.f32 	%p126, %f607, %f581;
	mul.f32 	%f608, %f581, 0f00000000;
	selp.f32 	%f609, %f608, %f604, %p126;
	abs.f32 	%f610, %f581;
	setp.gt.f32 	%p127, %f610, 0f4B800000;
	add.f32 	%f611, %f609, 0f3F800000;
	selp.f32 	%f612, %f611, %f606, %p127;
	selp.f32 	%f613, 0f00000000, 0f3F800000, %p120;
	mul.f32 	%f614, %f612, %f613;
	neg.f32 	%f615, %f613;
	mul.f32 	%f616, %f609, %f615;
	shl.b32 	%r361, %r349, 1;
	add.s32 	%r362, %r352, %r361;
	and.b32  	%r363, %r362, 6;
	cvt.rn.f32.s32 	%f617, %r363;
	div.approx.f32 	%f618, %f617, %f103;
	add.f32 	%f619, %f618, %f618;
	mov.b32 	%r364, %f619;
	and.b32  	%r365, %r364, -2147483648;
	or.b32  	%r366, %r365, 1056964608;
	mov.b32 	%f620, %r366;
	add.f32 	%f621, %f619, %f620;
	cvt.rzi.f32.f32 	%f622, %f621;
	abs.f32 	%f623, %f619;
	setp.gt.f32 	%p128, %f623, 0f4B000000;
	selp.f32 	%f624, %f619, %f622, %p128;
	cvt.rzi.f32.f32 	%f625, %f619;
	setp.lt.f32 	%p129, %f623, 0f3F000000;
	selp.f32 	%f626, %f625, %f624, %p129;
	cvt.rzi.s32.f32 	%r367, %f626;
	fma.rn.f32 	%f627, %f626, 0fBF000000, %f618;
	mul.f32 	%f628, %f627, %f627;
	fma.rn.f32 	%f629, %f628, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f630, %f628, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f631, %f629, %f628, 0fC0A55DF6;
	fma.rn.f32 	%f632, %f630, %f628, 0f4081E0CF;
	fma.rn.f32 	%f633, %f628, %f627, 0f00000000;
	fma.rn.f32 	%f634, %f632, %f628, 0fC09DE9E6;
	fma.rn.f32 	%f635, %f631, %f633, 0f00000000;
	fma.rn.f32 	%f636, %f634, %f628, 0f3F800000;
	fma.rn.f32 	%f637, %f627, 0f40490FDB, %f635;
	and.b32  	%r368, %r367, 1;
	setp.eq.b32 	%p130, %r368, 1;
	selp.f32 	%f638, %f636, %f637, %p130;
	selp.f32 	%f639, %f637, %f636, %p130;
	and.b32  	%r369, %r367, 2;
	setp.eq.s32 	%p131, %r369, 0;
	neg.f32 	%f640, %f638;
	selp.f32 	%f641, %f638, %f640, %p131;
	add.s32 	%r370, %r367, 1;
	and.b32  	%r371, %r370, 2;
	setp.eq.s32 	%p132, %r371, 0;
	sub.f32 	%f642, %f71, %f639;
	selp.f32 	%f643, %f639, %f642, %p132;
	cvt.rzi.f32.f32 	%f644, %f618;
	setp.eq.f32 	%p133, %f644, %f618;
	mul.f32 	%f645, %f618, 0f00000000;
	selp.f32 	%f646, %f645, %f641, %p133;
	abs.f32 	%f647, %f618;
	setp.gt.f32 	%p134, %f647, 0f4B800000;
	add.f32 	%f648, %f646, 0f3F800000;
	selp.f32 	%f649, %f648, %f643, %p134;
	mul.f32 	%f650, %f649, %f613;
	mul.f32 	%f651, %f646, %f615;
	mov.b32 	%r306, %f650;
	mov.b32 	%r305, %f614;
	// begin inline asm
	cvt.rn.f16x2.f32 %r304, %r306, %r305;
	// end inline asm
	mov.b32 	%r312, %f651;
	xor.b32  	%r309, %r312, -2147483648;
	mov.b32 	%r311, %f616;
	xor.b32  	%r308, %r311, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r307, %r309, %r308;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r310, %r312, %r311;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r313, %r306, %r305;
	// end inline asm
	cvt.u16.u32 	%rs1, %r4;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	or.b16  	%rs4, %rs3, %rs2;
	shl.b16 	%rs5, %rs4, 4;
	shr.u16 	%rs6, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	or.b16  	%rs8, %rs7, %rs5;
	and.b16  	%rs9, %rs8, 13107;
	shl.b16 	%rs10, %rs9, 2;
	shr.u16 	%rs11, %rs8, 2;
	and.b16  	%rs12, %rs11, 13107;
	or.b16  	%rs13, %rs12, %rs10;
	and.b16  	%rs14, %rs13, 20480;
	shl.b16 	%rs15, %rs14, 1;
	shr.u16 	%rs16, %rs13, 1;
	and.b16  	%rs17, %rs16, 16384;
	or.b16  	%rs18, %rs17, %rs15;
	shr.u16 	%rs19, %rs18, 13;
	and.b16  	%rs20, %rs19, 6;
	cvt.u32.u16 	%r372, %rs20;
	or.b16  	%rs21, %rs19, 1;
	cvt.u32.u16 	%r373, %rs21;
	and.b32  	%r374, %r68, 4;
	or.b32  	%r375, %r349, %r374;
	setp.eq.s32 	%p135, %r375, %r372;
	setp.eq.s32 	%p136, %r375, %r373;
	div.approx.f32 	%f653, %f71, %f45;
	add.f32 	%f654, %f653, %f653;
	mov.b32 	%r376, %f654;
	and.b32  	%r377, %r376, -2147483648;
	or.b32  	%r378, %r377, 1056964608;
	mov.b32 	%f655, %r378;
	add.f32 	%f656, %f654, %f655;
	cvt.rzi.f32.f32 	%f657, %f656;
	abs.f32 	%f658, %f654;
	setp.gt.f32 	%p137, %f658, 0f4B000000;
	selp.f32 	%f659, %f654, %f657, %p137;
	cvt.rzi.f32.f32 	%f660, %f654;
	setp.lt.f32 	%p138, %f658, 0f3F000000;
	selp.f32 	%f661, %f660, %f659, %p138;
	cvt.rzi.s32.f32 	%r379, %f661;
	fma.rn.f32 	%f662, %f661, 0fBF000000, %f653;
	mul.f32 	%f663, %f662, %f662;
	fma.rn.f32 	%f664, %f663, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f665, %f663, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f666, %f664, %f663, 0fC0A55DF6;
	fma.rn.f32 	%f667, %f665, %f663, 0f4081E0CF;
	fma.rn.f32 	%f668, %f663, %f662, 0f00000000;
	fma.rn.f32 	%f669, %f667, %f663, 0fC09DE9E6;
	fma.rn.f32 	%f670, %f666, %f668, 0f00000000;
	fma.rn.f32 	%f671, %f669, %f663, 0f3F800000;
	fma.rn.f32 	%f672, %f662, 0f40490FDB, %f670;
	and.b32  	%r380, %r379, 1;
	setp.eq.b32 	%p139, %r380, 1;
	selp.f32 	%f673, %f671, %f672, %p139;
	selp.f32 	%f674, %f672, %f671, %p139;
	and.b32  	%r381, %r379, 2;
	setp.eq.s32 	%p140, %r381, 0;
	neg.f32 	%f675, %f673;
	selp.f32 	%f676, %f673, %f675, %p140;
	add.s32 	%r382, %r379, 1;
	and.b32  	%r383, %r382, 2;
	setp.eq.s32 	%p141, %r383, 0;
	sub.f32 	%f677, %f71, %f674;
	selp.f32 	%f678, %f674, %f677, %p141;
	cvt.rzi.f32.f32 	%f679, %f653;
	setp.eq.f32 	%p142, %f679, %f653;
	mul.f32 	%f680, %f653, 0f00000000;
	selp.f32 	%f681, %f680, %f676, %p142;
	abs.f32 	%f682, %f653;
	setp.gt.f32 	%p143, %f682, 0f4B800000;
	add.f32 	%f683, %f681, 0f3F800000;
	selp.f32 	%f684, %f683, %f678, %p143;
	selp.f32 	%f685, 0f3F800000, 0f00000000, %p135;
	mul.f32 	%f686, %f684, %f685;
	neg.f32 	%f687, %f685;
	mul.f32 	%f688, %f681, %f687;
	selp.f32 	%f689, 0f3F800000, 0f00000000, %p136;
	mul.f32 	%f690, %f684, %f689;
	neg.f32 	%f691, %f689;
	mul.f32 	%f692, %f681, %f691;
	mov.b32 	%r317, %f686;
	mov.b32 	%r318, %f690;
	// begin inline asm
	cvt.rn.f16x2.f32 %r316, %r318, %r317;
	// end inline asm
	mov.b32 	%r323, %f688;
	xor.b32  	%r320, %r323, -2147483648;
	mov.b32 	%r324, %f692;
	xor.b32  	%r321, %r324, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r319, %r321, %r320;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r322, %r324, %r323;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r325, %r318, %r317;
	// end inline asm
	shl.b32 	%r385, %r159, 5;
	shl.b32 	%r386, %r3, 5;
	shl.b32 	%r387, %r4, 2;
	and.b32  	%r388, %r387, 12;
	shl.b32 	%r21, %r1, 2;
	and.b32  	%r389, %r11, 2;
	shr.u32 	%r390, %r4, 4;
	or.b32  	%r391, %r390, %r21;
	or.b32  	%r22, %r391, %r389;
	and.b32  	%r392, %r387, 16;
	or.b32  	%r393, %r392, %r386;
	or.b32  	%r394, %r393, %r388;
	add.s32 	%r23, %r394, %r385;
	or.b32  	%r24, %r21, 16;
	or.b32  	%r395, %r24, %r390;
	or.b32  	%r25, %r395, %r389;
	or.b32  	%r26, %r21, 32;
	or.b32  	%r396, %r26, %r390;
	or.b32  	%r27, %r396, %r389;
	or.b32  	%r28, %r21, 48;
	or.b32  	%r397, %r28, %r390;
	or.b32  	%r29, %r397, %r389;
	or.b32  	%r30, %r21, 64;
	or.b32  	%r398, %r30, %r390;
	or.b32  	%r31, %r398, %r389;
	or.b32  	%r32, %r21, 80;
	or.b32  	%r399, %r32, %r390;
	or.b32  	%r33, %r399, %r389;
	or.b32  	%r34, %r21, 96;
	or.b32  	%r400, %r34, %r390;
	or.b32  	%r35, %r400, %r389;
	or.b32  	%r36, %r21, 112;
	or.b32  	%r401, %r36, %r390;
	or.b32  	%r37, %r401, %r389;
	or.b32  	%r38, %r21, 128;
	or.b32  	%r402, %r38, %r390;
	or.b32  	%r39, %r402, %r389;
	or.b32  	%r40, %r21, 144;
	or.b32  	%r403, %r40, %r390;
	or.b32  	%r41, %r403, %r389;
	or.b32  	%r42, %r21, 160;
	or.b32  	%r404, %r42, %r390;
	or.b32  	%r43, %r404, %r389;
	or.b32  	%r44, %r21, 176;
	or.b32  	%r405, %r44, %r390;
	or.b32  	%r45, %r405, %r389;
	or.b32  	%r46, %r21, 192;
	or.b32  	%r406, %r46, %r390;
	or.b32  	%r47, %r406, %r389;
	or.b32  	%r48, %r21, 208;
	or.b32  	%r407, %r48, %r390;
	or.b32  	%r49, %r407, %r389;
	or.b32  	%r50, %r21, 224;
	or.b32  	%r408, %r50, %r390;
	or.b32  	%r51, %r408, %r389;
	or.b32  	%r52, %r21, 240;
	or.b32  	%r409, %r52, %r390;
	or.b32  	%r53, %r409, %r389;
	and.b32  	%r54, %r4, 8;
	shl.b32 	%r410, %r4, 4;
	or.b32  	%r411, %r410, %r54;
	shr.u32 	%r412, %r411, 2;
	and.b32  	%r413, %r412, 14;
	or.b32  	%r414, %r413, %r392;
	shl.b32 	%r415, %r4, 1;
	and.b32  	%r416, %r415, 16;
	shl.b32 	%r417, %r1, 1;
	or.b32  	%r418, %r392, %r417;
	and.b32  	%r419, %r415, 32;
	or.b32  	%r420, %r418, %r419;
	shl.b32 	%r421, %r4, 3;
	and.b32  	%r422, %r421, 8;
	or.b32  	%r423, %r420, %r422;
	shr.u32 	%r424, %r423, 2;
	and.b32  	%r425, %r2, 32;
	or.b32  	%r426, %r425, %r416;
	or.b32  	%r427, %r426, %r424;
	or.b32  	%r428, %r419, %r417;
	or.b32  	%r429, %r428, %r392;
	or.b32  	%r430, %r429, %r422;
	shr.u32 	%r431, %r430, 2;
	setp.eq.s32 	%p145, %r66, 0;
	selp.b32 	%r432, 0, 65, %p145;
	or.b32  	%r433, %r426, %r432;
	add.s32 	%r434, %r433, %r431;
	mul.lo.s32 	%r435, %r390, 65;
	add.s32 	%r436, %r435, %r392;
	add.s32 	%r437, %r436, %r413;
	shl.b32 	%r438, %r157, 14;
	add.s32 	%r439, %r438, -49152;
	and.b32  	%r55, %r387, 28;
	and.b32  	%r440, %r65, 508;
	or.b32  	%r441, %r440, %r12;
	shl.b32 	%r56, %r441, 5;
	cvt.s64.s32 	%rd6, %r439;
	mul.lo.s32 	%r442, %r1, 161;
	add.s32 	%r443, %r414, %r435;
	add.s32 	%r444, %r443, %r442;
	mul.wide.u32 	%rd67, %r444, 4;
	mov.u64 	%rd68, shmem;
	add.s64 	%rd7, %rd68, %rd67;
	cvt.u64.u32 	%rd69, %r442;
	cvt.u64.u32 	%rd70, %r435;
	cvt.u64.u32 	%rd71, %r414;
	add.s64 	%rd72, %rd71, %rd70;
	add.s64 	%rd73, %rd72, %rd69;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd8, %rd68, %rd74;
	shr.u32 	%r445, %r24, 2;
	mul.lo.s32 	%r446, %r445, 161;
	add.s32 	%r447, %r443, %r446;
	mul.wide.u32 	%rd75, %r447, 4;
	add.s64 	%rd9, %rd68, %rd75;
	cvt.u64.u32 	%rd76, %r446;
	add.s64 	%rd77, %rd72, %rd76;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd10, %rd68, %rd78;
	shr.u32 	%r448, %r26, 2;
	mul.lo.s32 	%r449, %r448, 161;
	add.s32 	%r450, %r443, %r449;
	mul.wide.u32 	%rd79, %r450, 4;
	add.s64 	%rd11, %rd68, %rd79;
	cvt.u64.u32 	%rd80, %r449;
	add.s64 	%rd81, %rd72, %rd80;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd12, %rd68, %rd82;
	shr.u32 	%r451, %r28, 2;
	mul.lo.s32 	%r452, %r451, 161;
	add.s32 	%r453, %r443, %r452;
	mul.wide.u32 	%rd83, %r453, 4;
	add.s64 	%rd13, %rd68, %rd83;
	cvt.u64.u32 	%rd84, %r452;
	add.s64 	%rd85, %rd72, %rd84;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd14, %rd68, %rd86;
	shr.u32 	%r454, %r30, 2;
	mul.lo.s32 	%r455, %r454, 161;
	add.s32 	%r456, %r443, %r455;
	mul.wide.u32 	%rd87, %r456, 4;
	add.s64 	%rd15, %rd68, %rd87;
	cvt.u64.u32 	%rd88, %r455;
	add.s64 	%rd89, %rd72, %rd88;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd16, %rd68, %rd90;
	shr.u32 	%r457, %r32, 2;
	mul.lo.s32 	%r458, %r457, 161;
	add.s32 	%r459, %r443, %r458;
	mul.wide.u32 	%rd91, %r459, 4;
	add.s64 	%rd17, %rd68, %rd91;
	cvt.u64.u32 	%rd92, %r458;
	add.s64 	%rd93, %rd72, %rd92;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd18, %rd68, %rd94;
	shr.u32 	%r460, %r34, 2;
	mul.lo.s32 	%r461, %r460, 161;
	add.s32 	%r462, %r443, %r461;
	mul.wide.u32 	%rd95, %r462, 4;
	add.s64 	%rd19, %rd68, %rd95;
	cvt.u64.u32 	%rd96, %r461;
	add.s64 	%rd97, %rd72, %rd96;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd20, %rd68, %rd98;
	shr.u32 	%r463, %r36, 2;
	mul.lo.s32 	%r464, %r463, 161;
	add.s32 	%r465, %r443, %r464;
	mul.wide.u32 	%rd99, %r465, 4;
	add.s64 	%rd21, %rd68, %rd99;
	cvt.u64.u32 	%rd100, %r464;
	add.s64 	%rd101, %rd72, %rd100;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd22, %rd68, %rd102;
	shr.u32 	%r466, %r38, 2;
	mul.lo.s32 	%r467, %r466, 161;
	add.s32 	%r468, %r443, %r467;
	mul.wide.u32 	%rd103, %r468, 4;
	add.s64 	%rd23, %rd68, %rd103;
	cvt.u64.u32 	%rd104, %r467;
	add.s64 	%rd105, %rd72, %rd104;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd24, %rd68, %rd106;
	shr.u32 	%r469, %r40, 2;
	mul.lo.s32 	%r470, %r469, 161;
	add.s32 	%r471, %r443, %r470;
	mul.wide.u32 	%rd107, %r471, 4;
	add.s64 	%rd25, %rd68, %rd107;
	cvt.u64.u32 	%rd108, %r470;
	add.s64 	%rd109, %rd72, %rd108;
	shl.b64 	%rd110, %rd109, 2;
	add.s64 	%rd26, %rd68, %rd110;
	shr.u32 	%r472, %r42, 2;
	mul.lo.s32 	%r473, %r472, 161;
	add.s32 	%r474, %r443, %r473;
	mul.wide.u32 	%rd111, %r474, 4;
	add.s64 	%rd27, %rd68, %rd111;
	cvt.u64.u32 	%rd112, %r473;
	add.s64 	%rd113, %rd72, %rd112;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd28, %rd68, %rd114;
	shr.u32 	%r475, %r44, 2;
	mul.lo.s32 	%r476, %r475, 161;
	add.s32 	%r477, %r443, %r476;
	mul.wide.u32 	%rd115, %r477, 4;
	add.s64 	%rd29, %rd68, %rd115;
	cvt.u64.u32 	%rd116, %r476;
	add.s64 	%rd117, %rd72, %rd116;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd30, %rd68, %rd118;
	shr.u32 	%r478, %r46, 2;
	mul.lo.s32 	%r479, %r478, 161;
	add.s32 	%r480, %r443, %r479;
	mul.wide.u32 	%rd119, %r480, 4;
	add.s64 	%rd31, %rd68, %rd119;
	cvt.u64.u32 	%rd120, %r479;
	add.s64 	%rd121, %rd72, %rd120;
	shl.b64 	%rd122, %rd121, 2;
	add.s64 	%rd32, %rd68, %rd122;
	shr.u32 	%r481, %r48, 2;
	mul.lo.s32 	%r482, %r481, 161;
	add.s32 	%r483, %r443, %r482;
	mul.wide.u32 	%rd123, %r483, 4;
	add.s64 	%rd33, %rd68, %rd123;
	cvt.u64.u32 	%rd124, %r482;
	add.s64 	%rd125, %rd72, %rd124;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd34, %rd68, %rd126;
	shr.u32 	%r484, %r50, 2;
	mul.lo.s32 	%r485, %r484, 161;
	add.s32 	%r486, %r443, %r485;
	mul.wide.u32 	%rd127, %r486, 4;
	add.s64 	%rd35, %rd68, %rd127;
	cvt.u64.u32 	%rd128, %r485;
	add.s64 	%rd129, %rd72, %rd128;
	shl.b64 	%rd130, %rd129, 2;
	add.s64 	%rd36, %rd68, %rd130;
	shr.u32 	%r487, %r52, 2;
	mul.lo.s32 	%r488, %r487, 161;
	add.s32 	%r489, %r443, %r488;
	mul.wide.u32 	%rd131, %r489, 4;
	add.s64 	%rd37, %rd68, %rd131;
	cvt.u64.u32 	%rd132, %r488;
	add.s64 	%rd133, %rd72, %rd132;
	shl.b64 	%rd134, %rd133, 2;
	add.s64 	%rd38, %rd68, %rd134;
	add.s32 	%r490, %r427, %r432;
	add.s32 	%r491, %r437, %r442;
	mul.wide.u32 	%rd135, %r491, 4;
	add.s64 	%rd39, %rd68, %rd135;
	add.s32 	%r492, %r437, %r446;
	mul.wide.u32 	%rd136, %r492, 4;
	add.s64 	%rd40, %rd68, %rd136;
	add.s32 	%r493, %r437, %r449;
	mul.wide.u32 	%rd137, %r493, 4;
	add.s64 	%rd41, %rd68, %rd137;
	add.s32 	%r494, %r437, %r452;
	mul.wide.u32 	%rd138, %r494, 4;
	add.s64 	%rd42, %rd68, %rd138;
	add.s32 	%r495, %r437, %r455;
	mul.wide.u32 	%rd139, %r495, 4;
	add.s64 	%rd43, %rd68, %rd139;
	add.s32 	%r496, %r437, %r458;
	mul.wide.u32 	%rd140, %r496, 4;
	add.s64 	%rd44, %rd68, %rd140;
	add.s32 	%r497, %r437, %r461;
	mul.wide.u32 	%rd141, %r497, 4;
	add.s64 	%rd45, %rd68, %rd141;
	add.s32 	%r498, %r437, %r464;
	mul.wide.u32 	%rd142, %r498, 4;
	add.s64 	%rd46, %rd68, %rd142;
	add.s32 	%r499, %r437, %r467;
	mul.wide.u32 	%rd143, %r499, 4;
	add.s64 	%rd47, %rd68, %rd143;
	add.s32 	%r500, %r437, %r470;
	mul.wide.u32 	%rd144, %r500, 4;
	add.s64 	%rd48, %rd68, %rd144;
	add.s32 	%r501, %r437, %r473;
	mul.wide.u32 	%rd145, %r501, 4;
	add.s64 	%rd49, %rd68, %rd145;
	add.s32 	%r502, %r437, %r476;
	mul.wide.u32 	%rd146, %r502, 4;
	add.s64 	%rd50, %rd68, %rd146;
	add.s32 	%r503, %r437, %r479;
	mul.wide.u32 	%rd147, %r503, 4;
	add.s64 	%rd51, %rd68, %rd147;
	add.s32 	%r504, %r437, %r482;
	mul.wide.u32 	%rd148, %r504, 4;
	add.s64 	%rd52, %rd68, %rd148;
	add.s32 	%r505, %r437, %r485;
	mul.wide.u32 	%rd149, %r505, 4;
	add.s64 	%rd53, %rd68, %rd149;
	add.s32 	%r506, %r437, %r488;
	mul.wide.u32 	%rd150, %r506, 4;
	add.s64 	%rd54, %rd68, %rd150;
	mul.wide.u32 	%rd151, %r434, 4;
	add.s64 	%rd55, %rd68, %rd151;
	mul.wide.u32 	%rd152, %r490, 4;
	add.s64 	%rd56, %rd68, %rd152;
	mov.u32 	%r1900, %r1899;
	mov.u32 	%r1901, %r1899;
	mov.u32 	%r1906, %r1899;
	mov.u32 	%r60, %r1899;
	bra.uni 	$L__BB0_31;
$L__BB0_35:                             // %pass18859
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r73, %r24, %r60;
	or.b32  	%r74, %r26, %r60;
	or.b32  	%r75, %r28, %r60;
	or.b32  	%r76, %r30, %r60;
	or.b32  	%r77, %r32, %r60;
	or.b32  	%r78, %r34, %r60;
	or.b32  	%r79, %r36, %r60;
	or.b32  	%r80, %r38, %r60;
	or.b32  	%r81, %r40, %r60;
	or.b32  	%r82, %r42, %r60;
	or.b32  	%r83, %r44, %r60;
	or.b32  	%r84, %r46, %r60;
	or.b32  	%r85, %r48, %r60;
	or.b32  	%r86, %r50, %r60;
	or.b32  	%r87, %r52, %r60;
	shl.b32 	%r1835, %r73, 12;
	and.b32  	%r1836, %r1835, 133283840;
	or.b32  	%r1837, %r1836, %r55;
	or.b32  	%r1838, %r1837, %r56;
	cvt.u64.u32 	%rd200, %r1838;
	add.s64 	%rd201, %rd200, %rd6;
	shr.u64 	%rd202, %rd201, 37;
	add.s64 	%rd203, %rd201, %rd202;
	shr.s64 	%rd204, %rd203, 27;
	setp.lt.s64 	%p202, %rd201, 0;
	and.b64  	%rd205, %rd203, -134217728;
	setp.ne.s64 	%p203, %rd205, %rd201;
	and.pred  	%p204, %p202, %p203;
	selp.u64 	%rd206, 1, 0, %p204;
	sub.s64 	%rd207, %rd206, %rd204;
	shl.b64 	%rd208, %rd207, 27;
	add.s64 	%rd209, %rd208, %rd201;
	shl.b64 	%rd210, %rd209, 2;
	add.s64 	%rd211, %rd3, %rd210;
	st.global.v4.u32 	[%rd211], {%r94, %r96, %r95, %r97};
	shl.b32 	%r1839, %r74, 12;
	and.b32  	%r1840, %r1839, 133349376;
	or.b32  	%r1841, %r1840, %r55;
	or.b32  	%r1842, %r1841, %r56;
	cvt.u64.u32 	%rd212, %r1842;
	add.s64 	%rd213, %rd212, %rd6;
	shr.u64 	%rd214, %rd213, 37;
	add.s64 	%rd215, %rd213, %rd214;
	shr.s64 	%rd216, %rd215, 27;
	setp.lt.s64 	%p205, %rd213, 0;
	and.b64  	%rd217, %rd215, -134217728;
	setp.ne.s64 	%p206, %rd217, %rd213;
	and.pred  	%p207, %p205, %p206;
	selp.u64 	%rd218, 1, 0, %p207;
	sub.s64 	%rd219, %rd218, %rd216;
	shl.b64 	%rd220, %rd219, 27;
	add.s64 	%rd221, %rd220, %rd213;
	shl.b64 	%rd222, %rd221, 2;
	add.s64 	%rd223, %rd3, %rd222;
	st.global.v4.u32 	[%rd223], {%r98, %r100, %r99, %r101};
	shl.b32 	%r1843, %r75, 12;
	and.b32  	%r1844, %r1843, 133414912;
	or.b32  	%r1845, %r1844, %r55;
	or.b32  	%r1846, %r1845, %r56;
	cvt.u64.u32 	%rd224, %r1846;
	add.s64 	%rd225, %rd224, %rd6;
	shr.u64 	%rd226, %rd225, 37;
	add.s64 	%rd227, %rd225, %rd226;
	shr.s64 	%rd228, %rd227, 27;
	setp.lt.s64 	%p208, %rd225, 0;
	and.b64  	%rd229, %rd227, -134217728;
	setp.ne.s64 	%p209, %rd229, %rd225;
	and.pred  	%p210, %p208, %p209;
	selp.u64 	%rd230, 1, 0, %p210;
	sub.s64 	%rd231, %rd230, %rd228;
	shl.b64 	%rd232, %rd231, 27;
	add.s64 	%rd233, %rd232, %rd225;
	shl.b64 	%rd234, %rd233, 2;
	add.s64 	%rd235, %rd3, %rd234;
	st.global.v4.u32 	[%rd235], {%r102, %r104, %r103, %r105};
	shl.b32 	%r1847, %r76, 12;
	and.b32  	%r1848, %r1847, 133480448;
	or.b32  	%r1849, %r1848, %r55;
	or.b32  	%r1850, %r1849, %r56;
	cvt.u64.u32 	%rd236, %r1850;
	add.s64 	%rd237, %rd236, %rd6;
	shr.u64 	%rd238, %rd237, 37;
	add.s64 	%rd239, %rd237, %rd238;
	shr.s64 	%rd240, %rd239, 27;
	setp.lt.s64 	%p211, %rd237, 0;
	and.b64  	%rd241, %rd239, -134217728;
	setp.ne.s64 	%p212, %rd241, %rd237;
	and.pred  	%p213, %p211, %p212;
	selp.u64 	%rd242, 1, 0, %p213;
	sub.s64 	%rd243, %rd242, %rd240;
	shl.b64 	%rd244, %rd243, 27;
	add.s64 	%rd245, %rd244, %rd237;
	shl.b64 	%rd246, %rd245, 2;
	add.s64 	%rd247, %rd3, %rd246;
	st.global.v4.u32 	[%rd247], {%r106, %r108, %r107, %r109};
	shl.b32 	%r1851, %r77, 12;
	and.b32  	%r1852, %r1851, 133545984;
	or.b32  	%r1853, %r1852, %r55;
	or.b32  	%r1854, %r1853, %r56;
	cvt.u64.u32 	%rd248, %r1854;
	add.s64 	%rd249, %rd248, %rd6;
	shr.u64 	%rd250, %rd249, 37;
	add.s64 	%rd251, %rd249, %rd250;
	shr.s64 	%rd252, %rd251, 27;
	setp.lt.s64 	%p214, %rd249, 0;
	and.b64  	%rd253, %rd251, -134217728;
	setp.ne.s64 	%p215, %rd253, %rd249;
	and.pred  	%p216, %p214, %p215;
	selp.u64 	%rd254, 1, 0, %p216;
	sub.s64 	%rd255, %rd254, %rd252;
	shl.b64 	%rd256, %rd255, 27;
	add.s64 	%rd257, %rd256, %rd249;
	shl.b64 	%rd258, %rd257, 2;
	add.s64 	%rd259, %rd3, %rd258;
	st.global.v4.u32 	[%rd259], {%r110, %r112, %r111, %r113};
	shl.b32 	%r1855, %r78, 12;
	and.b32  	%r1856, %r1855, 133611520;
	or.b32  	%r1857, %r1856, %r55;
	or.b32  	%r1858, %r1857, %r56;
	cvt.u64.u32 	%rd260, %r1858;
	add.s64 	%rd261, %rd260, %rd6;
	shr.u64 	%rd262, %rd261, 37;
	add.s64 	%rd263, %rd261, %rd262;
	shr.s64 	%rd264, %rd263, 27;
	setp.lt.s64 	%p217, %rd261, 0;
	and.b64  	%rd265, %rd263, -134217728;
	setp.ne.s64 	%p218, %rd265, %rd261;
	and.pred  	%p219, %p217, %p218;
	selp.u64 	%rd266, 1, 0, %p219;
	sub.s64 	%rd267, %rd266, %rd264;
	shl.b64 	%rd268, %rd267, 27;
	add.s64 	%rd269, %rd268, %rd261;
	shl.b64 	%rd270, %rd269, 2;
	add.s64 	%rd271, %rd3, %rd270;
	st.global.v4.u32 	[%rd271], {%r114, %r116, %r115, %r117};
	shl.b32 	%r1859, %r79, 12;
	and.b32  	%r1860, %r1859, 133677056;
	or.b32  	%r1861, %r1860, %r55;
	or.b32  	%r1862, %r1861, %r56;
	cvt.u64.u32 	%rd272, %r1862;
	add.s64 	%rd273, %rd272, %rd6;
	shr.u64 	%rd274, %rd273, 37;
	add.s64 	%rd275, %rd273, %rd274;
	shr.s64 	%rd276, %rd275, 27;
	setp.lt.s64 	%p220, %rd273, 0;
	and.b64  	%rd277, %rd275, -134217728;
	setp.ne.s64 	%p221, %rd277, %rd273;
	and.pred  	%p222, %p220, %p221;
	selp.u64 	%rd278, 1, 0, %p222;
	sub.s64 	%rd279, %rd278, %rd276;
	shl.b64 	%rd280, %rd279, 27;
	add.s64 	%rd281, %rd280, %rd273;
	shl.b64 	%rd282, %rd281, 2;
	add.s64 	%rd283, %rd3, %rd282;
	st.global.v4.u32 	[%rd283], {%r118, %r120, %r119, %r121};
	shl.b32 	%r1863, %r80, 12;
	and.b32  	%r1864, %r1863, 133742592;
	or.b32  	%r1865, %r1864, %r55;
	or.b32  	%r1866, %r1865, %r56;
	cvt.u64.u32 	%rd284, %r1866;
	add.s64 	%rd285, %rd284, %rd6;
	shr.u64 	%rd286, %rd285, 37;
	add.s64 	%rd287, %rd285, %rd286;
	shr.s64 	%rd288, %rd287, 27;
	setp.lt.s64 	%p223, %rd285, 0;
	and.b64  	%rd289, %rd287, -134217728;
	setp.ne.s64 	%p224, %rd289, %rd285;
	and.pred  	%p225, %p223, %p224;
	selp.u64 	%rd290, 1, 0, %p225;
	sub.s64 	%rd291, %rd290, %rd288;
	shl.b64 	%rd292, %rd291, 27;
	add.s64 	%rd293, %rd292, %rd285;
	shl.b64 	%rd294, %rd293, 2;
	add.s64 	%rd295, %rd3, %rd294;
	st.global.v4.u32 	[%rd295], {%r122, %r124, %r123, %r125};
	shl.b32 	%r1867, %r81, 12;
	and.b32  	%r1868, %r1867, 133808128;
	or.b32  	%r1869, %r1868, %r55;
	or.b32  	%r1870, %r1869, %r56;
	cvt.u64.u32 	%rd296, %r1870;
	add.s64 	%rd297, %rd296, %rd6;
	shr.u64 	%rd298, %rd297, 37;
	add.s64 	%rd299, %rd297, %rd298;
	shr.s64 	%rd300, %rd299, 27;
	setp.lt.s64 	%p226, %rd297, 0;
	and.b64  	%rd301, %rd299, -134217728;
	setp.ne.s64 	%p227, %rd301, %rd297;
	and.pred  	%p228, %p226, %p227;
	selp.u64 	%rd302, 1, 0, %p228;
	sub.s64 	%rd303, %rd302, %rd300;
	shl.b64 	%rd304, %rd303, 27;
	add.s64 	%rd305, %rd304, %rd297;
	shl.b64 	%rd306, %rd305, 2;
	add.s64 	%rd307, %rd3, %rd306;
	st.global.v4.u32 	[%rd307], {%r126, %r128, %r127, %r129};
	shl.b32 	%r1871, %r82, 12;
	and.b32  	%r1872, %r1871, 133873664;
	or.b32  	%r1873, %r1872, %r55;
	or.b32  	%r1874, %r1873, %r56;
	cvt.u64.u32 	%rd308, %r1874;
	add.s64 	%rd309, %rd308, %rd6;
	shr.u64 	%rd310, %rd309, 37;
	add.s64 	%rd311, %rd309, %rd310;
	shr.s64 	%rd312, %rd311, 27;
	setp.lt.s64 	%p229, %rd309, 0;
	and.b64  	%rd313, %rd311, -134217728;
	setp.ne.s64 	%p230, %rd313, %rd309;
	and.pred  	%p231, %p229, %p230;
	selp.u64 	%rd314, 1, 0, %p231;
	sub.s64 	%rd315, %rd314, %rd312;
	shl.b64 	%rd316, %rd315, 27;
	add.s64 	%rd317, %rd316, %rd309;
	shl.b64 	%rd318, %rd317, 2;
	add.s64 	%rd319, %rd3, %rd318;
	st.global.v4.u32 	[%rd319], {%r130, %r132, %r131, %r133};
	shl.b32 	%r1875, %r83, 12;
	and.b32  	%r1876, %r1875, 133939200;
	or.b32  	%r1877, %r1876, %r55;
	or.b32  	%r1878, %r1877, %r56;
	cvt.u64.u32 	%rd320, %r1878;
	add.s64 	%rd321, %rd320, %rd6;
	shr.u64 	%rd322, %rd321, 37;
	add.s64 	%rd323, %rd321, %rd322;
	shr.s64 	%rd324, %rd323, 27;
	setp.lt.s64 	%p232, %rd321, 0;
	and.b64  	%rd325, %rd323, -134217728;
	setp.ne.s64 	%p233, %rd325, %rd321;
	and.pred  	%p234, %p232, %p233;
	selp.u64 	%rd326, 1, 0, %p234;
	sub.s64 	%rd327, %rd326, %rd324;
	shl.b64 	%rd328, %rd327, 27;
	add.s64 	%rd329, %rd328, %rd321;
	shl.b64 	%rd330, %rd329, 2;
	add.s64 	%rd331, %rd3, %rd330;
	st.global.v4.u32 	[%rd331], {%r134, %r136, %r135, %r137};
	shl.b32 	%r1879, %r84, 12;
	and.b32  	%r1880, %r1879, 134004736;
	or.b32  	%r1881, %r1880, %r55;
	or.b32  	%r1882, %r1881, %r56;
	cvt.u64.u32 	%rd332, %r1882;
	add.s64 	%rd333, %rd332, %rd6;
	shr.u64 	%rd334, %rd333, 37;
	add.s64 	%rd335, %rd333, %rd334;
	shr.s64 	%rd336, %rd335, 27;
	setp.lt.s64 	%p235, %rd333, 0;
	and.b64  	%rd337, %rd335, -134217728;
	setp.ne.s64 	%p236, %rd337, %rd333;
	and.pred  	%p237, %p235, %p236;
	selp.u64 	%rd338, 1, 0, %p237;
	sub.s64 	%rd339, %rd338, %rd336;
	shl.b64 	%rd340, %rd339, 27;
	add.s64 	%rd341, %rd340, %rd333;
	shl.b64 	%rd342, %rd341, 2;
	add.s64 	%rd343, %rd3, %rd342;
	st.global.v4.u32 	[%rd343], {%r138, %r140, %r139, %r141};
	shl.b32 	%r1883, %r85, 12;
	and.b32  	%r1884, %r1883, 134070272;
	or.b32  	%r1885, %r1884, %r55;
	or.b32  	%r1886, %r1885, %r56;
	cvt.u64.u32 	%rd344, %r1886;
	add.s64 	%rd345, %rd344, %rd6;
	shr.u64 	%rd346, %rd345, 37;
	add.s64 	%rd347, %rd345, %rd346;
	shr.s64 	%rd348, %rd347, 27;
	setp.lt.s64 	%p238, %rd345, 0;
	and.b64  	%rd349, %rd347, -134217728;
	setp.ne.s64 	%p239, %rd349, %rd345;
	and.pred  	%p240, %p238, %p239;
	selp.u64 	%rd350, 1, 0, %p240;
	sub.s64 	%rd351, %rd350, %rd348;
	shl.b64 	%rd352, %rd351, 27;
	add.s64 	%rd353, %rd352, %rd345;
	shl.b64 	%rd354, %rd353, 2;
	add.s64 	%rd355, %rd3, %rd354;
	st.global.v4.u32 	[%rd355], {%r142, %r144, %r143, %r145};
	shl.b32 	%r1887, %r86, 12;
	and.b32  	%r1888, %r1887, 134135808;
	or.b32  	%r1889, %r1888, %r55;
	or.b32  	%r1890, %r1889, %r56;
	cvt.u64.u32 	%rd356, %r1890;
	add.s64 	%rd357, %rd356, %rd6;
	shr.u64 	%rd358, %rd357, 37;
	add.s64 	%rd359, %rd357, %rd358;
	shr.s64 	%rd360, %rd359, 27;
	setp.lt.s64 	%p241, %rd357, 0;
	and.b64  	%rd361, %rd359, -134217728;
	setp.ne.s64 	%p242, %rd361, %rd357;
	and.pred  	%p243, %p241, %p242;
	selp.u64 	%rd362, 1, 0, %p243;
	sub.s64 	%rd363, %rd362, %rd360;
	shl.b64 	%rd364, %rd363, 27;
	add.s64 	%rd365, %rd364, %rd357;
	shl.b64 	%rd366, %rd365, 2;
	add.s64 	%rd367, %rd3, %rd366;
	st.global.v4.u32 	[%rd367], {%r146, %r148, %r147, %r149};
	shl.b32 	%r1891, %r87, 12;
	and.b32  	%r1892, %r1891, 134201344;
	or.b32  	%r1893, %r1892, %r55;
	or.b32  	%r1894, %r1893, %r56;
	cvt.u64.u32 	%rd368, %r1894;
	add.s64 	%rd369, %rd368, %rd6;
	shr.u64 	%rd370, %rd369, 37;
	add.s64 	%rd371, %rd369, %rd370;
	shr.s64 	%rd372, %rd371, 27;
	setp.lt.s64 	%p244, %rd369, 0;
	and.b64  	%rd373, %rd371, -134217728;
	setp.ne.s64 	%p245, %rd373, %rd369;
	and.pred  	%p246, %p244, %p245;
	selp.u64 	%rd374, 1, 0, %p246;
	sub.s64 	%rd375, %rd374, %rd372;
	shl.b64 	%rd376, %rd375, 27;
	add.s64 	%rd377, %rd376, %rd369;
	shl.b64 	%rd378, %rd377, 2;
	add.s64 	%rd379, %rd3, %rd378;
	st.global.v4.u32 	[%rd379], {%r150, %r152, %r151, %r153};
	setp.ne.s32 	%p247, %r60, 32512;
	add.s32 	%r60, %r60, 256;
	add.s32 	%r1895, %r60, %r155;
	setp.lt.s32 	%p248, %r1895, %r156;
	and.pred  	%p249, %p247, %p248;
	@%p249 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_36;
$L__BB0_31:                             // %L1112
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p146, %r54, 0;
	and.b32  	%r763, %r60, 32512;
	or.b32  	%r764, %r22, %r763;
	add.s32 	%r765, %r764, %r155;
	mad.lo.s32 	%r766, %r765, 12288, %r23;
	mul.hi.s32 	%r767, %r766, 715827883;
	shr.u32 	%r768, %r767, 31;
	shr.s32 	%r769, %r767, 26;
	add.s32 	%r770, %r769, %r768;
	setp.lt.s32 	%p147, %r766, 0;
	mul.lo.s32 	%r771, %r770, 402653184;
	setp.ne.s32 	%p148, %r771, %r766;
	and.pred  	%p149, %p147, %p148;
	selp.s32 	%r772, -1, 0, %p149;
	add.s32 	%r773, %r770, %r772;
	mad.lo.s32 	%r774, %r773, -402653184, %r766;
	mul.wide.s32 	%rd154, %r774, 4;
	add.s64 	%rd155, %rd2, %rd154;
	ld.global.v4.u32 	{%r775, %r776, %r777, %r778}, [%rd155];
	or.b32  	%r779, %r25, %r763;
	add.s32 	%r780, %r779, %r155;
	mad.lo.s32 	%r781, %r780, 12288, %r23;
	mul.hi.s32 	%r782, %r781, 715827883;
	shr.u32 	%r783, %r782, 31;
	shr.s32 	%r784, %r782, 26;
	add.s32 	%r785, %r784, %r783;
	setp.lt.s32 	%p150, %r781, 0;
	mul.lo.s32 	%r786, %r785, 402653184;
	setp.ne.s32 	%p151, %r786, %r781;
	and.pred  	%p152, %p150, %p151;
	selp.s32 	%r787, -1, 0, %p152;
	add.s32 	%r788, %r785, %r787;
	mad.lo.s32 	%r789, %r788, -402653184, %r781;
	mul.wide.s32 	%rd156, %r789, 4;
	add.s64 	%rd157, %rd2, %rd156;
	ld.global.v4.u32 	{%r790, %r791, %r792, %r793}, [%rd157];
	or.b32  	%r794, %r27, %r763;
	add.s32 	%r795, %r794, %r155;
	mad.lo.s32 	%r796, %r795, 12288, %r23;
	mul.hi.s32 	%r797, %r796, 715827883;
	shr.u32 	%r798, %r797, 31;
	shr.s32 	%r799, %r797, 26;
	add.s32 	%r800, %r799, %r798;
	setp.lt.s32 	%p153, %r796, 0;
	mul.lo.s32 	%r801, %r800, 402653184;
	setp.ne.s32 	%p154, %r801, %r796;
	and.pred  	%p155, %p153, %p154;
	selp.s32 	%r802, -1, 0, %p155;
	add.s32 	%r803, %r800, %r802;
	mad.lo.s32 	%r804, %r803, -402653184, %r796;
	mul.wide.s32 	%rd158, %r804, 4;
	add.s64 	%rd159, %rd2, %rd158;
	ld.global.v4.u32 	{%r805, %r806, %r807, %r808}, [%rd159];
	or.b32  	%r809, %r29, %r763;
	add.s32 	%r810, %r809, %r155;
	mad.lo.s32 	%r811, %r810, 12288, %r23;
	mul.hi.s32 	%r812, %r811, 715827883;
	shr.u32 	%r813, %r812, 31;
	shr.s32 	%r814, %r812, 26;
	add.s32 	%r815, %r814, %r813;
	setp.lt.s32 	%p156, %r811, 0;
	mul.lo.s32 	%r816, %r815, 402653184;
	setp.ne.s32 	%p157, %r816, %r811;
	and.pred  	%p158, %p156, %p157;
	selp.s32 	%r817, -1, 0, %p158;
	add.s32 	%r818, %r815, %r817;
	mad.lo.s32 	%r819, %r818, -402653184, %r811;
	mul.wide.s32 	%rd160, %r819, 4;
	add.s64 	%rd161, %rd2, %rd160;
	ld.global.v4.u32 	{%r820, %r821, %r822, %r823}, [%rd161];
	or.b32  	%r824, %r31, %r763;
	add.s32 	%r825, %r824, %r155;
	mad.lo.s32 	%r826, %r825, 12288, %r23;
	mul.hi.s32 	%r827, %r826, 715827883;
	shr.u32 	%r828, %r827, 31;
	shr.s32 	%r829, %r827, 26;
	add.s32 	%r830, %r829, %r828;
	setp.lt.s32 	%p159, %r826, 0;
	mul.lo.s32 	%r831, %r830, 402653184;
	setp.ne.s32 	%p160, %r831, %r826;
	and.pred  	%p161, %p159, %p160;
	selp.s32 	%r832, -1, 0, %p161;
	add.s32 	%r833, %r830, %r832;
	mad.lo.s32 	%r834, %r833, -402653184, %r826;
	mul.wide.s32 	%rd162, %r834, 4;
	add.s64 	%rd163, %rd2, %rd162;
	ld.global.v4.u32 	{%r835, %r836, %r837, %r838}, [%rd163];
	or.b32  	%r839, %r33, %r763;
	add.s32 	%r840, %r839, %r155;
	mad.lo.s32 	%r841, %r840, 12288, %r23;
	mul.hi.s32 	%r842, %r841, 715827883;
	shr.u32 	%r843, %r842, 31;
	shr.s32 	%r844, %r842, 26;
	add.s32 	%r845, %r844, %r843;
	setp.lt.s32 	%p162, %r841, 0;
	mul.lo.s32 	%r846, %r845, 402653184;
	setp.ne.s32 	%p163, %r846, %r841;
	and.pred  	%p164, %p162, %p163;
	selp.s32 	%r847, -1, 0, %p164;
	add.s32 	%r848, %r845, %r847;
	mad.lo.s32 	%r849, %r848, -402653184, %r841;
	mul.wide.s32 	%rd164, %r849, 4;
	add.s64 	%rd165, %rd2, %rd164;
	ld.global.v4.u32 	{%r850, %r851, %r852, %r853}, [%rd165];
	or.b32  	%r854, %r35, %r763;
	add.s32 	%r855, %r854, %r155;
	mad.lo.s32 	%r856, %r855, 12288, %r23;
	mul.hi.s32 	%r857, %r856, 715827883;
	shr.u32 	%r858, %r857, 31;
	shr.s32 	%r859, %r857, 26;
	add.s32 	%r860, %r859, %r858;
	setp.lt.s32 	%p165, %r856, 0;
	mul.lo.s32 	%r861, %r860, 402653184;
	setp.ne.s32 	%p166, %r861, %r856;
	and.pred  	%p167, %p165, %p166;
	selp.s32 	%r862, -1, 0, %p167;
	add.s32 	%r863, %r860, %r862;
	mad.lo.s32 	%r864, %r863, -402653184, %r856;
	mul.wide.s32 	%rd166, %r864, 4;
	add.s64 	%rd167, %rd2, %rd166;
	ld.global.v4.u32 	{%r865, %r866, %r867, %r868}, [%rd167];
	or.b32  	%r869, %r37, %r763;
	add.s32 	%r870, %r869, %r155;
	mad.lo.s32 	%r871, %r870, 12288, %r23;
	mul.hi.s32 	%r872, %r871, 715827883;
	shr.u32 	%r873, %r872, 31;
	shr.s32 	%r874, %r872, 26;
	add.s32 	%r875, %r874, %r873;
	setp.lt.s32 	%p168, %r871, 0;
	mul.lo.s32 	%r876, %r875, 402653184;
	setp.ne.s32 	%p169, %r876, %r871;
	and.pred  	%p170, %p168, %p169;
	selp.s32 	%r877, -1, 0, %p170;
	add.s32 	%r878, %r875, %r877;
	mad.lo.s32 	%r879, %r878, -402653184, %r871;
	mul.wide.s32 	%rd168, %r879, 4;
	add.s64 	%rd169, %rd2, %rd168;
	ld.global.v4.u32 	{%r880, %r881, %r882, %r883}, [%rd169];
	or.b32  	%r884, %r39, %r763;
	add.s32 	%r885, %r884, %r155;
	mad.lo.s32 	%r886, %r885, 12288, %r23;
	mul.hi.s32 	%r887, %r886, 715827883;
	shr.u32 	%r888, %r887, 31;
	shr.s32 	%r889, %r887, 26;
	add.s32 	%r890, %r889, %r888;
	setp.lt.s32 	%p171, %r886, 0;
	mul.lo.s32 	%r891, %r890, 402653184;
	setp.ne.s32 	%p172, %r891, %r886;
	and.pred  	%p173, %p171, %p172;
	selp.s32 	%r892, -1, 0, %p173;
	add.s32 	%r893, %r890, %r892;
	mad.lo.s32 	%r894, %r893, -402653184, %r886;
	mul.wide.s32 	%rd170, %r894, 4;
	add.s64 	%rd171, %rd2, %rd170;
	ld.global.v4.u32 	{%r895, %r896, %r897, %r898}, [%rd171];
	or.b32  	%r899, %r41, %r763;
	add.s32 	%r900, %r899, %r155;
	mad.lo.s32 	%r901, %r900, 12288, %r23;
	mul.hi.s32 	%r902, %r901, 715827883;
	shr.u32 	%r903, %r902, 31;
	shr.s32 	%r904, %r902, 26;
	add.s32 	%r905, %r904, %r903;
	setp.lt.s32 	%p174, %r901, 0;
	mul.lo.s32 	%r906, %r905, 402653184;
	setp.ne.s32 	%p175, %r906, %r901;
	and.pred  	%p176, %p174, %p175;
	selp.s32 	%r907, -1, 0, %p176;
	add.s32 	%r908, %r905, %r907;
	mad.lo.s32 	%r909, %r908, -402653184, %r901;
	mul.wide.s32 	%rd172, %r909, 4;
	add.s64 	%rd173, %rd2, %rd172;
	ld.global.v4.u32 	{%r910, %r911, %r912, %r913}, [%rd173];
	or.b32  	%r914, %r43, %r763;
	add.s32 	%r915, %r914, %r155;
	mad.lo.s32 	%r916, %r915, 12288, %r23;
	mul.hi.s32 	%r917, %r916, 715827883;
	shr.u32 	%r918, %r917, 31;
	shr.s32 	%r919, %r917, 26;
	add.s32 	%r920, %r919, %r918;
	setp.lt.s32 	%p177, %r916, 0;
	mul.lo.s32 	%r921, %r920, 402653184;
	setp.ne.s32 	%p178, %r921, %r916;
	and.pred  	%p179, %p177, %p178;
	selp.s32 	%r922, -1, 0, %p179;
	add.s32 	%r923, %r920, %r922;
	mad.lo.s32 	%r924, %r923, -402653184, %r916;
	mul.wide.s32 	%rd174, %r924, 4;
	add.s64 	%rd175, %rd2, %rd174;
	ld.global.v4.u32 	{%r925, %r926, %r927, %r928}, [%rd175];
	or.b32  	%r929, %r45, %r763;
	add.s32 	%r930, %r929, %r155;
	mad.lo.s32 	%r931, %r930, 12288, %r23;
	mul.hi.s32 	%r932, %r931, 715827883;
	shr.u32 	%r933, %r932, 31;
	shr.s32 	%r934, %r932, 26;
	add.s32 	%r935, %r934, %r933;
	setp.lt.s32 	%p180, %r931, 0;
	mul.lo.s32 	%r936, %r935, 402653184;
	setp.ne.s32 	%p181, %r936, %r931;
	and.pred  	%p182, %p180, %p181;
	selp.s32 	%r937, -1, 0, %p182;
	add.s32 	%r938, %r935, %r937;
	mad.lo.s32 	%r939, %r938, -402653184, %r931;
	mul.wide.s32 	%rd176, %r939, 4;
	add.s64 	%rd177, %rd2, %rd176;
	ld.global.v4.u32 	{%r940, %r941, %r942, %r943}, [%rd177];
	or.b32  	%r944, %r47, %r763;
	add.s32 	%r945, %r944, %r155;
	mad.lo.s32 	%r946, %r945, 12288, %r23;
	mul.hi.s32 	%r947, %r946, 715827883;
	shr.u32 	%r948, %r947, 31;
	shr.s32 	%r949, %r947, 26;
	add.s32 	%r950, %r949, %r948;
	setp.lt.s32 	%p183, %r946, 0;
	mul.lo.s32 	%r951, %r950, 402653184;
	setp.ne.s32 	%p184, %r951, %r946;
	and.pred  	%p185, %p183, %p184;
	selp.s32 	%r952, -1, 0, %p185;
	add.s32 	%r953, %r950, %r952;
	mad.lo.s32 	%r954, %r953, -402653184, %r946;
	mul.wide.s32 	%rd178, %r954, 4;
	add.s64 	%rd179, %rd2, %rd178;
	ld.global.v4.u32 	{%r955, %r956, %r957, %r958}, [%rd179];
	or.b32  	%r959, %r49, %r763;
	add.s32 	%r960, %r959, %r155;
	mad.lo.s32 	%r961, %r960, 12288, %r23;
	mul.hi.s32 	%r962, %r961, 715827883;
	shr.u32 	%r963, %r962, 31;
	shr.s32 	%r964, %r962, 26;
	add.s32 	%r965, %r964, %r963;
	setp.lt.s32 	%p186, %r961, 0;
	mul.lo.s32 	%r966, %r965, 402653184;
	setp.ne.s32 	%p187, %r966, %r961;
	and.pred  	%p188, %p186, %p187;
	selp.s32 	%r967, -1, 0, %p188;
	add.s32 	%r968, %r965, %r967;
	mad.lo.s32 	%r969, %r968, -402653184, %r961;
	mul.wide.s32 	%rd180, %r969, 4;
	add.s64 	%rd181, %rd2, %rd180;
	ld.global.v4.u32 	{%r970, %r971, %r972, %r973}, [%rd181];
	or.b32  	%r974, %r51, %r763;
	add.s32 	%r975, %r974, %r155;
	mad.lo.s32 	%r976, %r975, 12288, %r23;
	mul.hi.s32 	%r977, %r976, 715827883;
	shr.u32 	%r978, %r977, 31;
	shr.s32 	%r979, %r977, 26;
	add.s32 	%r980, %r979, %r978;
	setp.lt.s32 	%p189, %r976, 0;
	mul.lo.s32 	%r981, %r980, 402653184;
	setp.ne.s32 	%p190, %r981, %r976;
	and.pred  	%p191, %p189, %p190;
	selp.s32 	%r982, -1, 0, %p191;
	add.s32 	%r983, %r980, %r982;
	mad.lo.s32 	%r984, %r983, -402653184, %r976;
	mul.wide.s32 	%rd182, %r984, 4;
	add.s64 	%rd183, %rd2, %rd182;
	ld.global.v4.u32 	{%r985, %r986, %r987, %r988}, [%rd183];
	or.b32  	%r989, %r53, %r763;
	add.s32 	%r990, %r989, %r155;
	mad.lo.s32 	%r991, %r990, 12288, %r23;
	mul.hi.s32 	%r992, %r991, 715827883;
	shr.u32 	%r993, %r992, 31;
	shr.s32 	%r994, %r992, 26;
	add.s32 	%r995, %r994, %r993;
	setp.lt.s32 	%p192, %r991, 0;
	mul.lo.s32 	%r996, %r995, 402653184;
	setp.ne.s32 	%p193, %r996, %r991;
	and.pred  	%p194, %p192, %p193;
	selp.s32 	%r997, -1, 0, %p194;
	add.s32 	%r998, %r995, %r997;
	mad.lo.s32 	%r999, %r998, -402653184, %r991;
	mul.wide.s32 	%rd184, %r999, 4;
	add.s64 	%rd185, %rd2, %rd184;
	ld.global.v4.u32 	{%r1000, %r1001, %r1002, %r1003}, [%rd185];
	selp.b32 	%r1004, %r777, %r775, %p146;
	shfl.sync.bfly.b32	%r1005, %r1004, 8, 31, -1;
	selp.b32 	%r508, %r775, %r1005, %p146;
	selp.b32 	%r509, %r1005, %r777, %p146;
	selp.b32 	%r1006, %r778, %r776, %p146;
	shfl.sync.bfly.b32	%r1007, %r1006, 8, 31, -1;
	selp.b32 	%r516, %r776, %r1007, %p146;
	selp.b32 	%r517, %r1007, %r778, %p146;
	selp.b32 	%r1008, %r792, %r790, %p146;
	shfl.sync.bfly.b32	%r1009, %r1008, 8, 31, -1;
	selp.b32 	%r524, %r790, %r1009, %p146;
	selp.b32 	%r525, %r1009, %r792, %p146;
	selp.b32 	%r1010, %r793, %r791, %p146;
	shfl.sync.bfly.b32	%r1011, %r1010, 8, 31, -1;
	selp.b32 	%r532, %r791, %r1011, %p146;
	selp.b32 	%r533, %r1011, %r793, %p146;
	selp.b32 	%r1012, %r807, %r805, %p146;
	shfl.sync.bfly.b32	%r1013, %r1012, 8, 31, -1;
	selp.b32 	%r540, %r805, %r1013, %p146;
	selp.b32 	%r541, %r1013, %r807, %p146;
	selp.b32 	%r1014, %r808, %r806, %p146;
	shfl.sync.bfly.b32	%r1015, %r1014, 8, 31, -1;
	selp.b32 	%r548, %r806, %r1015, %p146;
	selp.b32 	%r549, %r1015, %r808, %p146;
	selp.b32 	%r1016, %r822, %r820, %p146;
	shfl.sync.bfly.b32	%r1017, %r1016, 8, 31, -1;
	selp.b32 	%r556, %r820, %r1017, %p146;
	selp.b32 	%r557, %r1017, %r822, %p146;
	selp.b32 	%r1018, %r823, %r821, %p146;
	shfl.sync.bfly.b32	%r1019, %r1018, 8, 31, -1;
	selp.b32 	%r564, %r821, %r1019, %p146;
	selp.b32 	%r565, %r1019, %r823, %p146;
	selp.b32 	%r1020, %r837, %r835, %p146;
	shfl.sync.bfly.b32	%r1021, %r1020, 8, 31, -1;
	selp.b32 	%r572, %r835, %r1021, %p146;
	selp.b32 	%r573, %r1021, %r837, %p146;
	selp.b32 	%r1022, %r838, %r836, %p146;
	shfl.sync.bfly.b32	%r1023, %r1022, 8, 31, -1;
	selp.b32 	%r580, %r836, %r1023, %p146;
	selp.b32 	%r581, %r1023, %r838, %p146;
	selp.b32 	%r1024, %r852, %r850, %p146;
	shfl.sync.bfly.b32	%r1025, %r1024, 8, 31, -1;
	selp.b32 	%r588, %r850, %r1025, %p146;
	selp.b32 	%r589, %r1025, %r852, %p146;
	selp.b32 	%r1026, %r853, %r851, %p146;
	shfl.sync.bfly.b32	%r1027, %r1026, 8, 31, -1;
	selp.b32 	%r596, %r851, %r1027, %p146;
	selp.b32 	%r597, %r1027, %r853, %p146;
	selp.b32 	%r1028, %r867, %r865, %p146;
	shfl.sync.bfly.b32	%r1029, %r1028, 8, 31, -1;
	selp.b32 	%r604, %r865, %r1029, %p146;
	selp.b32 	%r605, %r1029, %r867, %p146;
	selp.b32 	%r1030, %r868, %r866, %p146;
	shfl.sync.bfly.b32	%r1031, %r1030, 8, 31, -1;
	selp.b32 	%r612, %r866, %r1031, %p146;
	selp.b32 	%r613, %r1031, %r868, %p146;
	selp.b32 	%r1032, %r882, %r880, %p146;
	shfl.sync.bfly.b32	%r1033, %r1032, 8, 31, -1;
	selp.b32 	%r620, %r880, %r1033, %p146;
	selp.b32 	%r621, %r1033, %r882, %p146;
	selp.b32 	%r1034, %r883, %r881, %p146;
	shfl.sync.bfly.b32	%r1035, %r1034, 8, 31, -1;
	selp.b32 	%r628, %r881, %r1035, %p146;
	selp.b32 	%r629, %r1035, %r883, %p146;
	selp.b32 	%r1036, %r897, %r895, %p146;
	shfl.sync.bfly.b32	%r1037, %r1036, 8, 31, -1;
	selp.b32 	%r636, %r895, %r1037, %p146;
	selp.b32 	%r637, %r1037, %r897, %p146;
	selp.b32 	%r1038, %r898, %r896, %p146;
	shfl.sync.bfly.b32	%r1039, %r1038, 8, 31, -1;
	selp.b32 	%r644, %r896, %r1039, %p146;
	selp.b32 	%r645, %r1039, %r898, %p146;
	selp.b32 	%r1040, %r912, %r910, %p146;
	shfl.sync.bfly.b32	%r1041, %r1040, 8, 31, -1;
	selp.b32 	%r652, %r910, %r1041, %p146;
	selp.b32 	%r653, %r1041, %r912, %p146;
	selp.b32 	%r1042, %r913, %r911, %p146;
	shfl.sync.bfly.b32	%r1043, %r1042, 8, 31, -1;
	selp.b32 	%r660, %r911, %r1043, %p146;
	selp.b32 	%r661, %r1043, %r913, %p146;
	selp.b32 	%r1044, %r927, %r925, %p146;
	shfl.sync.bfly.b32	%r1045, %r1044, 8, 31, -1;
	selp.b32 	%r668, %r925, %r1045, %p146;
	selp.b32 	%r669, %r1045, %r927, %p146;
	selp.b32 	%r1046, %r928, %r926, %p146;
	shfl.sync.bfly.b32	%r1047, %r1046, 8, 31, -1;
	selp.b32 	%r676, %r926, %r1047, %p146;
	selp.b32 	%r677, %r1047, %r928, %p146;
	selp.b32 	%r1048, %r942, %r940, %p146;
	shfl.sync.bfly.b32	%r1049, %r1048, 8, 31, -1;
	selp.b32 	%r684, %r940, %r1049, %p146;
	selp.b32 	%r685, %r1049, %r942, %p146;
	selp.b32 	%r1050, %r943, %r941, %p146;
	shfl.sync.bfly.b32	%r1051, %r1050, 8, 31, -1;
	selp.b32 	%r692, %r941, %r1051, %p146;
	selp.b32 	%r693, %r1051, %r943, %p146;
	selp.b32 	%r1052, %r957, %r955, %p146;
	shfl.sync.bfly.b32	%r1053, %r1052, 8, 31, -1;
	selp.b32 	%r700, %r955, %r1053, %p146;
	selp.b32 	%r701, %r1053, %r957, %p146;
	selp.b32 	%r1054, %r958, %r956, %p146;
	shfl.sync.bfly.b32	%r1055, %r1054, 8, 31, -1;
	selp.b32 	%r708, %r956, %r1055, %p146;
	selp.b32 	%r709, %r1055, %r958, %p146;
	selp.b32 	%r1056, %r972, %r970, %p146;
	shfl.sync.bfly.b32	%r1057, %r1056, 8, 31, -1;
	selp.b32 	%r716, %r970, %r1057, %p146;
	selp.b32 	%r717, %r1057, %r972, %p146;
	selp.b32 	%r1058, %r973, %r971, %p146;
	shfl.sync.bfly.b32	%r1059, %r1058, 8, 31, -1;
	selp.b32 	%r724, %r971, %r1059, %p146;
	selp.b32 	%r725, %r1059, %r973, %p146;
	selp.b32 	%r1060, %r987, %r985, %p146;
	shfl.sync.bfly.b32	%r1061, %r1060, 8, 31, -1;
	selp.b32 	%r732, %r985, %r1061, %p146;
	selp.b32 	%r733, %r1061, %r987, %p146;
	selp.b32 	%r1062, %r988, %r986, %p146;
	shfl.sync.bfly.b32	%r1063, %r1062, 8, 31, -1;
	selp.b32 	%r740, %r986, %r1063, %p146;
	selp.b32 	%r741, %r1063, %r988, %p146;
	selp.b32 	%r1064, %r1002, %r1000, %p146;
	shfl.sync.bfly.b32	%r1065, %r1064, 8, 31, -1;
	selp.b32 	%r748, %r1000, %r1065, %p146;
	selp.b32 	%r749, %r1065, %r1002, %p146;
	selp.b32 	%r1066, %r1003, %r1001, %p146;
	shfl.sync.bfly.b32	%r1067, %r1066, 8, 31, -1;
	selp.b32 	%r756, %r1001, %r1067, %p146;
	selp.b32 	%r757, %r1067, %r1003, %p146;
	mov.u32 	%r758, 21520;
	// begin inline asm
	prmt.b32 %r507, %r508, %r509, %r758;
	// end inline asm
	mov.u32 	%r762, 30258;
	// begin inline asm
	prmt.b32 %r511, %r508, %r509, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r515, %r516, %r517, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r519, %r516, %r517, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r523, %r524, %r525, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r527, %r524, %r525, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r531, %r532, %r533, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r535, %r532, %r533, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r539, %r540, %r541, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r543, %r540, %r541, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r547, %r548, %r549, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r551, %r548, %r549, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r555, %r556, %r557, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r559, %r556, %r557, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r563, %r564, %r565, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r567, %r564, %r565, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r571, %r572, %r573, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r575, %r572, %r573, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r579, %r580, %r581, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r583, %r580, %r581, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r587, %r588, %r589, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r591, %r588, %r589, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r595, %r596, %r597, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r599, %r596, %r597, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r603, %r604, %r605, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r607, %r604, %r605, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r611, %r612, %r613, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r615, %r612, %r613, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r619, %r620, %r621, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r623, %r620, %r621, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r627, %r628, %r629, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r631, %r628, %r629, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r635, %r636, %r637, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r639, %r636, %r637, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r643, %r644, %r645, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r647, %r644, %r645, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r651, %r652, %r653, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r655, %r652, %r653, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r659, %r660, %r661, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r663, %r660, %r661, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r667, %r668, %r669, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r671, %r668, %r669, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r675, %r676, %r677, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r679, %r676, %r677, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r683, %r684, %r685, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r687, %r684, %r685, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r691, %r692, %r693, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r695, %r692, %r693, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r699, %r700, %r701, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r703, %r700, %r701, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r707, %r708, %r709, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r711, %r708, %r709, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r715, %r716, %r717, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r719, %r716, %r717, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r723, %r724, %r725, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r727, %r724, %r725, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r731, %r732, %r733, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r735, %r732, %r733, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r739, %r740, %r741, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r743, %r740, %r741, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r747, %r748, %r749, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r751, %r748, %r749, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r755, %r756, %r757, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r759, %r756, %r757, %r762;
	// end inline asm
	st.shared.u32 	[%rd7], %r507;
	st.shared.u32 	[%rd8+128], %r511;
	st.shared.u32 	[%rd8+4], %r515;
	st.shared.u32 	[%rd8+132], %r519;
	st.shared.u32 	[%rd9], %r523;
	st.shared.u32 	[%rd10+128], %r527;
	st.shared.u32 	[%rd10+4], %r531;
	st.shared.u32 	[%rd10+132], %r535;
	st.shared.u32 	[%rd11], %r539;
	st.shared.u32 	[%rd12+128], %r543;
	st.shared.u32 	[%rd12+4], %r547;
	st.shared.u32 	[%rd12+132], %r551;
	st.shared.u32 	[%rd13], %r555;
	st.shared.u32 	[%rd14+128], %r559;
	st.shared.u32 	[%rd14+4], %r563;
	st.shared.u32 	[%rd14+132], %r567;
	st.shared.u32 	[%rd15], %r571;
	st.shared.u32 	[%rd16+128], %r575;
	st.shared.u32 	[%rd16+4], %r579;
	st.shared.u32 	[%rd16+132], %r583;
	st.shared.u32 	[%rd17], %r587;
	st.shared.u32 	[%rd18+128], %r591;
	st.shared.u32 	[%rd18+4], %r595;
	st.shared.u32 	[%rd18+132], %r599;
	st.shared.u32 	[%rd19], %r603;
	st.shared.u32 	[%rd20+128], %r607;
	st.shared.u32 	[%rd20+4], %r611;
	st.shared.u32 	[%rd20+132], %r615;
	st.shared.u32 	[%rd21], %r619;
	st.shared.u32 	[%rd22+128], %r623;
	st.shared.u32 	[%rd22+4], %r627;
	st.shared.u32 	[%rd22+132], %r631;
	st.shared.u32 	[%rd23], %r635;
	st.shared.u32 	[%rd24+128], %r639;
	st.shared.u32 	[%rd24+4], %r643;
	st.shared.u32 	[%rd24+132], %r647;
	st.shared.u32 	[%rd25], %r651;
	st.shared.u32 	[%rd26+128], %r655;
	st.shared.u32 	[%rd26+4], %r659;
	st.shared.u32 	[%rd26+132], %r663;
	st.shared.u32 	[%rd27], %r667;
	st.shared.u32 	[%rd28+128], %r671;
	st.shared.u32 	[%rd28+4], %r675;
	st.shared.u32 	[%rd28+132], %r679;
	st.shared.u32 	[%rd29], %r683;
	st.shared.u32 	[%rd30+128], %r687;
	st.shared.u32 	[%rd30+4], %r691;
	st.shared.u32 	[%rd30+132], %r695;
	st.shared.u32 	[%rd31], %r699;
	st.shared.u32 	[%rd32+128], %r703;
	st.shared.u32 	[%rd32+4], %r707;
	st.shared.u32 	[%rd32+132], %r711;
	st.shared.u32 	[%rd33], %r715;
	st.shared.u32 	[%rd34+128], %r719;
	st.shared.u32 	[%rd34+4], %r723;
	st.shared.u32 	[%rd34+132], %r727;
	st.shared.u32 	[%rd35], %r731;
	st.shared.u32 	[%rd36+128], %r735;
	st.shared.u32 	[%rd36+4], %r739;
	st.shared.u32 	[%rd36+132], %r743;
	st.shared.u32 	[%rd37], %r747;
	st.shared.u32 	[%rd38+128], %r751;
	st.shared.u32 	[%rd38+4], %r755;
	st.shared.u32 	[%rd38+132], %r759;
	bar.sync 	0;
	mov.u64 	%rd384, 0;
	mov.u32 	%r1904, %r1900;
	mov.u32 	%r1905, %r1901;
$L__BB0_32:                             // %L22613
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1901, %r1906;
	mov.u32 	%r1900, %r1905;
	add.s64 	%rd186, %rd56, %rd384;
	ld.shared.u32 	%r1906, [%rd186];
	mov.u16 	%rs22, 25600;
	// begin inline asm
	mov.b32 %r1073, {%rs22, %rs22};
	// end inline asm
	mov.u16 	%rs24, 21504;
	// begin inline asm
	mov.b32 %r1084, {%rs24, %rs24};
	// end inline asm
	mov.u32 	%r1071, 983055;
	// begin inline asm
	lop3.b32 %r1070, %r1071, %r1906, %r1073, 202;
	// end inline asm
	mov.u16 	%rs26, 18432;
	// begin inline asm
	mov.b32 %r1074, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1075, %r1073, %r1074;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1078, %r1070, %r1075;
	// end inline asm
	mov.u32 	%r1082, 15728880;
	// begin inline asm
	lop3.b32 %r1081, %r1082, %r1906, %r1084, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1085, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1086, %r1084, %r1085;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1089, %r1081, %r1086;
	// end inline asm
	shr.u32 	%r1094, %r1906, 8;
	// begin inline asm
	lop3.b32 %r1092, %r1071, %r1094, %r1073, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1096, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1097, %r1073, %r1096;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1100, %r1092, %r1097;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1103, %r1082, %r1094, %r1084, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1107, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1108, %r1084, %r1107;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1111, %r1103, %r1108;
	// end inline asm
	// begin inline asm
	mov.b32 %r1119, {%rs22, %rs22};
	// end inline asm
	// begin inline asm
	mov.b32 %r1130, {%rs24, %rs24};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1116, %r1071, %r1904, %r1119, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1120, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1121, %r1119, %r1120;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1124, %r1116, %r1121;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1127, %r1082, %r1904, %r1130, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1131, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1132, %r1130, %r1131;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1135, %r1127, %r1132;
	// end inline asm
	shr.u32 	%r1140, %r1904, 8;
	// begin inline asm
	lop3.b32 %r1138, %r1071, %r1140, %r1119, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1142, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1143, %r1119, %r1142;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1146, %r1138, %r1143;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1149, %r1082, %r1140, %r1130, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1153, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1154, %r1130, %r1153;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1157, %r1149, %r1154;
	// end inline asm
	mov.u32 	%r1165, 0;
	// begin inline asm
	fma.rn.f16x2 %r1162, %r202, %r1135, %r1165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1168, %r202, %r1124, %r1165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1174, %r202, %r1157, %r1165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1180, %r202, %r1146, %r1165;
	// end inline asm
	// begin inline asm
	mov.b32 %r1189, {%rs22, %rs22};
	// end inline asm
	// begin inline asm
	mov.b32 %r1200, {%rs24, %rs24};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1186, %r1071, %r1900, %r1189, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1190, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1191, %r1189, %r1190;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1194, %r1186, %r1191;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1197, %r1082, %r1900, %r1200, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1201, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1202, %r1200, %r1201;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1205, %r1197, %r1202;
	// end inline asm
	shr.u32 	%r1210, %r1900, 8;
	// begin inline asm
	lop3.b32 %r1208, %r1071, %r1210, %r1189, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1212, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1213, %r1189, %r1212;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1216, %r1208, %r1213;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1219, %r1082, %r1210, %r1200, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1223, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1224, %r1200, %r1223;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1227, %r1219, %r1224;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1230, %r233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1232, %r1230, %r1205, %r1162;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1236, %r233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1238, %r1236, %r1194, %r1168;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1242, %r233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1244, %r1242, %r1227, %r1174;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1248, %r233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1250, %r1248, %r1216, %r1180;
	// end inline asm
	// begin inline asm
	mov.b32 %r1259, {%rs22, %rs22};
	// end inline asm
	// begin inline asm
	mov.b32 %r1270, {%rs24, %rs24};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1256, %r1071, %r1901, %r1259, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1260, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1261, %r1259, %r1260;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1264, %r1256, %r1261;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1267, %r1082, %r1901, %r1270, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1271, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1272, %r1270, %r1271;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1275, %r1267, %r1272;
	// end inline asm
	shr.u32 	%r1280, %r1901, 8;
	// begin inline asm
	lop3.b32 %r1278, %r1071, %r1280, %r1259, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1282, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1283, %r1259, %r1282;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1286, %r1278, %r1283;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1289, %r1082, %r1280, %r1270, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1293, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1294, %r1270, %r1293;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1297, %r1289, %r1294;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1302, %r264, %r1275, %r1232;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1308, %r264, %r1264, %r1238;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1314, %r264, %r1297, %r1244;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1320, %r264, %r1286, %r1250;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1324, %r295;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1355, %r1324, %r1089, %r1302;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1330, %r295;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1352, %r1330, %r1078, %r1308;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1336, %r295;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1364, %r1336, %r1111, %r1314;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1342, %r295;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1361, %r1342, %r1100, %r1320;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1348, %r301;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1350, %r1348, %r1352;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1353, %r298, %r1355, %r1350;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1357, %r301;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1359, %r1357, %r1361;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1362, %r298, %r1364, %r1359;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1366, %r301, %r1355;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1369, %r298, %r1352, %r1366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1373, %r301, %r1364;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1376, %r298, %r1361, %r1373;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1380, %r1381}, {%r304, %r310, %r307, %r313}, {%r1353, %r1369}, {%r1165, %r1165};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1390, %r1391}, {%r304, %r310, %r307, %r313}, {%r1362, %r1376}, {%r1165, %r1165};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1400, %r1401}, {%r316, %r322, %r319, %r325}, {%r1380, %r1381}, {%r1165, %r1165};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1410, %r1411}, {%r316, %r322, %r319, %r325}, {%r1390, %r1391}, {%r1165, %r1165};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1420, %r67, %r1400;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1423, %r67, %r1401;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1426, %r67, %r1410;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1429, %r67, %r1411;
	// end inline asm
	mov.u16 	%rs70, -14592;
	// begin inline asm
	mov.b32 %r1432, {%rs70, %rs70};
	// end inline asm
	mov.u16 	%rs72, 18176;
	// begin inline asm
	mov.b32 %r1433, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1434, %r1420, %r1432;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1437, %r1434, %r1433;
	// end inline asm
	// begin inline asm
	mov.b32 %r1440, {%rs70, %rs70};
	// end inline asm
	// begin inline asm
	mov.b32 %r1441, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1442, %r1423, %r1440;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1445, %r1442, %r1441;
	// end inline asm
	// begin inline asm
	mov.b32 %r1448, {%rs70, %rs70};
	// end inline asm
	// begin inline asm
	mov.b32 %r1449, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1450, %r1426, %r1448;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1453, %r1450, %r1449;
	// end inline asm
	// begin inline asm
	mov.b32 %r1456, {%rs70, %rs70};
	// end inline asm
	// begin inline asm
	mov.b32 %r1457, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1458, %r1429, %r1456;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1461, %r1458, %r1457;
	// end inline asm
	mov.u16 	%rs86, 26112;
	// begin inline asm
	mov.b32 %r1467, {%rs86, %rs86};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1465, %r1437, %r1467;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1468, %r1445, %r1467;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1471, %r1453, %r1467;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1474, %r1461, %r1467;
	// end inline asm
	mov.u32 	%r1480, 25152;
	// begin inline asm
	prmt.b32 %r1477, %r1465, %r1471, %r1480;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1481, %r1468, %r1474, %r1480;
	// end inline asm
	shl.b32 	%r1488, %r1477, 4;
	mov.u32 	%r1486, 252645135;
	// begin inline asm
	lop3.b32 %r1485, %r1486, %r1481, %r1488, 202;
	// end inline asm
	mov.u32 	%r1490, 8;
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1489, %r1490, %r1490, 0;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1492, %r1490, %r1490, %r1489;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1496, %r1490, %r1490, 0;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1499, %r1490, %r1490, %r1496;
	// end inline asm
	shl.b32 	%r1506, %r1499, 4;
	// begin inline asm
	lop3.b32 %r1503, %r1486, %r1492, %r1506, 202;
	// end inline asm
	xor.b32  	%r1507, %r1503, %r1485;
	add.s64 	%rd187, %rd55, %rd384;
	st.shared.u32 	[%rd187], %r1507;
	add.s64 	%rd384, %rd384, 644;
	cvt.u32.u64 	%r1508, %rd384;
	setp.eq.s32 	%p195, %r1508, 41216;
	mov.u32 	%r1904, %r1900;
	mov.u32 	%r1905, %r1901;
	@%p195 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit20603
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	or.b32  	%r72, %r60, %r21;
	ld.shared.u32 	%r1514, [%rd39];
	ld.shared.u32 	%r1515, [%rd8+128];
	ld.shared.u32 	%r1522, [%rd8+4];
	ld.shared.u32 	%r1523, [%rd8+132];
	ld.shared.u32 	%r1530, [%rd40];
	ld.shared.u32 	%r1531, [%rd10+128];
	ld.shared.u32 	%r1538, [%rd10+4];
	ld.shared.u32 	%r1539, [%rd10+132];
	ld.shared.u32 	%r1546, [%rd41];
	ld.shared.u32 	%r1547, [%rd12+128];
	ld.shared.u32 	%r1554, [%rd12+4];
	ld.shared.u32 	%r1555, [%rd12+132];
	ld.shared.u32 	%r1562, [%rd42];
	ld.shared.u32 	%r1563, [%rd14+128];
	ld.shared.u32 	%r1570, [%rd14+4];
	ld.shared.u32 	%r1571, [%rd14+132];
	ld.shared.u32 	%r1578, [%rd43];
	ld.shared.u32 	%r1579, [%rd16+128];
	ld.shared.u32 	%r1586, [%rd16+4];
	ld.shared.u32 	%r1587, [%rd16+132];
	ld.shared.u32 	%r1594, [%rd44];
	ld.shared.u32 	%r1595, [%rd18+128];
	ld.shared.u32 	%r1602, [%rd18+4];
	ld.shared.u32 	%r1603, [%rd18+132];
	ld.shared.u32 	%r1610, [%rd45];
	ld.shared.u32 	%r1611, [%rd20+128];
	ld.shared.u32 	%r1618, [%rd20+4];
	ld.shared.u32 	%r1619, [%rd20+132];
	ld.shared.u32 	%r1626, [%rd46];
	ld.shared.u32 	%r1627, [%rd22+128];
	ld.shared.u32 	%r1634, [%rd22+4];
	ld.shared.u32 	%r1635, [%rd22+132];
	ld.shared.u32 	%r1642, [%rd47];
	ld.shared.u32 	%r1643, [%rd24+128];
	ld.shared.u32 	%r1650, [%rd24+4];
	ld.shared.u32 	%r1651, [%rd24+132];
	ld.shared.u32 	%r1658, [%rd48];
	ld.shared.u32 	%r1659, [%rd26+128];
	ld.shared.u32 	%r1666, [%rd26+4];
	ld.shared.u32 	%r1667, [%rd26+132];
	ld.shared.u32 	%r1674, [%rd49];
	ld.shared.u32 	%r1675, [%rd28+128];
	ld.shared.u32 	%r1682, [%rd28+4];
	ld.shared.u32 	%r1683, [%rd28+132];
	ld.shared.u32 	%r1690, [%rd50];
	ld.shared.u32 	%r1691, [%rd30+128];
	ld.shared.u32 	%r1698, [%rd30+4];
	ld.shared.u32 	%r1699, [%rd30+132];
	ld.shared.u32 	%r1706, [%rd51];
	ld.shared.u32 	%r1707, [%rd32+128];
	ld.shared.u32 	%r1714, [%rd32+4];
	ld.shared.u32 	%r1715, [%rd32+132];
	ld.shared.u32 	%r1722, [%rd52];
	ld.shared.u32 	%r1723, [%rd34+128];
	ld.shared.u32 	%r1730, [%rd34+4];
	ld.shared.u32 	%r1731, [%rd34+132];
	ld.shared.u32 	%r1738, [%rd53];
	ld.shared.u32 	%r1739, [%rd36+128];
	ld.shared.u32 	%r1746, [%rd36+4];
	ld.shared.u32 	%r1747, [%rd36+132];
	ld.shared.u32 	%r1754, [%rd54];
	ld.shared.u32 	%r1755, [%rd38+128];
	ld.shared.u32 	%r1762, [%rd38+4];
	ld.shared.u32 	%r1763, [%rd38+132];
	// begin inline asm
	prmt.b32 %r1509, %r1514, %r1515, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1513, %r1514, %r1515, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1517, %r1522, %r1523, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1521, %r1522, %r1523, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1525, %r1530, %r1531, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1529, %r1530, %r1531, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1533, %r1538, %r1539, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1537, %r1538, %r1539, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1541, %r1546, %r1547, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1545, %r1546, %r1547, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1549, %r1554, %r1555, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1553, %r1554, %r1555, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1557, %r1562, %r1563, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1561, %r1562, %r1563, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1565, %r1570, %r1571, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1569, %r1570, %r1571, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1573, %r1578, %r1579, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1577, %r1578, %r1579, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1581, %r1586, %r1587, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1585, %r1586, %r1587, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1589, %r1594, %r1595, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1593, %r1594, %r1595, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1597, %r1602, %r1603, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1601, %r1602, %r1603, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1605, %r1610, %r1611, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1609, %r1610, %r1611, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1613, %r1618, %r1619, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1617, %r1618, %r1619, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1621, %r1626, %r1627, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1625, %r1626, %r1627, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1629, %r1634, %r1635, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1633, %r1634, %r1635, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1637, %r1642, %r1643, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1641, %r1642, %r1643, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1645, %r1650, %r1651, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1649, %r1650, %r1651, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1653, %r1658, %r1659, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1657, %r1658, %r1659, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1661, %r1666, %r1667, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1665, %r1666, %r1667, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1669, %r1674, %r1675, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1673, %r1674, %r1675, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1677, %r1682, %r1683, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1681, %r1682, %r1683, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1685, %r1690, %r1691, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1689, %r1690, %r1691, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1693, %r1698, %r1699, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1697, %r1698, %r1699, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1701, %r1706, %r1707, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1705, %r1706, %r1707, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1709, %r1714, %r1715, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1713, %r1714, %r1715, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1717, %r1722, %r1723, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1721, %r1722, %r1723, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1725, %r1730, %r1731, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1729, %r1730, %r1731, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1733, %r1738, %r1739, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1737, %r1738, %r1739, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1741, %r1746, %r1747, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1745, %r1746, %r1747, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1749, %r1754, %r1755, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1753, %r1754, %r1755, %r762;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1757, %r1762, %r1763, %r758;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1761, %r1762, %r1763, %r762;
	// end inline asm
	selp.b32 	%r1765, %r1513, %r1509, %p146;
	shfl.sync.bfly.b32	%r92, %r1765, 8, 31, -1;
	selp.b32 	%r1766, %r1521, %r1517, %p146;
	shfl.sync.bfly.b32	%r93, %r1766, 8, 31, -1;
	selp.b32 	%r1767, %r1529, %r1525, %p146;
	shfl.sync.bfly.b32	%r1768, %r1767, 8, 31, -1;
	selp.b32 	%r94, %r1525, %r1768, %p146;
	selp.b32 	%r95, %r1768, %r1529, %p146;
	selp.b32 	%r1769, %r1537, %r1533, %p146;
	shfl.sync.bfly.b32	%r1770, %r1769, 8, 31, -1;
	selp.b32 	%r96, %r1533, %r1770, %p146;
	selp.b32 	%r97, %r1770, %r1537, %p146;
	selp.b32 	%r1771, %r1545, %r1541, %p146;
	shfl.sync.bfly.b32	%r1772, %r1771, 8, 31, -1;
	selp.b32 	%r98, %r1541, %r1772, %p146;
	selp.b32 	%r99, %r1772, %r1545, %p146;
	selp.b32 	%r1773, %r1553, %r1549, %p146;
	shfl.sync.bfly.b32	%r1774, %r1773, 8, 31, -1;
	selp.b32 	%r100, %r1549, %r1774, %p146;
	selp.b32 	%r101, %r1774, %r1553, %p146;
	selp.b32 	%r1775, %r1561, %r1557, %p146;
	shfl.sync.bfly.b32	%r1776, %r1775, 8, 31, -1;
	selp.b32 	%r102, %r1557, %r1776, %p146;
	selp.b32 	%r103, %r1776, %r1561, %p146;
	selp.b32 	%r1777, %r1569, %r1565, %p146;
	shfl.sync.bfly.b32	%r1778, %r1777, 8, 31, -1;
	selp.b32 	%r104, %r1565, %r1778, %p146;
	selp.b32 	%r105, %r1778, %r1569, %p146;
	selp.b32 	%r1779, %r1577, %r1573, %p146;
	shfl.sync.bfly.b32	%r1780, %r1779, 8, 31, -1;
	selp.b32 	%r106, %r1573, %r1780, %p146;
	selp.b32 	%r107, %r1780, %r1577, %p146;
	selp.b32 	%r1781, %r1585, %r1581, %p146;
	shfl.sync.bfly.b32	%r1782, %r1781, 8, 31, -1;
	selp.b32 	%r108, %r1581, %r1782, %p146;
	selp.b32 	%r109, %r1782, %r1585, %p146;
	selp.b32 	%r1783, %r1593, %r1589, %p146;
	shfl.sync.bfly.b32	%r1784, %r1783, 8, 31, -1;
	selp.b32 	%r110, %r1589, %r1784, %p146;
	selp.b32 	%r111, %r1784, %r1593, %p146;
	selp.b32 	%r1785, %r1601, %r1597, %p146;
	shfl.sync.bfly.b32	%r1786, %r1785, 8, 31, -1;
	selp.b32 	%r112, %r1597, %r1786, %p146;
	selp.b32 	%r113, %r1786, %r1601, %p146;
	selp.b32 	%r1787, %r1609, %r1605, %p146;
	shfl.sync.bfly.b32	%r1788, %r1787, 8, 31, -1;
	selp.b32 	%r114, %r1605, %r1788, %p146;
	selp.b32 	%r115, %r1788, %r1609, %p146;
	selp.b32 	%r1789, %r1617, %r1613, %p146;
	shfl.sync.bfly.b32	%r1790, %r1789, 8, 31, -1;
	selp.b32 	%r116, %r1613, %r1790, %p146;
	selp.b32 	%r117, %r1790, %r1617, %p146;
	selp.b32 	%r1791, %r1625, %r1621, %p146;
	shfl.sync.bfly.b32	%r1792, %r1791, 8, 31, -1;
	selp.b32 	%r118, %r1621, %r1792, %p146;
	selp.b32 	%r119, %r1792, %r1625, %p146;
	selp.b32 	%r1793, %r1633, %r1629, %p146;
	shfl.sync.bfly.b32	%r1794, %r1793, 8, 31, -1;
	selp.b32 	%r120, %r1629, %r1794, %p146;
	selp.b32 	%r121, %r1794, %r1633, %p146;
	selp.b32 	%r1795, %r1641, %r1637, %p146;
	shfl.sync.bfly.b32	%r1796, %r1795, 8, 31, -1;
	selp.b32 	%r122, %r1637, %r1796, %p146;
	selp.b32 	%r123, %r1796, %r1641, %p146;
	selp.b32 	%r1797, %r1649, %r1645, %p146;
	shfl.sync.bfly.b32	%r1798, %r1797, 8, 31, -1;
	selp.b32 	%r124, %r1645, %r1798, %p146;
	selp.b32 	%r125, %r1798, %r1649, %p146;
	selp.b32 	%r1799, %r1657, %r1653, %p146;
	shfl.sync.bfly.b32	%r1800, %r1799, 8, 31, -1;
	selp.b32 	%r126, %r1653, %r1800, %p146;
	selp.b32 	%r127, %r1800, %r1657, %p146;
	selp.b32 	%r1801, %r1665, %r1661, %p146;
	shfl.sync.bfly.b32	%r1802, %r1801, 8, 31, -1;
	selp.b32 	%r128, %r1661, %r1802, %p146;
	selp.b32 	%r129, %r1802, %r1665, %p146;
	selp.b32 	%r1803, %r1673, %r1669, %p146;
	shfl.sync.bfly.b32	%r1804, %r1803, 8, 31, -1;
	selp.b32 	%r130, %r1669, %r1804, %p146;
	selp.b32 	%r131, %r1804, %r1673, %p146;
	selp.b32 	%r1805, %r1681, %r1677, %p146;
	shfl.sync.bfly.b32	%r1806, %r1805, 8, 31, -1;
	selp.b32 	%r132, %r1677, %r1806, %p146;
	selp.b32 	%r133, %r1806, %r1681, %p146;
	selp.b32 	%r1807, %r1689, %r1685, %p146;
	shfl.sync.bfly.b32	%r1808, %r1807, 8, 31, -1;
	selp.b32 	%r134, %r1685, %r1808, %p146;
	selp.b32 	%r135, %r1808, %r1689, %p146;
	selp.b32 	%r1809, %r1697, %r1693, %p146;
	shfl.sync.bfly.b32	%r1810, %r1809, 8, 31, -1;
	selp.b32 	%r136, %r1693, %r1810, %p146;
	selp.b32 	%r137, %r1810, %r1697, %p146;
	selp.b32 	%r1811, %r1705, %r1701, %p146;
	shfl.sync.bfly.b32	%r1812, %r1811, 8, 31, -1;
	selp.b32 	%r138, %r1701, %r1812, %p146;
	selp.b32 	%r139, %r1812, %r1705, %p146;
	selp.b32 	%r1813, %r1713, %r1709, %p146;
	shfl.sync.bfly.b32	%r1814, %r1813, 8, 31, -1;
	selp.b32 	%r140, %r1709, %r1814, %p146;
	selp.b32 	%r141, %r1814, %r1713, %p146;
	selp.b32 	%r1815, %r1721, %r1717, %p146;
	shfl.sync.bfly.b32	%r1816, %r1815, 8, 31, -1;
	selp.b32 	%r142, %r1717, %r1816, %p146;
	selp.b32 	%r143, %r1816, %r1721, %p146;
	selp.b32 	%r1817, %r1729, %r1725, %p146;
	shfl.sync.bfly.b32	%r1818, %r1817, 8, 31, -1;
	selp.b32 	%r144, %r1725, %r1818, %p146;
	selp.b32 	%r145, %r1818, %r1729, %p146;
	selp.b32 	%r1819, %r1737, %r1733, %p146;
	shfl.sync.bfly.b32	%r1820, %r1819, 8, 31, -1;
	selp.b32 	%r146, %r1733, %r1820, %p146;
	selp.b32 	%r147, %r1820, %r1737, %p146;
	selp.b32 	%r1821, %r1745, %r1741, %p146;
	shfl.sync.bfly.b32	%r1822, %r1821, 8, 31, -1;
	selp.b32 	%r148, %r1741, %r1822, %p146;
	selp.b32 	%r149, %r1822, %r1745, %p146;
	selp.b32 	%r1823, %r1753, %r1749, %p146;
	shfl.sync.bfly.b32	%r1824, %r1823, 8, 31, -1;
	selp.b32 	%r150, %r1749, %r1824, %p146;
	selp.b32 	%r151, %r1824, %r1753, %p146;
	selp.b32 	%r1825, %r1761, %r1757, %p146;
	shfl.sync.bfly.b32	%r1826, %r1825, 8, 31, -1;
	selp.b32 	%r152, %r1757, %r1826, %p146;
	selp.b32 	%r153, %r1826, %r1761, %p146;
	setp.lt.u32 	%p197, %r72, 12;
	@%p197 bra 	$L__BB0_35;
// %bb.34:                              // %pass18752
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r1827, %r93, %r1521, %p146;
	selp.b32 	%r1828, %r1517, %r93, %p146;
	selp.b32 	%r1829, %r92, %r1513, %p146;
	selp.b32 	%r1830, %r1509, %r92, %p146;
	shl.b32 	%r1831, %r72, 12;
	and.b32  	%r1832, %r1831, 133218304;
	or.b32  	%r1833, %r1832, %r55;
	or.b32  	%r1834, %r1833, %r56;
	cvt.u64.u32 	%rd188, %r1834;
	add.s64 	%rd189, %rd188, %rd6;
	shr.u64 	%rd190, %rd189, 37;
	add.s64 	%rd191, %rd189, %rd190;
	shr.s64 	%rd192, %rd191, 27;
	setp.lt.s64 	%p199, %rd189, 0;
	and.b64  	%rd193, %rd191, -134217728;
	setp.ne.s64 	%p200, %rd193, %rd189;
	and.pred  	%p201, %p199, %p200;
	selp.u64 	%rd194, 1, 0, %p201;
	sub.s64 	%rd195, %rd194, %rd192;
	shl.b64 	%rd196, %rd195, 27;
	add.s64 	%rd197, %rd196, %rd189;
	shl.b64 	%rd198, %rd197, 2;
	add.s64 	%rd199, %rd3, %rd198;
	st.global.v4.u32 	[%rd199], {%r1830, %r1828, %r1829, %r1827};
	bra.uni 	$L__BB0_35;
$L__BB0_36:                             // %L42804
	st.global.u32 	[%rd5], %r1899;
	ret;
$L__BB0_9:                              // %L177
	mov.u32 	%r1898, 2;
	st.global.u32 	[%rd5], %r1898;
	mov.u64 	%rd382, exception4131;
	cvta.global.u64 	%rd383, %rd382;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd383;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r154;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L283
	mov.u32 	%r1897, 3;
	st.global.u32 	[%rd5], %r1897;
	mov.u64 	%rd380, exception4131;
	cvta.global.u64 	%rd381, %rd380;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd381;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r154;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd60, exception14145;
	cvta.global.u64 	%rd61, %rd60;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd61;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r154;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd62, exception14145;
	cvta.global.u64 	%rd63, %rd62;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r154;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
