set_property SRC_FILE_INFO {cfile:c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_processing_system7_0_0/hardware_lab0_processing_system7_0_0.xdc rfile:../../../lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_processing_system7_0_0/hardware_lab0_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:hardware_lab0_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
