Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.56 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.56 secs
 
--> Reading design: Lab07.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab07.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab07"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Lab07
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Digital Lab\Lab07\MULTIPLEXER.vhf" into library work
Parsing entity <M4_1E_HXILINX_MULTIPLEXER>.
Parsing architecture <M4_1E_HXILINX_MULTIPLEXER_V> of entity <m4_1e_hxilinx_multiplexer>.
Parsing entity <CB4RE_HXILINX_MULTIPLEXER>.
Parsing architecture <CB4RE_HXILINX_MULTIPLEXER_V> of entity <cb4re_hxilinx_multiplexer>.
Parsing entity <MULTIPLEXER>.
Parsing architecture <BEHAVIORAL> of entity <multiplexer>.
Parsing VHDL file "C:\Digital Lab\Lab07\counter00_99.vhf" into library work
Parsing entity <CD4CE_HXILINX_counter00_99>.
Parsing architecture <Behavioral> of entity <cd4ce_hxilinx_counter00_99>.
Parsing entity <counter00_99>.
Parsing architecture <BEHAVIORAL> of entity <counter00_99>.
Parsing VHDL file "C:\Digital Lab\Lab07\counter00_59.vhf" into library work
Parsing entity <CD4CE_HXILINX_counter00_59>.
Parsing architecture <Behavioral> of entity <cd4ce_hxilinx_counter00_59>.
Parsing entity <counter00_59>.
Parsing architecture <BEHAVIORAL> of entity <counter00_59>.
Parsing VHDL file "C:\Digital Lab\Lab07\CLKDIV2.vhd" into library work
Parsing entity <CLKDIV2>.
Parsing architecture <bhv> of entity <clkdiv2>.
Parsing VHDL file "C:\Digital Lab\Lab07\CLKDIV.vhd" into library work
Parsing entity <Clock_Divider>.
Parsing architecture <bhv> of entity <clock_divider>.
Parsing VHDL file "C:\Digital Lab\Lab07\BCDto7SEG.vhd" into library work
Parsing entity <bcd_7seg>.
Parsing architecture <Behavioral> of entity <bcd_7seg>.
Parsing VHDL file "C:\Digital Lab\Lab07\Lab07.vhf" into library work
Parsing entity <CD4CE_HXILINX_Lab07>.
Parsing architecture <Behavioral> of entity <cd4ce_hxilinx_lab07>.
Parsing entity <M4_1E_HXILINX_Lab07>.
Parsing architecture <M4_1E_HXILINX_Lab07_V> of entity <m4_1e_hxilinx_lab07>.
Parsing entity <FJKC_HXILINX_Lab07>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_lab07>.
Parsing entity <CB4RE_HXILINX_Lab07>.
Parsing architecture <CB4RE_HXILINX_Lab07_V> of entity <cb4re_hxilinx_lab07>.
Parsing entity <counter00_99_MUSER_Lab07>.
Parsing architecture <BEHAVIORAL> of entity <counter00_99_muser_lab07>.
Parsing entity <counter00_59_MUSER_Lab07>.
Parsing architecture <BEHAVIORAL> of entity <counter00_59_muser_lab07>.
Parsing entity <MULTIPLEXER_MUSER_Lab07>.
Parsing architecture <BEHAVIORAL> of entity <multiplexer_muser_lab07>.
Parsing entity <Lab07>.
Parsing architecture <BEHAVIORAL> of entity <lab07>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Lab07> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bcd_7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <MULTIPLEXER_MUSER_Lab07> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M4_1E_HXILINX_Lab07> (architecture <M4_1E_HXILINX_Lab07_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Digital Lab\Lab07\Lab07.vhf" Line 119. Case statement is complete. others clause is never selected

Elaborating entity <CB4RE_HXILINX_Lab07> (architecture <CB4RE_HXILINX_Lab07_V>) from library <work>.

Elaborating entity <counter00_59_MUSER_Lab07> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CD4CE_HXILINX_Lab07> (architecture <Behavioral>) from library <work>.

Elaborating entity <CLKDIV2> (architecture <bhv>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Digital Lab\Lab07\CLKDIV2.vhd" Line 29: tmp should be on the sensitivity list of the process

Elaborating entity <Clock_Divider> (architecture <bhv>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Digital Lab\Lab07\CLKDIV.vhd" Line 29: tmp should be on the sensitivity list of the process

Elaborating entity <FJKC_HXILINX_Lab07> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter00_99_MUSER_Lab07> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab07>.
    Related source file is "C:\Digital Lab\Lab07\Lab07.vhf".
    Set property "HU_SET = XLXI_20_9" for instance <XLXI_20>.
    Summary:
	no macro.
Unit <Lab07> synthesized.

Synthesizing Unit <bcd_7seg>.
    Related source file is "C:\Digital Lab\Lab07\BCDto7SEG.vhd".
    Summary:
	no macro.
Unit <bcd_7seg> synthesized.

Synthesizing Unit <MULTIPLEXER_MUSER_Lab07>.
    Related source file is "C:\Digital Lab\Lab07\Lab07.vhf".
    Set property "HU_SET = XLXI_1_4" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_5" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_6" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_7" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_15_8" for instance <XLXI_15>.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 603: Output port <CEO> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 603: Output port <Q2> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 603: Output port <Q3> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 603: Output port <TC> of the instance <XLXI_15> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MULTIPLEXER_MUSER_Lab07> synthesized.

Synthesizing Unit <M4_1E_HXILINX_Lab07>.
    Related source file is "C:\Digital Lab\Lab07\Lab07.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 114.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_Lab07> synthesized.

Synthesizing Unit <CB4RE_HXILINX_Lab07>.
    Related source file is "C:\Digital Lab\Lab07\Lab07.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_11_o_add_0_OUT> created at line 206.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4RE_HXILINX_Lab07> synthesized.

Synthesizing Unit <counter00_59_MUSER_Lab07>.
    Related source file is "C:\Digital Lab\Lab07\Lab07.vhf".
    Set property "HU_SET = XLXI_1_3" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_2" for instance <XLXI_2>.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 407: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 407: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 418: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 418: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <counter00_59_MUSER_Lab07> synthesized.

Synthesizing Unit <CD4CE_HXILINX_Lab07>.
    Related source file is "C:\Digital Lab\Lab07\Lab07.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_13_o_add_4_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <CD4CE_HXILINX_Lab07> synthesized.

Synthesizing Unit <CLKDIV2>.
    Related source file is "C:\Digital Lab\Lab07\CLKDIV2.vhd".
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <tmp>.
    Found 32-bit adder for signal <count[31]_GND_14_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CLKDIV2> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "C:\Digital Lab\Lab07\CLKDIV.vhd".
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <tmp>.
    Found 32-bit adder for signal <count[31]_GND_16_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Clock_Divider> synthesized.

Synthesizing Unit <FJKC_HXILINX_Lab07>.
    Related source file is "C:\Digital Lab\Lab07\Lab07.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Lab07> synthesized.

Synthesizing Unit <counter00_99_MUSER_Lab07>.
    Related source file is "C:\Digital Lab\Lab07\Lab07.vhf".
    Set property "HU_SET = XLXI_13_0" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_1" for instance <XLXI_14>.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 291: Output port <CEO> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 291: Output port <TC> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 302: Output port <CEO> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Digital Lab\Lab07\Lab07.vhf" line 302: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <counter00_99_MUSER_Lab07> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 2
 4-bit adder                                           : 5
# Registers                                            : 10
 1-bit register                                        : 3
 32-bit register                                       : 2
 4-bit register                                        : 5
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 4-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB4RE_HXILINX_Lab07>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4RE_HXILINX_Lab07> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 2
 4-bit adder                                           : 4
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 83
 Flip-Flops                                            : 83
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 4-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MULTIPLEXER_MUSER_Lab07> ...

Optimizing unit <Lab07> ...

Optimizing unit <CLKDIV2> ...

Optimizing unit <Clock_Divider> ...

Optimizing unit <FJKC_HXILINX_Lab07> ...

Optimizing unit <CB4RE_HXILINX_Lab07> ...

Optimizing unit <M4_1E_HXILINX_Lab07> ...

Optimizing unit <CD4CE_HXILINX_Lab07> ...
WARNING:Xst:2677 - Node <COUNT_2> of sequential type is unconnected in block <XLXI_8/XLXI_15>.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <XLXI_8/XLXI_15>.
WARNING:Xst:1293 - FF/Latch <XLXI_17/count_24> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_17/count_25> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_17/count_26> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_17/count_27> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_17/count_28> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_17/count_29> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_17/count_30> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_17/count_31> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_10> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_11> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_12> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_13> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_14> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_15> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_16> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_17> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_18> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_19> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_20> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_21> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_22> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_23> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_24> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_25> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_26> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_27> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_28> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_29> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_30> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_12/count_31> has a constant value of 0 in block <Lab07>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <XLXI_12/count_0> in Unit <Lab07> is equivalent to the following FF/Latch, which will be removed : <XLXI_17/count_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_12/count_1> in Unit <Lab07> is equivalent to the following FF/Latch, which will be removed : <XLXI_17/count_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_12/count_2> in Unit <Lab07> is equivalent to the following FF/Latch, which will be removed : <XLXI_17/count_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab07, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab07.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 175
#      AND2                        : 1
#      AND2B1                      : 2
#      AND4B2                      : 1
#      AND4B4                      : 2
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 32
#      LUT2                        : 12
#      LUT3                        : 11
#      LUT4                        : 8
#      LUT5                        : 23
#      LUT6                        : 9
#      MUXCY                       : 32
#      OR2                         : 1
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 52
#      FD                          : 33
#      FDC                         : 1
#      FDCE                        : 16
#      FDRE                        : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
# Logical                          : 4
#      NAND2                       : 1
#      NAND2B1                     : 2
#      NAND2B2                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              52  out of  11440     0%  
 Number of Slice LUTs:                  103  out of   5720     1%  
    Number used as Logic:               103  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    109
   Number with an unused Flip Flop:      57  out of    109    52%  
   Number with an unused LUT:             6  out of    109     5%  
   Number of fully used LUT-FF pairs:    46  out of    109    42%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
SW_P45                             | BUFGP                           | 1     |
XLXI_12/tmp                        | NONE(XLXI_8/XLXI_15/COUNT_0)    | 2     |
XLXI_27/XLXN_19(XLXI_27/XLXI_9:O)  | NONE(*)(XLXI_27/XLXI_14/COUNT_0)| 4     |
XLXN_119(XLXI_11/XLXI_7:O)         | NONE(*)(XLXI_27/XLXI_13/COUNT_0)| 4     |
XLXI_11/XLXN_68(XLXI_11/XLXI_21:O) | NONE(*)(XLXI_11/XLXI_2/COUNT_0) | 4     |
XLXN_108(XLXI_19:O)                | NONE(*)(XLXI_11/XLXI_1/COUNT_0) | 4     |
OSC_P123                           | BUFGP                           | 33    |
-----------------------------------+---------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.153ns (Maximum Frequency: 240.772MHz)
   Minimum input arrival time before clock: 4.982ns
   Maximum output required time after clock: 6.244ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW_P45'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_20/q_tmp (FF)
  Destination:       XLXI_20/q_tmp (FF)
  Source Clock:      SW_P45 rising
  Destination Clock: SW_P45 rising

  Data Path: XLXI_20/q_tmp to XLXI_20/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_46_o11_INV_0 (q_tmp_q_tmp_MUX_46_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_12/tmp'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_8/XLXI_15/COUNT_0 (FF)
  Destination:       XLXI_8/XLXI_15/COUNT_0 (FF)
  Source Clock:      XLXI_12/tmp rising
  Destination Clock: XLXI_12/tmp rising

  Data Path: XLXI_8/XLXI_15/COUNT_0 to XLXI_8/XLXI_15/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   0.856  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_27/XLXN_19'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_27/XLXI_14/COUNT_0 (FF)
  Destination:       XLXI_27/XLXI_14/COUNT_0 (FF)
  Source Clock:      XLXI_27/XLXN_19 rising
  Destination Clock: XLXI_27/XLXN_19 rising

  Data Path: XLXI_27/XLXI_14/COUNT_0 to XLXI_27/XLXI_14/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_13_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_13_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_119'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_27/XLXI_13/COUNT_0 (FF)
  Destination:       XLXI_27/XLXI_13/COUNT_0 (FF)
  Source Clock:      XLXN_119 rising
  Destination Clock: XLXN_119 rising

  Data Path: XLXI_27/XLXI_13/COUNT_0 to XLXI_27/XLXI_13/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_13_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_13_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXN_68'
  Clock period: 4.153ns (frequency: 240.772MHz)
  Total number of paths / destination ports: 27 / 8
-------------------------------------------------------------------------
Delay:               4.153ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_2/COUNT_0 (FF)
  Destination:       XLXI_11/XLXI_2/COUNT_0 (FF)
  Source Clock:      XLXI_11/XLXN_68 rising
  Destination Clock: XLXI_11/XLXN_68 rising

  Data Path: XLXI_11/XLXI_2/COUNT_0 to XLXI_11/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.109  COUNT_0 (COUNT_0)
     end scope: 'XLXI_11/XLXI_2:Q0'
     AND4B2:I0->O          5   0.203   1.059  XLXI_11/XLXI_7 (XLXN_119)
     OR2:I1->O             4   0.223   0.683  XLXI_11/XLXI_26 (XLXI_11/XLXN_86)
     begin scope: 'XLXI_11/XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.153ns (1.303ns logic, 2.850ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_108'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_11/XLXI_1/COUNT_0 (FF)
  Destination:       XLXI_11/XLXI_1/COUNT_0 (FF)
  Source Clock:      XLXN_108 rising
  Destination Clock: XLXN_108 rising

  Data Path: XLXI_11/XLXI_1/COUNT_0 to XLXI_11/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mmux_COUNT[3]_GND_13_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_13_o_mux_8_OUT<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_P123'
  Clock period: 3.586ns (frequency: 278.831MHz)
  Total number of paths / destination ports: 989 / 33
-------------------------------------------------------------------------
Delay:               3.586ns (Levels of Logic = 3)
  Source:            XLXI_12/count_4 (FF)
  Destination:       XLXI_12/count_9 (FF)
  Source Clock:      OSC_P123 rising
  Destination Clock: OSC_P123 rising

  Data Path: XLXI_12/count_4 to XLXI_12/count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  XLXI_12/count_4 (XLXI_12/count_4)
     LUT5:I0->O            1   0.203   0.580  XLXI_12/GND_14_o_count[31]_equal_2_o<31>_SW0 (N2)
     LUT6:I5->O           11   0.205   0.883  XLXI_12/GND_14_o_count[31]_equal_2_o<31> (XLXI_12/GND_14_o_count[31]_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  XLXI_12/Mmux_count[31]_GND_14_o_mux_2_OUT11 (XLXI_12/count[31]_GND_14_o_mux_2_OUT<0>)
     FD:D                      0.102          XLXI_12/count_0
    ----------------------------------------
    Total                      3.586ns (1.162ns logic, 2.424ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_27/XLXN_19'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.731ns (Levels of Logic = 3)
  Source:            SW_P46 (PAD)
  Destination:       XLXI_27/XLXI_14/COUNT_0 (FF)
  Destination Clock: XLXI_27/XLXN_19 rising

  Data Path: SW_P46 to XLXI_27/XLXI_14/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  SW_P46_IBUF (SW_P46_IBUF)
     AND2B1:I1->O         13   0.223   0.932  XLXI_29 (XLXN_128)
     begin scope: 'XLXI_27/XLXI_14:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      3.731ns (1.875ns logic, 1.856ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_119'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.731ns (Levels of Logic = 3)
  Source:            SW_P46 (PAD)
  Destination:       XLXI_27/XLXI_13/COUNT_0 (FF)
  Destination Clock: XLXN_119 rising

  Data Path: SW_P46 to XLXI_27/XLXI_13/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  SW_P46_IBUF (SW_P46_IBUF)
     AND2B1:I1->O         13   0.223   0.932  XLXI_29 (XLXN_128)
     begin scope: 'XLXI_27/XLXI_13:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      3.731ns (1.875ns logic, 1.856ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_11/XLXN_68'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.982ns (Levels of Logic = 4)
  Source:            SW_P46 (PAD)
  Destination:       XLXI_11/XLXI_2/COUNT_0 (FF)
  Destination Clock: XLXI_11/XLXN_68 rising

  Data Path: SW_P46 to XLXI_11/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  SW_P46_IBUF (SW_P46_IBUF)
     AND2B1:I1->O         13   0.223   1.297  XLXI_29 (XLXN_128)
     OR2:I0->O             4   0.203   0.683  XLXI_11/XLXI_26 (XLXI_11/XLXN_86)
     begin scope: 'XLXI_11/XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.982ns (2.078ns logic, 2.904ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_108'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.731ns (Levels of Logic = 3)
  Source:            SW_P46 (PAD)
  Destination:       XLXI_11/XLXI_1/COUNT_0 (FF)
  Destination Clock: XLXN_108 rising

  Data Path: SW_P46 to XLXI_11/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  SW_P46_IBUF (SW_P46_IBUF)
     AND2B1:I1->O         13   0.223   0.932  XLXI_29 (XLXN_128)
     begin scope: 'XLXI_11/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      3.731ns (1.875ns logic, 1.856ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_119'
  Total number of paths / destination ports: 25 / 7
-------------------------------------------------------------------------
Offset:              5.753ns (Levels of Logic = 5)
  Source:            XLXI_27/XLXI_13/COUNT_0 (FF)
  Destination:       A_P41 (PAD)
  Source Clock:      XLXN_119 rising

  Data Path: XLXI_27/XLXI_13/COUNT_0 to A_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.745  COUNT_0 (COUNT_0)
     end scope: 'XLXI_27/XLXI_13:Q0'
     begin scope: 'XLXI_8/XLXI_1:D2'
     LUT6:I5->O            7   0.205   1.002  Mmux_O11 (O)
     end scope: 'XLXI_8/XLXI_1:O'
     LUT4:I1->O            1   0.205   0.579  XLXI_4/A1 (A_P41_OBUF)
     OBUF:I->O                 2.571          A_P41_OBUF (A_P41)
    ----------------------------------------
    Total                      5.753ns (3.428ns logic, 2.325ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_108'
  Total number of paths / destination ports: 25 / 7
-------------------------------------------------------------------------
Offset:              5.855ns (Levels of Logic = 5)
  Source:            XLXI_11/XLXI_1/COUNT_0 (FF)
  Destination:       A_P41 (PAD)
  Source Clock:      XLXN_108 rising

  Data Path: XLXI_11/XLXI_1/COUNT_0 to A_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.849  COUNT_0 (COUNT_0)
     end scope: 'XLXI_11/XLXI_1:Q0'
     begin scope: 'XLXI_8/XLXI_1:D0'
     LUT6:I4->O            7   0.203   1.002  Mmux_O11 (O)
     end scope: 'XLXI_8/XLXI_1:O'
     LUT4:I1->O            1   0.205   0.579  XLXI_4/A1 (A_P41_OBUF)
     OBUF:I->O                 2.571          A_P41_OBUF (A_P41)
    ----------------------------------------
    Total                      5.855ns (3.426ns logic, 2.429ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/XLXN_68'
  Total number of paths / destination ports: 25 / 7
-------------------------------------------------------------------------
Offset:              5.981ns (Levels of Logic = 5)
  Source:            XLXI_11/XLXI_2/COUNT_0 (FF)
  Destination:       A_P41 (PAD)
  Source Clock:      XLXI_11/XLXN_68 rising

  Data Path: XLXI_11/XLXI_2/COUNT_0 to A_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.973  COUNT_0 (COUNT_0)
     end scope: 'XLXI_11/XLXI_2:Q0'
     begin scope: 'XLXI_8/XLXI_1:D1'
     LUT6:I3->O            7   0.205   1.002  Mmux_O11 (O)
     end scope: 'XLXI_8/XLXI_1:O'
     LUT4:I1->O            1   0.205   0.579  XLXI_4/A1 (A_P41_OBUF)
     OBUF:I->O                 2.571          A_P41_OBUF (A_P41)
    ----------------------------------------
    Total                      5.981ns (3.428ns logic, 2.553ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_27/XLXN_19'
  Total number of paths / destination ports: 25 / 7
-------------------------------------------------------------------------
Offset:              6.066ns (Levels of Logic = 5)
  Source:            XLXI_27/XLXI_14/COUNT_0 (FF)
  Destination:       A_P41 (PAD)
  Source Clock:      XLXI_27/XLXN_19 rising

  Data Path: XLXI_27/XLXI_14/COUNT_0 to A_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  COUNT_0 (COUNT_0)
     end scope: 'XLXI_27/XLXI_14:Q0'
     begin scope: 'XLXI_8/XLXI_1:D3'
     LUT6:I1->O            7   0.203   1.002  Mmux_O11 (O)
     end scope: 'XLXI_8/XLXI_1:O'
     LUT4:I1->O            1   0.205   0.579  XLXI_4/A1 (A_P41_OBUF)
     OBUF:I->O                 2.571          A_P41_OBUF (A_P41)
    ----------------------------------------
    Total                      6.066ns (3.426ns logic, 2.640ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_12/tmp'
  Total number of paths / destination ports: 60 / 12
-------------------------------------------------------------------------
Offset:              6.244ns (Levels of Logic = 5)
  Source:            XLXI_8/XLXI_15/COUNT_0 (FF)
  Destination:       A_P41 (PAD)
  Source Clock:      XLXI_12/tmp rising

  Data Path: XLXI_8/XLXI_15/COUNT_0 to A_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.221  COUNT_0 (COUNT_0)
     end scope: 'XLXI_8/XLXI_15:Q0'
     begin scope: 'XLXI_8/XLXI_3:S0'
     LUT6:I0->O            7   0.203   1.021  Mmux_O11 (O)
     end scope: 'XLXI_8/XLXI_3:O'
     LUT4:I0->O            1   0.203   0.579  XLXI_4/A1 (A_P41_OBUF)
     OBUF:I->O                 2.571          A_P41_OBUF (A_P41)
    ----------------------------------------
    Total                      6.244ns (3.424ns logic, 2.820ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC_P123'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.063ns (Levels of Logic = 3)
  Source:            XLXI_17/tmp (FF)
  Destination:       P_P26 (PAD)
  Source Clock:      OSC_P123 rising

  Data Path: XLXI_17/tmp to P_P26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  XLXI_17/tmp (XLXI_17/tmp)
     AND2:I0->O            5   0.203   1.059  XLXI_19 (XLXN_108)
     AND2B1:I1->O          1   0.223   0.579  XLXI_26 (P_P26_OBUF)
     OBUF:I->O                 2.571          P_P26_OBUF (P_P26)
    ----------------------------------------
    Total                      6.063ns (3.444ns logic, 2.619ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SW_P45'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.097ns (Levels of Logic = 4)
  Source:            XLXI_20/q_tmp (FF)
  Destination:       P_P26 (PAD)
  Source Clock:      SW_P45 rising

  Data Path: XLXI_20/q_tmp to P_P26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.995  q_tmp (q_tmp)
     end scope: 'XLXI_20:Q'
     AND2:I1->O            5   0.223   1.059  XLXI_19 (XLXN_108)
     AND2B1:I1->O          1   0.223   0.579  XLXI_26 (P_P26_OBUF)
     OBUF:I->O                 2.571          P_P26_OBUF (P_P26)
    ----------------------------------------
    Total                      6.097ns (3.464ns logic, 2.633ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    3.586|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_P45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW_P45         |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXN_68
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW_P45         |    4.278|         |         |         |
XLXI_11/XLXN_68|    4.153|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_12/tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_12/tmp    |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_27/XLXN_19
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW_P45         |    3.028|         |         |         |
XLXI_27/XLXN_19|    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_108
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW_P45         |    3.028|         |         |         |
XLXN_108       |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_119
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW_P45         |    3.028|         |         |         |
XLXN_119       |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.63 secs
 
--> 

Total memory usage is 4526216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   16 (   0 filtered)

