// Seed: 2897133339
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    input tri id_3,
    input tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    input wand id_11,
    output wire id_12
);
  wire id_14;
  or (id_10, id_4, id_9, id_5, id_14, id_0, id_3, id_11);
  module_0(
      id_14, id_14
  );
  always @(posedge id_5, posedge id_4) begin
    id_6 = id_4;
  end
endmodule
