#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 04:12:41 2025
# Process ID: 10642
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.211 ; gain = 115.023 ; free physical = 352303 ; free virtual = 412143
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10653
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.699 ; gain = 391.621 ; free physical = 351524 ; free virtual = 411356
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3195.699 ; gain = 763.621 ; free physical = 350839 ; free virtual = 410669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3195.699 ; gain = 763.621 ; free physical = 350655 ; free virtual = 410485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.703 ; gain = 771.625 ; free physical = 350655 ; free virtual = 410485
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3917.523 ; gain = 1485.445 ; free physical = 349914 ; free virtual = 409760
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 270   
	               10 Bit    Registers := 1390  
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 1520  
	   2 Input    9 Bit        Muxes := 1494  
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 136   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60469_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_1_reg_60489_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i108_i_i_i_reg_60484_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i142_i_i_i_reg_60464_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i_i_reg_58624_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58574_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_reg_58614_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58574_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59989_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_reg_59984_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_reg_59984_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_reg_60204_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[6]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_60209_reg[11]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_1_reg_60049_reg[11]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i34_i_reg_60044_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[3]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[5]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[6]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59939_reg[11]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_reg_59934_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[3]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[3]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[3]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[5]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[5]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[6]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[6]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_reg_59784_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59789_reg[11]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_1_reg_59739_reg[11]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_1_reg_59659_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_reg_60394_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i774_i_reg_59654_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_reg_60394_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i608_i_reg_59734_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_reg_60394_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58574_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i_i_reg_58794_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i_i_reg_58794_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i_i_reg_58824_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i_reg_58814_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i_i_reg_58824_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i_i_reg_58824_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i_i_i_reg_58344_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_21668_reg[9]' (FDE) to 'reg_21572_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i312_i_i_i_reg_60774_reg[9]' (FDE) to 'agg_tmp3_i313_i313_i_i_i_reg_60634_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60399_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_reg_60394_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_60409_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i262_i_i_i_1_reg_60409_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i260_i_i_i_reg_60394_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i_i_i_reg_60624_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21680_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21584_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i_i_reg_58304_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21608_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i_i_i668_i_reg_59724_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i_i_reg_60614_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i_i_i_reg_58274_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i_i_reg_59034_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i160_i_i_i_i_reg_60794_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i_i_i_reg_58724_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21656_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i_i260_i_reg_59914_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i_i820_i_reg_59634_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i_i_reg_58804_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i67_i_i_1_reg_59389_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i_i_i_reg_58654_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i_i854_i_1_reg_59619_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i576_i_i_1_reg_60089_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:29 . Memory (MB): peak = 4088.363 ; gain = 1656.285 ; free physical = 337600 ; free virtual = 397496
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:50 . Memory (MB): peak = 4088.363 ; gain = 1656.285 ; free physical = 341460 ; free virtual = 401366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_30_4_U0/agg_tmp_i_i65_i65_i_i_i_i_i_1_reg_58349_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_30_4_U0/agg_tmp_i_i65_i_i219_i219_i_i_i_1_reg_58689_reg[5] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:55 . Memory (MB): peak = 4112.383 ; gain = 1680.305 ; free physical = 342661 ; free virtual = 402403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:02:04 . Memory (MB): peak = 4118.734 ; gain = 1686.656 ; free physical = 341698 ; free virtual = 401464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:02:04 . Memory (MB): peak = 4118.734 ; gain = 1686.656 ; free physical = 341524 ; free virtual = 401289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:06 . Memory (MB): peak = 4118.734 ; gain = 1686.656 ; free physical = 341788 ; free virtual = 401552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:06 . Memory (MB): peak = 4118.734 ; gain = 1686.656 ; free physical = 341788 ; free virtual = 401552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:31 . Memory (MB): peak = 4118.734 ; gain = 1686.656 ; free physical = 340841 ; free virtual = 400631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:02:31 . Memory (MB): peak = 4118.734 ; gain = 1686.656 ; free physical = 340841 ; free virtual = 400630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    31|
|3     |LUT2  |   692|
|4     |LUT3  |  2189|
|5     |LUT4  |  7281|
|6     |LUT5  | 11416|
|7     |LUT6  |  9079|
|8     |MUXF7 |    97|
|9     |FDRE  | 14920|
|10    |FDSE  |    91|
|11    |IBUF  | 10004|
|12    |OBUF  |   333|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 56134|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   270|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    37|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_57                                       |    27|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    36|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_56                                       |    27|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |    37|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_55                                       |    27|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    37|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_54                                       |    27|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    36|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_53                                       |    27|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |    36|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_52                                       |    27|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |    38|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_51                                       |    27|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |    39|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_50                                       |    27|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |    37|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_49                                       |    27|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |    36|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_48                                       |    27|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |    38|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_47                                       |    27|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_10                                                |    36|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_46                                       |    27|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_11                                                |    37|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_45                                       |    27|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_12                                                |    40|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_44                                       |    27|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_13                                                |    36|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_43                                       |    27|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |    36|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_42                                       |    27|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w10_d2_S_15                                                |    37|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_41                                       |    27|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w10_d2_S_16                                                |    37|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_40                                       |    27|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w10_d2_S_17                                                |    37|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_39                                       |    27|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w10_d2_S_18                                                |    36|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_38                                       |    27|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w10_d2_S_19                                                |    36|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |    27|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |    36|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |    27|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |    36|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |    27|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |    36|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |    27|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_23                                                |    45|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |    27|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_24                                                |    37|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |    27|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_25                                                |    36|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |    27|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_26                                                |    36|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |    27|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_27                                                |    37|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |    27|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_28                                                |    39|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |    27|
|63    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_30_4 | 44383|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:02:31 . Memory (MB): peak = 4118.734 ; gain = 1686.656 ; free physical = 340840 ; free virtual = 400630
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:02:33 . Memory (MB): peak = 4122.645 ; gain = 1690.566 ; free physical = 354218 ; free virtual = 414009
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:33 . Memory (MB): peak = 4122.645 ; gain = 1690.566 ; free physical = 354230 ; free virtual = 414010
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4132.672 ; gain = 0.000 ; free physical = 354099 ; free virtual = 413878
INFO: [Netlist 29-17] Analyzing 10102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4315.945 ; gain = 0.000 ; free physical = 354164 ; free virtual = 413944
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 10004 instances

Synth Design complete | Checksum: e4e346d0
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:48 . Memory (MB): peak = 4315.945 ; gain = 1907.734 ; free physical = 354188 ; free virtual = 413969
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16666.262; main = 3357.757; forked = 13468.365
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21852.676; main = 4315.949; forked = 17733.938
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4379.977 ; gain = 64.031 ; free physical = 353907 ; free virtual = 413688

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 188455dce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4446.367 ; gain = 66.391 ; free physical = 354067 ; free virtual = 413854

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ab023b00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 353817 ; free virtual = 413599
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 15 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 50ad2057

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 353586 ; free virtual = 413368
INFO: [Opt 31-389] Phase Constant propagation created 25 cells and removed 49 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 74b47265

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 353808 ; free virtual = 413588
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 6505b51c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 353808 ; free virtual = 413588
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 3dfae653

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 354085 ; free virtual = 413865
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              15  |                                              0  |
|  Constant propagation         |              25  |              49  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e1d93e27

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 354083 ; free virtual = 413863

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e1d93e27

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 356912 ; free virtual = 416692

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e1d93e27

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 357318 ; free virtual = 417098

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 358240 ; free virtual = 418020
Ending Netlist Obfuscation Task | Checksum: e1d93e27

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4636.305 ; gain = 0.000 ; free physical = 358757 ; free virtual = 418538
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4636.305 ; gain = 320.359 ; free physical = 358854 ; free virtual = 418634
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 04:15:59 2025...
