/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein is
 * confidential and proprietary to MediaTek Inc. and/or its licensors. Without
 * the prior written permission of MediaTek inc. and/or its licensors, any
 * reproduction, modification, use or disclosure of MediaTek Software, and
 * information contained herein, in whole or in part, shall be strictly
 * prohibited.
 *
 * MediaTek Inc. (C) 2016. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER
 * ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR
 * NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH
 * RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 * INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES
 * TO LOOK ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO.
 * RECEIVER EXPRESSLY ACKNOWLEDGES THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO
 * OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES CONTAINED IN MEDIATEK
 * SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE
 * RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S
 * ENTIRE AND CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE
 * RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE
 * MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE
 * CHARGE PAID BY RECEIVER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("MediaTek
 * Software") have been modified by MediaTek Inc. All revisions are subject to
 * any receiver's applicable license agreements with MediaTek Inc.
 */
#ifndef __REG_6337_E2__
#define __REG_6337_E2__

#define EXT_PMIC_REG_BASE (0x8000)

#define EXT_HWCID                ((UINT32)(EXT_PMIC_REG_BASE+0x0000))
#define EXT_SWCID                ((UINT32)(EXT_PMIC_REG_BASE+0x0002))
#define EXT_ANACID               ((UINT32)(EXT_PMIC_REG_BASE+0x0004))
#define EXT_TOP_CON              ((UINT32)(EXT_PMIC_REG_BASE+0x0006))
#define EXT_TEST_OUT             ((UINT32)(EXT_PMIC_REG_BASE+0x0008))
#define EXT_TEST_CON0            ((UINT32)(EXT_PMIC_REG_BASE+0x000A))
#define EXT_TEST_CON1            ((UINT32)(EXT_PMIC_REG_BASE+0x000C))
#define EXT_TESTMODE_SW          ((UINT32)(EXT_PMIC_REG_BASE+0x000E))
#define EXT_TOPSTATUS0           ((UINT32)(EXT_PMIC_REG_BASE+0x0010))
#define EXT_TOPSTATUS1           ((UINT32)(EXT_PMIC_REG_BASE+0x0012))
#define EXT_TDSEL_CON            ((UINT32)(EXT_PMIC_REG_BASE+0x0014))
#define EXT_RDSEL_CON            ((UINT32)(EXT_PMIC_REG_BASE+0x0016))
#define EXT_SMT_CON0             ((UINT32)(EXT_PMIC_REG_BASE+0x0018))
#define EXT_SMT_CON1             ((UINT32)(EXT_PMIC_REG_BASE+0x001A))
#define EXT_SMT_CON2             ((UINT32)(EXT_PMIC_REG_BASE+0x001C))
#define EXT_DRV_CON0             ((UINT32)(EXT_PMIC_REG_BASE+0x001E))
#define EXT_DRV_CON1             ((UINT32)(EXT_PMIC_REG_BASE+0x0020))
#define EXT_DRV_CON2             ((UINT32)(EXT_PMIC_REG_BASE+0x0022))
#define EXT_DRV_CON3             ((UINT32)(EXT_PMIC_REG_BASE+0x0024))
#define EXT_FILTER_CON0          ((UINT32)(EXT_PMIC_REG_BASE+0x0026))
#define EXT_FILTER_CON1          ((UINT32)(EXT_PMIC_REG_BASE+0x0028))
#define EXT_DLY_CON0             ((UINT32)(EXT_PMIC_REG_BASE+0x002A))
#define EXT_TOP_STATUS           ((UINT32)(EXT_PMIC_REG_BASE+0x002C))
#define EXT_TOP_STATUS_SET       ((UINT32)(EXT_PMIC_REG_BASE+0x002E))
#define EXT_TOP_STATUS_CLR       ((UINT32)(EXT_PMIC_REG_BASE+0x0030))
#define EXT_TOP_SPI_CON0         ((UINT32)(EXT_PMIC_REG_BASE+0x0032))
#define EXT_TOP_CKPDN_CON0       ((UINT32)(EXT_PMIC_REG_BASE+0x0200))
#define EXT_TOP_CKPDN_CON0_SET   ((UINT32)(EXT_PMIC_REG_BASE+0x0202))
#define EXT_TOP_CKPDN_CON0_CLR   ((UINT32)(EXT_PMIC_REG_BASE+0x0204))
#define EXT_TOP_CKPDN_CON1       ((UINT32)(EXT_PMIC_REG_BASE+0x0206))
#define EXT_TOP_CKPDN_CON1_SET   ((UINT32)(EXT_PMIC_REG_BASE+0x0208))
#define EXT_TOP_CKPDN_CON1_CLR   ((UINT32)(EXT_PMIC_REG_BASE+0x020A))
#define EXT_TOP_CKSEL_CON0       ((UINT32)(EXT_PMIC_REG_BASE+0x020C))
#define EXT_TOP_CKSEL_CON0_SET   ((UINT32)(EXT_PMIC_REG_BASE+0x020E))
#define EXT_TOP_CKSEL_CON0_CLR   ((UINT32)(EXT_PMIC_REG_BASE+0x0210))
#define EXT_TOP_CKDIVSEL_CON0    ((UINT32)(EXT_PMIC_REG_BASE+0x0212))
#define EXT_TOP_CKDIVSEL_CON0_SET ((UINT32)(EXT_PMIC_REG_BASE+0x0214))
#define EXT_TOP_CKDIVSEL_CON0_CLR ((UINT32)(EXT_PMIC_REG_BASE+0x0216))
#define EXT_TOP_CKHWEN_CON0      ((UINT32)(EXT_PMIC_REG_BASE+0x0218))
#define EXT_TOP_CKHWEN_CON0_SET  ((UINT32)(EXT_PMIC_REG_BASE+0x021A))
#define EXT_TOP_CKHWEN_CON0_CLR  ((UINT32)(EXT_PMIC_REG_BASE+0x021C))
#define EXT_TOP_CKHWEN_CON1      ((UINT32)(EXT_PMIC_REG_BASE+0x021E))
#define EXT_TOP_CKTST_CON0       ((UINT32)(EXT_PMIC_REG_BASE+0x0220))
#define EXT_TOP_CKTST_CON1       ((UINT32)(EXT_PMIC_REG_BASE+0x0222))
#define EXT_TOP_CLKSQ            ((UINT32)(EXT_PMIC_REG_BASE+0x0224))
#define EXT_TOP_CLKSQ_SET        ((UINT32)(EXT_PMIC_REG_BASE+0x0226))
#define EXT_TOP_CLKSQ_CLR        ((UINT32)(EXT_PMIC_REG_BASE+0x0228))
#define EXT_TOP_CLKSQ_RTC        ((UINT32)(EXT_PMIC_REG_BASE+0x022A))
#define EXT_TOP_CLKSQ_RTC_SET    ((UINT32)(EXT_PMIC_REG_BASE+0x022C))
#define EXT_TOP_CLKSQ_RTC_CLR    ((UINT32)(EXT_PMIC_REG_BASE+0x022E))
#define EXT_TOP_CLK_TRIM         ((UINT32)(EXT_PMIC_REG_BASE+0x0230))
#define EXT_TOP_CLK_CON0         ((UINT32)(EXT_PMIC_REG_BASE+0x0232))
#define EXT_TOP_CLK_CON0_SET     ((UINT32)(EXT_PMIC_REG_BASE+0x0234))
#define EXT_TOP_CLK_CON0_CLR     ((UINT32)(EXT_PMIC_REG_BASE+0x0236))
#define EXT_BUCK_ALL_CON0        ((UINT32)(EXT_PMIC_REG_BASE+0x0238))
#define EXT_BUCK_ALL_CON1        ((UINT32)(EXT_PMIC_REG_BASE+0x023A))
#define EXT_BUCK_ALL_CON2        ((UINT32)(EXT_PMIC_REG_BASE+0x023C))
#define EXT_BUCK_ALL_CON3        ((UINT32)(EXT_PMIC_REG_BASE+0x023E))
#define EXT_BUCK_ALL_CON4        ((UINT32)(EXT_PMIC_REG_BASE+0x0240))
#define EXT_BUCK_ALL_CON5        ((UINT32)(EXT_PMIC_REG_BASE+0x0242))
#define EXT_TOP_RST_CON0         ((UINT32)(EXT_PMIC_REG_BASE+0x0400))
#define EXT_TOP_RST_CON0_SET     ((UINT32)(EXT_PMIC_REG_BASE+0x0402))
#define EXT_TOP_RST_CON0_CLR     ((UINT32)(EXT_PMIC_REG_BASE+0x0404))
#define EXT_TOP_RST_CON1         ((UINT32)(EXT_PMIC_REG_BASE+0x0406))
#define EXT_TOP_RST_CON1_SET     ((UINT32)(EXT_PMIC_REG_BASE+0x0408))
#define EXT_TOP_RST_CON1_CLR     ((UINT32)(EXT_PMIC_REG_BASE+0x040A))
#define EXT_TOP_RST_CON2         ((UINT32)(EXT_PMIC_REG_BASE+0x040C))
#define EXT_TOP_RST_MISC         ((UINT32)(EXT_PMIC_REG_BASE+0x040E))
#define EXT_TOP_RST_MISC_SET     ((UINT32)(EXT_PMIC_REG_BASE+0x0410))
#define EXT_TOP_RST_MISC_CLR     ((UINT32)(EXT_PMIC_REG_BASE+0x0412))
#define EXT_TOP_RST_STATUS       ((UINT32)(EXT_PMIC_REG_BASE+0x0414))
#define EXT_TOP_RST_STATUS_SET   ((UINT32)(EXT_PMIC_REG_BASE+0x0416))
#define EXT_TOP_RST_STATUS_CLR   ((UINT32)(EXT_PMIC_REG_BASE+0x0418))
#define EXT_INT_CON0             ((UINT32)(EXT_PMIC_REG_BASE+0x0600))
#define EXT_INT_CON0_SET         ((UINT32)(EXT_PMIC_REG_BASE+0x0602))
#define EXT_INT_CON0_CLR         ((UINT32)(EXT_PMIC_REG_BASE+0x0604))
#define EXT_INT_CON1             ((UINT32)(EXT_PMIC_REG_BASE+0x0606))
#define EXT_INT_CON1_SET         ((UINT32)(EXT_PMIC_REG_BASE+0x0608))
#define EXT_INT_CON1_CLR         ((UINT32)(EXT_PMIC_REG_BASE+0x060A))
#define EXT_INT_CON2             ((UINT32)(EXT_PMIC_REG_BASE+0x060C))
#define EXT_INT_CON2_SET         ((UINT32)(EXT_PMIC_REG_BASE+0x060E))
#define EXT_INT_CON2_CLR         ((UINT32)(EXT_PMIC_REG_BASE+0x0610))
#define EXT_INT_MISC_CON         ((UINT32)(EXT_PMIC_REG_BASE+0x0612))
#define EXT_INT_MISC_CON_SET     ((UINT32)(EXT_PMIC_REG_BASE+0x0614))
#define EXT_INT_MISC_CON_CLR     ((UINT32)(EXT_PMIC_REG_BASE+0x0616))
#define EXT_INT_STATUS0          ((UINT32)(EXT_PMIC_REG_BASE+0x0618))
#define EXT_STRUP_CON0           ((UINT32)(EXT_PMIC_REG_BASE+0x0800))
#define EXT_STRUP_CON1           ((UINT32)(EXT_PMIC_REG_BASE+0x0802))
#define EXT_STRUP_CON4           ((UINT32)(EXT_PMIC_REG_BASE+0x0804))
#define EXT_STRUP_CON5           ((UINT32)(EXT_PMIC_REG_BASE+0x0806))
#define EXT_TSBG_ANA_CON0        ((UINT32)(EXT_PMIC_REG_BASE+0x0808))
#define EXT_TSBG_ANA_CON1        ((UINT32)(EXT_PMIC_REG_BASE+0x080A))
#define EXT_IVGEN_ANA_CON0       ((UINT32)(EXT_PMIC_REG_BASE+0x080C))
#define EXT_IVGEN_ANA_CON1       ((UINT32)(EXT_PMIC_REG_BASE+0x080E))
#define EXT_STRUP_ANA_CON0       ((UINT32)(EXT_PMIC_REG_BASE+0x0810))
#define EXT_STRUP_ANA_CON1       ((UINT32)(EXT_PMIC_REG_BASE+0x0812))
#define EXT_RG_SPI_CON           ((UINT32)(EXT_PMIC_REG_BASE+0x0A00))
#define EXT_DEW_DIO_EN           ((UINT32)(EXT_PMIC_REG_BASE+0x0A02))
#define EXT_DEW_READ_TEST        ((UINT32)(EXT_PMIC_REG_BASE+0x0A04))
#define EXT_DEW_WRITE_TEST       ((UINT32)(EXT_PMIC_REG_BASE+0x0A06))
#define EXT_DEW_CRC_SWRST        ((UINT32)(EXT_PMIC_REG_BASE+0x0A08))
#define EXT_DEW_CRC_EN           ((UINT32)(EXT_PMIC_REG_BASE+0x0A0A))
#define EXT_DEW_CRC_VAL          ((UINT32)(EXT_PMIC_REG_BASE+0x0A0C))
#define EXT_DEW_DBG_MON_SEL      ((UINT32)(EXT_PMIC_REG_BASE+0x0A0E))
#define EXT_DEW_CIPHER_KEY_SEL   ((UINT32)(EXT_PMIC_REG_BASE+0x0A10))
#define EXT_DEW_CIPHER_IV_SEL    ((UINT32)(EXT_PMIC_REG_BASE+0x0A12))
#define EXT_DEW_CIPHER_EN        ((UINT32)(EXT_PMIC_REG_BASE+0x0A14))
#define EXT_DEW_CIPHER_RDY       ((UINT32)(EXT_PMIC_REG_BASE+0x0A16))
#define EXT_DEW_CIPHER_MODE      ((UINT32)(EXT_PMIC_REG_BASE+0x0A18))
#define EXT_DEW_CIPHER_SWRST     ((UINT32)(EXT_PMIC_REG_BASE+0x0A1A))
#define EXT_DEW_RDDMY_NO         ((UINT32)(EXT_PMIC_REG_BASE+0x0A1C))
#define EXT_INT_TYPE_CON0        ((UINT32)(EXT_PMIC_REG_BASE+0x0A1E))
#define EXT_INT_TYPE_CON0_SET    ((UINT32)(EXT_PMIC_REG_BASE+0x0A20))
#define EXT_INT_TYPE_CON0_CLR    ((UINT32)(EXT_PMIC_REG_BASE+0x0A22))
#define EXT_INT_TYPE_CON1        ((UINT32)(EXT_PMIC_REG_BASE+0x0A24))
#define EXT_INT_TYPE_CON1_SET    ((UINT32)(EXT_PMIC_REG_BASE+0x0A26))
#define EXT_INT_TYPE_CON1_CLR    ((UINT32)(EXT_PMIC_REG_BASE+0x0A28))
#define EXT_INT_TYPE_CON2        ((UINT32)(EXT_PMIC_REG_BASE+0x0A2A))
#define EXT_INT_TYPE_CON2_SET    ((UINT32)(EXT_PMIC_REG_BASE+0x0A2C))
#define EXT_INT_TYPE_CON2_CLR    ((UINT32)(EXT_PMIC_REG_BASE+0x0A2E))
#define EXT_INT_TYPE_CON3        ((UINT32)(EXT_PMIC_REG_BASE+0x0A30))
#define EXT_INT_TYPE_CON3_SET    ((UINT32)(EXT_PMIC_REG_BASE+0x0A32))
#define EXT_INT_TYPE_CON3_CLR    ((UINT32)(EXT_PMIC_REG_BASE+0x0A34))
#define EXT_INT_STA              ((UINT32)(EXT_PMIC_REG_BASE+0x0A36))
#define EXT_RG_SPI_CON1          ((UINT32)(EXT_PMIC_REG_BASE+0x0A38))
#define EXT_RG_SPI_CON2          ((UINT32)(EXT_PMIC_REG_BASE+0x0A3A))
#define EXT_FQMTR_CON0           ((UINT32)(EXT_PMIC_REG_BASE+0x0C00))
#define EXT_FQMTR_CON1           ((UINT32)(EXT_PMIC_REG_BASE+0x0C02))
#define EXT_FQMTR_CON2           ((UINT32)(EXT_PMIC_REG_BASE+0x0C04))
#define EXT_BUCK_K_CON0          ((UINT32)(EXT_PMIC_REG_BASE+0x0E00))
#define EXT_BUCK_K_CON1          ((UINT32)(EXT_PMIC_REG_BASE+0x0E02))
#define EXT_BUCK_K_CON2          ((UINT32)(EXT_PMIC_REG_BASE+0x0E04))
#define EXT_BUCK_K_CON3          ((UINT32)(EXT_PMIC_REG_BASE+0x0E06))
#define EXT_LDO_RSV_CON0         ((UINT32)(EXT_PMIC_REG_BASE+0x1000))
#define EXT_LDO_RSV_CON1         ((UINT32)(EXT_PMIC_REG_BASE+0x1002))
#define EXT_LDO_OCFB0            ((UINT32)(EXT_PMIC_REG_BASE+0x1004))
#define EXT_LDO_VA18_CON0        ((UINT32)(EXT_PMIC_REG_BASE+0x1006))
#define EXT_LDO_VA18_OP_EN       ((UINT32)(EXT_PMIC_REG_BASE+0x1008))
#define EXT_LDO_VA18_OP_EN_SET   ((UINT32)(EXT_PMIC_REG_BASE+0x100A))
#define EXT_LDO_VA18_OP_EN_CLR   ((UINT32)(EXT_PMIC_REG_BASE+0x100C))
#define EXT_LDO_VA18_OP_CFG      ((UINT32)(EXT_PMIC_REG_BASE+0x100E))
#define EXT_LDO_VA18_OP_CFG_SET  ((UINT32)(EXT_PMIC_REG_BASE+0x1010))
#define EXT_LDO_VA18_OP_CFG_CLR  ((UINT32)(EXT_PMIC_REG_BASE+0x1012))
#define EXT_LDO_VA18_CON1        ((UINT32)(EXT_PMIC_REG_BASE+0x1014))
#define EXT_LDO_VA18_CON2        ((UINT32)(EXT_PMIC_REG_BASE+0x1016))
#define EXT_LDO_VA18_CON3        ((UINT32)(EXT_PMIC_REG_BASE+0x1018))
#define EXT_LDO_VA25_CON0        ((UINT32)(EXT_PMIC_REG_BASE+0x101A))
#define EXT_LDO_VA25_OP_EN       ((UINT32)(EXT_PMIC_REG_BASE+0x101C))
#define EXT_LDO_VA25_OP_EN_SET   ((UINT32)(EXT_PMIC_REG_BASE+0x101E))
#define EXT_LDO_VA25_OP_EN_CLR   ((UINT32)(EXT_PMIC_REG_BASE+0x1020))
#define EXT_LDO_VA25_OP_CFG      ((UINT32)(EXT_PMIC_REG_BASE+0x1022))
#define EXT_LDO_VA25_OP_CFG_SET  ((UINT32)(EXT_PMIC_REG_BASE+0x1024))
#define EXT_LDO_VA25_OP_CFG_CLR  ((UINT32)(EXT_PMIC_REG_BASE+0x1026))
#define EXT_LDO_VA25_CON1        ((UINT32)(EXT_PMIC_REG_BASE+0x1028))
#define EXT_LDO_VA25_CON2        ((UINT32)(EXT_PMIC_REG_BASE+0x102A))
#define EXT_LDO_DCM              ((UINT32)(EXT_PMIC_REG_BASE+0x102C))
#define EXT_LDO_VA18_CG0         ((UINT32)(EXT_PMIC_REG_BASE+0x102E))
#define EXT_LDO_VA25_CG0         ((UINT32)(EXT_PMIC_REG_BASE+0x1030))
#define EXT_VA25_ANA_CON0        ((UINT32)(EXT_PMIC_REG_BASE+0x1032))
#define EXT_VA25_ANA_CON1        ((UINT32)(EXT_PMIC_REG_BASE+0x1034))
#define EXT_VA18_ANA_CON0        ((UINT32)(EXT_PMIC_REG_BASE+0x1036))
#define EXT_VA18_ANA_CON1        ((UINT32)(EXT_PMIC_REG_BASE+0x1038))
#define EXT_OTP_CON0             ((UINT32)(EXT_PMIC_REG_BASE+0x1200))
#define EXT_OTP_CON1             ((UINT32)(EXT_PMIC_REG_BASE+0x1202))
#define EXT_OTP_CON2             ((UINT32)(EXT_PMIC_REG_BASE+0x1204))
#define EXT_OTP_CON3             ((UINT32)(EXT_PMIC_REG_BASE+0x1206))
#define EXT_OTP_CON4             ((UINT32)(EXT_PMIC_REG_BASE+0x1208))
#define EXT_OTP_CON5             ((UINT32)(EXT_PMIC_REG_BASE+0x120A))
#define EXT_OTP_CON6             ((UINT32)(EXT_PMIC_REG_BASE+0x120C))
#define EXT_OTP_CON7             ((UINT32)(EXT_PMIC_REG_BASE+0x120E))
#define EXT_OTP_CON8             ((UINT32)(EXT_PMIC_REG_BASE+0x1210))
#define EXT_OTP_CON9             ((UINT32)(EXT_PMIC_REG_BASE+0x1212))
#define EXT_OTP_CON10            ((UINT32)(EXT_PMIC_REG_BASE+0x1214))
#define EXT_OTP_CON11            ((UINT32)(EXT_PMIC_REG_BASE+0x1216))
#define EXT_OTP_CON13            ((UINT32)(EXT_PMIC_REG_BASE+0x1218))
#define EXT_OTP_DOUT_0_15        ((UINT32)(EXT_PMIC_REG_BASE+0x121A))
#define EXT_OTP_DOUT_16_31       ((UINT32)(EXT_PMIC_REG_BASE+0x121C))
#define EXT_OTP_DOUT_32_47       ((UINT32)(EXT_PMIC_REG_BASE+0x121E))
#define EXT_OTP_DOUT_48_63       ((UINT32)(EXT_PMIC_REG_BASE+0x1220))
#define EXT_OTP_DOUT_64_79       ((UINT32)(EXT_PMIC_REG_BASE+0x1222))
#define EXT_OTP_DOUT_80_95       ((UINT32)(EXT_PMIC_REG_BASE+0x1224))
#define EXT_OTP_DOUT_96_111      ((UINT32)(EXT_PMIC_REG_BASE+0x1226))
#define EXT_OTP_DOUT_112_127     ((UINT32)(EXT_PMIC_REG_BASE+0x1228))
#define EXT_OTP_DOUT_128_143     ((UINT32)(EXT_PMIC_REG_BASE+0x122A))
#define EXT_OTP_DOUT_144_159     ((UINT32)(EXT_PMIC_REG_BASE+0x122C))
#define EXT_OTP_DOUT_160_175     ((UINT32)(EXT_PMIC_REG_BASE+0x122E))
#define EXT_OTP_DOUT_176_191     ((UINT32)(EXT_PMIC_REG_BASE+0x1230))
#define EXT_OTP_DOUT_192_207     ((UINT32)(EXT_PMIC_REG_BASE+0x1232))
#define EXT_OTP_DOUT_208_223     ((UINT32)(EXT_PMIC_REG_BASE+0x1234))
#define EXT_OTP_DOUT_224_239     ((UINT32)(EXT_PMIC_REG_BASE+0x1236))
#define EXT_OTP_DOUT_240_255     ((UINT32)(EXT_PMIC_REG_BASE+0x1238))
#define EXT_OTP_DOUT_256_271     ((UINT32)(EXT_PMIC_REG_BASE+0x123A))
#define EXT_OTP_DOUT_272_287     ((UINT32)(EXT_PMIC_REG_BASE+0x123C))
#define EXT_OTP_DOUT_288_303     ((UINT32)(EXT_PMIC_REG_BASE+0x123E))
#define EXT_OTP_DOUT_304_319     ((UINT32)(EXT_PMIC_REG_BASE+0x1240))
#define EXT_OTP_DOUT_320_335     ((UINT32)(EXT_PMIC_REG_BASE+0x1242))
#define EXT_OTP_DOUT_336_351     ((UINT32)(EXT_PMIC_REG_BASE+0x1244))
#define EXT_OTP_DOUT_352_367     ((UINT32)(EXT_PMIC_REG_BASE+0x1246))
#define EXT_OTP_DOUT_368_383     ((UINT32)(EXT_PMIC_REG_BASE+0x1248))
#define EXT_OTP_DOUT_384_399     ((UINT32)(EXT_PMIC_REG_BASE+0x124A))
#define EXT_OTP_DOUT_400_415     ((UINT32)(EXT_PMIC_REG_BASE+0x124C))
#define EXT_OTP_DOUT_416_431     ((UINT32)(EXT_PMIC_REG_BASE+0x124E))
#define EXT_OTP_DOUT_432_447     ((UINT32)(EXT_PMIC_REG_BASE+0x1250))
#define EXT_OTP_DOUT_448_463     ((UINT32)(EXT_PMIC_REG_BASE+0x1252))
#define EXT_OTP_DOUT_464_479     ((UINT32)(EXT_PMIC_REG_BASE+0x1254))
#define EXT_OTP_DOUT_480_495     ((UINT32)(EXT_PMIC_REG_BASE+0x1256))
#define EXT_OTP_DOUT_496_511     ((UINT32)(EXT_PMIC_REG_BASE+0x1258))
#define EXT_OTP_VAL_0_15         ((UINT32)(EXT_PMIC_REG_BASE+0x125A))
#define EXT_OTP_VAL_16_31        ((UINT32)(EXT_PMIC_REG_BASE+0x125C))
#define EXT_OTP_VAL_32_47        ((UINT32)(EXT_PMIC_REG_BASE+0x125E))
#define EXT_OTP_VAL_48_63        ((UINT32)(EXT_PMIC_REG_BASE+0x1260))
#define EXT_OTP_VAL_64_79        ((UINT32)(EXT_PMIC_REG_BASE+0x1262))
#define EXT_OTP_VAL_80_95        ((UINT32)(EXT_PMIC_REG_BASE+0x1264))
#define EXT_OTP_VAL_208_223      ((UINT32)(EXT_PMIC_REG_BASE+0x1274))
#define EXT_OTP_VAL_224_239      ((UINT32)(EXT_PMIC_REG_BASE+0x1276))
#define EXT_OTP_VAL_240_255      ((UINT32)(EXT_PMIC_REG_BASE+0x1278))
#define EXT_OTP_VAL_496_511      ((UINT32)(EXT_PMIC_REG_BASE+0x1298))
#define EXT_AUXADC_ADC0          ((UINT32)(EXT_PMIC_REG_BASE+0x1400))
#define EXT_AUXADC_ADC1          ((UINT32)(EXT_PMIC_REG_BASE+0x1402))
#define EXT_AUXADC_ADC2          ((UINT32)(EXT_PMIC_REG_BASE+0x1404))
#define EXT_AUXADC_ADC3          ((UINT32)(EXT_PMIC_REG_BASE+0x1406))
#define EXT_AUXADC_ADC4          ((UINT32)(EXT_PMIC_REG_BASE+0x1408))
#define EXT_AUXADC_ADC5          ((UINT32)(EXT_PMIC_REG_BASE+0x140A))
#define EXT_AUXADC_ADC6          ((UINT32)(EXT_PMIC_REG_BASE+0x140C))
#define EXT_AUXADC_ADC7          ((UINT32)(EXT_PMIC_REG_BASE+0x140E))
#define EXT_AUXADC_ADC8          ((UINT32)(EXT_PMIC_REG_BASE+0x1410))
#define EXT_AUXADC_ADC9          ((UINT32)(EXT_PMIC_REG_BASE+0x1412))
#define EXT_AUXADC_ADC10         ((UINT32)(EXT_PMIC_REG_BASE+0x1414))
#define EXT_AUXADC_ADC11         ((UINT32)(EXT_PMIC_REG_BASE+0x1416))
#define EXT_AUXADC_ADC12         ((UINT32)(EXT_PMIC_REG_BASE+0x1418))
#define EXT_AUXADC_ADC13         ((UINT32)(EXT_PMIC_REG_BASE+0x141A))
#define EXT_AUXADC_ADC14         ((UINT32)(EXT_PMIC_REG_BASE+0x141C))
#define EXT_AUXADC_ADC15         ((UINT32)(EXT_PMIC_REG_BASE+0x141E))
#define EXT_AUXADC_ADC16         ((UINT32)(EXT_PMIC_REG_BASE+0x1420))
#define EXT_AUXADC_ADC17         ((UINT32)(EXT_PMIC_REG_BASE+0x1422))
#define EXT_AUXADC_STA0          ((UINT32)(EXT_PMIC_REG_BASE+0x1424))
#define EXT_AUXADC_STA1          ((UINT32)(EXT_PMIC_REG_BASE+0x1426))
#define EXT_AUXADC_RQST0         ((UINT32)(EXT_PMIC_REG_BASE+0x1428))
#define EXT_AUXADC_RQST0_SET     ((UINT32)(EXT_PMIC_REG_BASE+0x142A))
#define EXT_AUXADC_RQST0_CLR     ((UINT32)(EXT_PMIC_REG_BASE+0x142C))
#define EXT_AUXADC_RQST1         ((UINT32)(EXT_PMIC_REG_BASE+0x142E))
#define EXT_AUXADC_RQST1_SET     ((UINT32)(EXT_PMIC_REG_BASE+0x1430))
#define EXT_AUXADC_RQST1_CLR     ((UINT32)(EXT_PMIC_REG_BASE+0x1432))
#define EXT_AUXADC_CON0          ((UINT32)(EXT_PMIC_REG_BASE+0x1434))
#define EXT_AUXADC_CON0_SET      ((UINT32)(EXT_PMIC_REG_BASE+0x1436))
#define EXT_AUXADC_CON0_CLR      ((UINT32)(EXT_PMIC_REG_BASE+0x1438))
#define EXT_AUXADC_CON1          ((UINT32)(EXT_PMIC_REG_BASE+0x143A))
#define EXT_AUXADC_CON2          ((UINT32)(EXT_PMIC_REG_BASE+0x143C))
#define EXT_AUXADC_CON3          ((UINT32)(EXT_PMIC_REG_BASE+0x143E))
#define EXT_AUXADC_CON4          ((UINT32)(EXT_PMIC_REG_BASE+0x1440))
#define EXT_AUXADC_CON5          ((UINT32)(EXT_PMIC_REG_BASE+0x1442))
#define EXT_AUXADC_CON6          ((UINT32)(EXT_PMIC_REG_BASE+0x1444))
#define EXT_AUXADC_CON7          ((UINT32)(EXT_PMIC_REG_BASE+0x1446))
#define EXT_AUXADC_CON8          ((UINT32)(EXT_PMIC_REG_BASE+0x1448))
#define EXT_AUXADC_CON9          ((UINT32)(EXT_PMIC_REG_BASE+0x144A))
#define EXT_AUXADC_CON10         ((UINT32)(EXT_PMIC_REG_BASE+0x144C))
#define EXT_AUXADC_CON11         ((UINT32)(EXT_PMIC_REG_BASE+0x144E))
#define EXT_AUXADC_CON12         ((UINT32)(EXT_PMIC_REG_BASE+0x1450))
#define EXT_AUXADC_CON13         ((UINT32)(EXT_PMIC_REG_BASE+0x1452))
#define EXT_AUXADC_CON14         ((UINT32)(EXT_PMIC_REG_BASE+0x1454))
#define EXT_AUXADC_CON15         ((UINT32)(EXT_PMIC_REG_BASE+0x1456))
#define EXT_AUXADC_AUTORPT0      ((UINT32)(EXT_PMIC_REG_BASE+0x1458))
#define EXT_AUXADC_ACCDET        ((UINT32)(EXT_PMIC_REG_BASE+0x145A))
#define EXT_AUXADC_THR0          ((UINT32)(EXT_PMIC_REG_BASE+0x145C))
#define EXT_AUXADC_THR1          ((UINT32)(EXT_PMIC_REG_BASE+0x145E))
#define EXT_AUXADC_THR2          ((UINT32)(EXT_PMIC_REG_BASE+0x1460))
#define EXT_AUXADC_THR3          ((UINT32)(EXT_PMIC_REG_BASE+0x1462))
#define EXT_AUXADC_THR4          ((UINT32)(EXT_PMIC_REG_BASE+0x1464))
#define EXT_AUXADC_THR5          ((UINT32)(EXT_PMIC_REG_BASE+0x1466))
#define EXT_AUXADC_THR6          ((UINT32)(EXT_PMIC_REG_BASE+0x1468))
#define EXT_AUXADC_EFUSE0        ((UINT32)(EXT_PMIC_REG_BASE+0x146A))
#define EXT_AUXADC_EFUSE1        ((UINT32)(EXT_PMIC_REG_BASE+0x146C))
#define EXT_AUXADC_EFUSE2        ((UINT32)(EXT_PMIC_REG_BASE+0x146E))
#define EXT_AUXADC_EFUSE3        ((UINT32)(EXT_PMIC_REG_BASE+0x1470))
#define EXT_AUXADC_EFUSE4        ((UINT32)(EXT_PMIC_REG_BASE+0x1472))
#define EXT_AUXADC_EFUSE5        ((UINT32)(EXT_PMIC_REG_BASE+0x1474))
#define EXT_AUXADC_DBG0          ((UINT32)(EXT_PMIC_REG_BASE+0x1476))
#define EXT_AUXADC_ANA_CON0      ((UINT32)(EXT_PMIC_REG_BASE+0x1478))
#define EXT_AUXADC_ANA_CON1      ((UINT32)(EXT_PMIC_REG_BASE+0x147A))
#define EXT_ACCDET_CON0          ((UINT32)(EXT_PMIC_REG_BASE+0x1600))
#define EXT_ACCDET_CON1          ((UINT32)(EXT_PMIC_REG_BASE+0x1602))
#define EXT_ACCDET_CON2          ((UINT32)(EXT_PMIC_REG_BASE+0x1604))
#define EXT_ACCDET_CON3          ((UINT32)(EXT_PMIC_REG_BASE+0x1606))
#define EXT_ACCDET_CON4          ((UINT32)(EXT_PMIC_REG_BASE+0x1608))
#define EXT_ACCDET_CON5          ((UINT32)(EXT_PMIC_REG_BASE+0x160A))
#define EXT_ACCDET_CON6          ((UINT32)(EXT_PMIC_REG_BASE+0x160C))
#define EXT_ACCDET_CON7          ((UINT32)(EXT_PMIC_REG_BASE+0x160E))
#define EXT_ACCDET_CON8          ((UINT32)(EXT_PMIC_REG_BASE+0x1610))
#define EXT_ACCDET_CON9          ((UINT32)(EXT_PMIC_REG_BASE+0x1612))
#define EXT_ACCDET_CON10         ((UINT32)(EXT_PMIC_REG_BASE+0x1614))
#define EXT_ACCDET_CON11         ((UINT32)(EXT_PMIC_REG_BASE+0x1616))
#define EXT_ACCDET_CON12         ((UINT32)(EXT_PMIC_REG_BASE+0x1618))
#define EXT_ACCDET_CON13         ((UINT32)(EXT_PMIC_REG_BASE+0x161A))
#define EXT_ACCDET_CON14         ((UINT32)(EXT_PMIC_REG_BASE+0x161C))
#define EXT_ACCDET_CON15         ((UINT32)(EXT_PMIC_REG_BASE+0x161E))
#define EXT_ACCDET_CON16         ((UINT32)(EXT_PMIC_REG_BASE+0x1620))
#define EXT_ACCDET_CON17         ((UINT32)(EXT_PMIC_REG_BASE+0x1622))
#define EXT_ACCDET_CON18         ((UINT32)(EXT_PMIC_REG_BASE+0x1624))
#define EXT_ACCDET_CON19         ((UINT32)(EXT_PMIC_REG_BASE+0x1626))
#define EXT_ACCDET_CON20         ((UINT32)(EXT_PMIC_REG_BASE+0x1628))
#define EXT_ACCDET_CON21         ((UINT32)(EXT_PMIC_REG_BASE+0x162A))
#define EXT_ACCDET_CON22         ((UINT32)(EXT_PMIC_REG_BASE+0x162C))
#define EXT_ACCDET_CON23         ((UINT32)(EXT_PMIC_REG_BASE+0x162E))
#define EXT_ACCDET_CON24         ((UINT32)(EXT_PMIC_REG_BASE+0x1630))
#define EXT_ACCDET_CON25         ((UINT32)(EXT_PMIC_REG_BASE+0x1632))
#define EXT_ACCDET_CON26         ((UINT32)(EXT_PMIC_REG_BASE+0x1634))
#define EXT_ACCDET_CON27         ((UINT32)(EXT_PMIC_REG_BASE+0x1636))
#define EXT_ACCDET_CON28         ((UINT32)(EXT_PMIC_REG_BASE+0x1638))
#define EXT_ACCDET_CON29         ((UINT32)(EXT_PMIC_REG_BASE+0x163A))
#define EXT_ACCDET_CON30         ((UINT32)(EXT_PMIC_REG_BASE+0x163C))
#define EXT_ACCDET_CON31         ((UINT32)(EXT_PMIC_REG_BASE+0x163E))
#define EXT_ACCDET_CON32         ((UINT32)(EXT_PMIC_REG_BASE+0x1640))
#define EXT_ACCDET_CON33         ((UINT32)(EXT_PMIC_REG_BASE+0x1642))
#define EXT_ACCDET_CON34         ((UINT32)(EXT_PMIC_REG_BASE+0x1644))
#define EXT_ACCDET_CON35         ((UINT32)(EXT_PMIC_REG_BASE+0x1646))
#define EXT_ACCDET_CON36         ((UINT32)(EXT_PMIC_REG_BASE+0x1648))
#define EXT_AUDDEC_ANA_CON0      ((UINT32)(EXT_PMIC_REG_BASE+0x1800))
#define EXT_AUDDEC_ANA_CON1      ((UINT32)(EXT_PMIC_REG_BASE+0x1802))
#define EXT_AUDDEC_ANA_CON2      ((UINT32)(EXT_PMIC_REG_BASE+0x1804))
#define EXT_AUDDEC_ANA_CON3      ((UINT32)(EXT_PMIC_REG_BASE+0x1806))
#define EXT_AUDDEC_ANA_CON4      ((UINT32)(EXT_PMIC_REG_BASE+0x1808))
#define EXT_AUDDEC_ANA_CON5      ((UINT32)(EXT_PMIC_REG_BASE+0x180A))
#define EXT_AUDDEC_ANA_CON6      ((UINT32)(EXT_PMIC_REG_BASE+0x180C))
#define EXT_AUDDEC_ANA_CON7      ((UINT32)(EXT_PMIC_REG_BASE+0x180E))
#define EXT_AUDDEC_ANA_CON8      ((UINT32)(EXT_PMIC_REG_BASE+0x1810))
#define EXT_AUDDEC_ANA_CON9      ((UINT32)(EXT_PMIC_REG_BASE+0x1812))
#define EXT_AUDDEC_ANA_CON10     ((UINT32)(EXT_PMIC_REG_BASE+0x1814))
#define EXT_AUDDEC_ANA_CON11     ((UINT32)(EXT_PMIC_REG_BASE+0x1816))
#define EXT_AUDDEC_ANA_CON12     ((UINT32)(EXT_PMIC_REG_BASE+0x1818))
#define EXT_AUDDEC_ANA_CON13     ((UINT32)(EXT_PMIC_REG_BASE+0x181A))
#define EXT_AUDDEC_ANA_CON14     ((UINT32)(EXT_PMIC_REG_BASE+0x181C))
#define EXT_AUDENC_ANA_CON0      ((UINT32)(EXT_PMIC_REG_BASE+0x181E))
#define EXT_AUDENC_ANA_CON1      ((UINT32)(EXT_PMIC_REG_BASE+0x1820))
#define EXT_AUDENC_ANA_CON2      ((UINT32)(EXT_PMIC_REG_BASE+0x1822))
#define EXT_AUDENC_ANA_CON3      ((UINT32)(EXT_PMIC_REG_BASE+0x1824))
#define EXT_AUDENC_ANA_CON4      ((UINT32)(EXT_PMIC_REG_BASE+0x1826))
#define EXT_AUDENC_ANA_CON5      ((UINT32)(EXT_PMIC_REG_BASE+0x1828))
#define EXT_AUDENC_ANA_CON6      ((UINT32)(EXT_PMIC_REG_BASE+0x182A))
#define EXT_AUDENC_ANA_CON7      ((UINT32)(EXT_PMIC_REG_BASE+0x182C))
#define EXT_AUDENC_ANA_CON8      ((UINT32)(EXT_PMIC_REG_BASE+0x182E))
#define EXT_AUDENC_ANA_CON9      ((UINT32)(EXT_PMIC_REG_BASE+0x1830))
#define EXT_AUDENC_ANA_CON10     ((UINT32)(EXT_PMIC_REG_BASE+0x1832))
#define EXT_AUDENC_ANA_CON11     ((UINT32)(EXT_PMIC_REG_BASE+0x1834))
#define EXT_AUDENC_ANA_CON12     ((UINT32)(EXT_PMIC_REG_BASE+0x1836))
#define EXT_AUDENC_ANA_CON13     ((UINT32)(EXT_PMIC_REG_BASE+0x1838))
#define EXT_AUDENC_ANA_CON14     ((UINT32)(EXT_PMIC_REG_BASE+0x183A))
#define EXT_AUDENC_ANA_CON15     ((UINT32)(EXT_PMIC_REG_BASE+0x183C))
#define EXT_AUDENC_ANA_CON16     ((UINT32)(EXT_PMIC_REG_BASE+0x183E))
#define EXT_AUDENC_ANA_CON17     ((UINT32)(EXT_PMIC_REG_BASE+0x1840))
#define EXT_AUDENC_ANA_CON18     ((UINT32)(EXT_PMIC_REG_BASE+0x1842))
#define EXT_AUDENC_ANA_CON19     ((UINT32)(EXT_PMIC_REG_BASE+0x1844))
#define EXT_AUDENC_ANA_CON20     ((UINT32)(EXT_PMIC_REG_BASE+0x1846))
#define EXT_AUDENC_ANA_CON21     ((UINT32)(EXT_PMIC_REG_BASE+0x1848))
#define EXT_AUDENC_ANA_CON22     ((UINT32)(EXT_PMIC_REG_BASE+0x184A))
#define EXT_AUDENC_ANA_CON23     ((UINT32)(EXT_PMIC_REG_BASE+0x184C))
#define EXT_AUDENC_ANA_CON24     ((UINT32)(EXT_PMIC_REG_BASE+0x184E))
#define EXT_AUDENC_ANA_CON25     ((UINT32)(EXT_PMIC_REG_BASE+0x1850))
#define EXT_AUDENC_ANA_CON26     ((UINT32)(EXT_PMIC_REG_BASE+0x1852))
#define EXT_ZCD_CON0             ((UINT32)(EXT_PMIC_REG_BASE+0x1A00))
#define EXT_ZCD_CON1             ((UINT32)(EXT_PMIC_REG_BASE+0x1A02))
#define EXT_ZCD_CON2             ((UINT32)(EXT_PMIC_REG_BASE+0x1A04))
#define EXT_ZCD_CON3             ((UINT32)(EXT_PMIC_REG_BASE+0x1A06))
#define EXT_ZCD_CON4             ((UINT32)(EXT_PMIC_REG_BASE+0x1A08))
#define EXT_ZCD_CON5             ((UINT32)(EXT_PMIC_REG_BASE+0x1A0A))
#define EXT_GPIO_DIR0            ((UINT32)(EXT_PMIC_REG_BASE+0x1C00))
#define EXT_GPIO_DIR0_SET        ((UINT32)(EXT_PMIC_REG_BASE+0x1C02))
#define EXT_GPIO_DIR0_CLR        ((UINT32)(EXT_PMIC_REG_BASE+0x1C04))
#define EXT_GPIO_PULLEN0         ((UINT32)(EXT_PMIC_REG_BASE+0x1C06))
#define EXT_GPIO_PULLEN0_SET     ((UINT32)(EXT_PMIC_REG_BASE+0x1C08))
#define EXT_GPIO_PULLEN0_CLR     ((UINT32)(EXT_PMIC_REG_BASE+0x1C0A))
#define EXT_GPIO_PULLSEL0        ((UINT32)(EXT_PMIC_REG_BASE+0x1C0C))
#define EXT_GPIO_PULLSEL0_SET    ((UINT32)(EXT_PMIC_REG_BASE+0x1C0E))
#define EXT_GPIO_PULLSEL0_CLR    ((UINT32)(EXT_PMIC_REG_BASE+0x1C10))
#define EXT_GPIO_DINV0           ((UINT32)(EXT_PMIC_REG_BASE+0x1C12))
#define EXT_GPIO_DINV0_SET       ((UINT32)(EXT_PMIC_REG_BASE+0x1C14))
#define EXT_GPIO_DINV0_CLR       ((UINT32)(EXT_PMIC_REG_BASE+0x1C16))
#define EXT_GPIO_DOUT0           ((UINT32)(EXT_PMIC_REG_BASE+0x1C18))
#define EXT_GPIO_DOUT0_SET       ((UINT32)(EXT_PMIC_REG_BASE+0x1C1A))
#define EXT_GPIO_DOUT0_CLR       ((UINT32)(EXT_PMIC_REG_BASE+0x1C1C))
#define EXT_GPIO_PI0             ((UINT32)(EXT_PMIC_REG_BASE+0x1C1E))
#define EXT_GPIO_POE0            ((UINT32)(EXT_PMIC_REG_BASE+0x1C20))
#define EXT_GPIO_MODE0           ((UINT32)(EXT_PMIC_REG_BASE+0x1C22))
#define EXT_GPIO_MODE0_SET       ((UINT32)(EXT_PMIC_REG_BASE+0x1C24))
#define EXT_GPIO_MODE0_CLR       ((UINT32)(EXT_PMIC_REG_BASE+0x1C26))
#define EXT_GPIO_MODE1           ((UINT32)(EXT_PMIC_REG_BASE+0x1C28))
#define EXT_GPIO_MODE1_SET       ((UINT32)(EXT_PMIC_REG_BASE+0x1C2A))
#define EXT_GPIO_MODE1_CLR       ((UINT32)(EXT_PMIC_REG_BASE+0x1C2C))
#define EXT_GPIO_MODE2           ((UINT32)(EXT_PMIC_REG_BASE+0x1C2E))
#define EXT_GPIO_MODE2_SET       ((UINT32)(EXT_PMIC_REG_BASE+0x1C30))
#define EXT_GPIO_MODE2_CLR       ((UINT32)(EXT_PMIC_REG_BASE+0x1C32))
#define EXT_RSV_CON0             ((UINT32)(EXT_PMIC_REG_BASE+0x1E00))

#endif /* __REG_6337_E2__ */
