5 b 20 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -v exclude7.1.v -o exclude7.1.cdd -ep
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude7.1.v 10 35 1
2 1 14 8000c 0 3d 121002 0 0 1 34 2 $u0
1 a 12 830004 1 0 0 0 1 33 2
1 b 12 30007 1 0 0 0 1 33 2
1 c 12 3000a 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" exclude7.1.v 0 22 1
2 2 15 50008 0 0 20000 0 0 1 36 0
2 3 15 10001 0 1 400 0 0 a
2 4 15 10008 0 37 11002 2 3
2 5 16 20002 0 0 20000 0 0 32 96 11 0 0 0 0 0 0 0
2 6 16 10002 0 2c 20002 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 17 90009 0 1 0 0 0 c
2 8 17 50005 0 1 0 0 0 b
2 9 17 50009 0 9 20000 7 8 1 34 2
2 10 17 10001 0 1 400 0 0 a
2 11 17 10009 0 37 2 9 10
2 12 18 20002 0 0 20000 0 0 32 96 11 0 0 0 0 0 0 0
2 13 18 10002 0 2c 20002 12 0 32 34 aa aa aa aa aa aa aa aa
2 14 20 90009 0 1 c0000 0 0 c
2 15 20 50005 0 1 c0000 0 0 b
2 16 20 50009 0 8 e0000 14 15 1 34 2
2 17 20 10001 0 1 c0400 0 0 a
2 18 20 10009 0 37 c0002 16 17
4 18 0 0
4 13 18 0
4 11 13 13
4 6 11 0
4 4 6 6
3 1 main.$u1 "main.$u1" exclude7.1.v 0 33 1
