/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_DTOP_2_BASE (A_ADR + 0x0000)

//Page P0_HDMIRX_PHY_DTOP_2
#define REG_0040_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC40)
    #define REG_0040_DTOP_2_PHY_MCU_CONTROL_EN Fld(4, 0, AC_MSKB0)
#define REG_0044_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC44)
    #define REG_0044_DTOP_2_PHY_MCU_EXECUTE Fld(4, 0, AC_MSKB0)
    #define REG_0044_DTOP_2_PHY_MCU_DONE Fld(4, 4, AC_MSKB0)
#define REG_0048_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC48)
    #define REG_0048_DTOP_2_PHY_MCU_EQ_GEAR_0 Fld(8, 0, AC_FULLB0)
    #define REG_0048_DTOP_2_PHY_MCU_EQ_GEAR_1 Fld(8, 8, AC_FULLB1)
#define REG_004C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC4C)
    #define REG_004C_DTOP_2_PHY_MCU_EQ_GEAR_2 Fld(8, 0, AC_FULLB0)
    #define REG_004C_DTOP_2_PHY_MCU_EQ_GEAR_3 Fld(8, 8, AC_FULLB1)
#define REG_0050_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC50)
    #define REG_0050_DTOP_2_PHY_MCU_STATE_0 Fld(16, 0, AC_FULLW10)
#define REG_0054_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC54)
    #define REG_0054_DTOP_2_PHY_MCU_STATE_1 Fld(16, 0, AC_FULLW10)
#define REG_0058_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC58)
    #define REG_0058_DTOP_2_PHY_MCU_STATE_2 Fld(16, 0, AC_FULLW10)
#define REG_005C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC5C)
    #define REG_005C_DTOP_2_PHY_MCU_STATE_3 Fld(16, 0, AC_FULLW10)
#define REG_0060_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC60)
    #define REG_0060_DTOP_2_PHY_MCU_READ_0 Fld(16, 0, AC_FULLW10)
#define REG_0064_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC64)
    #define REG_0064_DTOP_2_PHY_MCU_READ_1 Fld(16, 0, AC_FULLW10)
#define REG_0068_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC68)
    #define REG_0068_DTOP_2_PHY_MCU_READ_2 Fld(16, 0, AC_FULLW10)
#define REG_006C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC6C)
    #define REG_006C_DTOP_2_PHY_MCU_READ_3 Fld(16, 0, AC_FULLW10)
#define REG_0070_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC70)
    #define REG_0070_DTOP_2_PHY_MCU_EQ_CONTROL_EN Fld(4, 0, AC_MSKB0)
    #define REG_0070_DTOP_2_PHY_MCU_PH_SCAN_CONTROL_EN Fld(4, 4, AC_MSKB0)
    #define REG_0070_DTOP_2_PHY_MCU_CHG_DLEV_EH_CONTROL_EN Fld(4, 8, AC_MSKB1)
    #define REG_0070_DTOP_2_PHY_MCU_AGC_CONTROL_EN Fld(4, 12, AC_MSKB1)
#define REG_0074_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC74)
    #define REG_0074_DTOP_2_PHY_MCU_DFE_CONTROL_EN Fld(4, 0, AC_MSKB0)
    #define REG_0074_DTOP_2_PHY_MCU_ENH_EQ_CONTROL_EN Fld(4, 4, AC_MSKB0)
    #define REG_0074_DTOP_2_PHY_MCU_EYE_SCAN_CONTROL_EN Fld(4, 8, AC_MSKB1)
    #define REG_0074_DTOP_2_PHY_MCU_CDR_CONTROL_EN Fld(4, 12, AC_MSKB1)
#define REG_007C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC7C)
    #define REG_007C_DTOP_2_AEQ_SETTLE_EN Fld(1, 0, AC_MSKB0)
    #define REG_007C_DTOP_2_AEQ_SETTLE_DONE Fld(1, 1, AC_MSKB0)
#define REG_0080_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC80)
    #define REG_0080_DTOP_2_EQ_GEAR_ENABLE Fld(1, 0, AC_MSKB0)
    #define REG_0080_DTOP_2_EQ_DATA_E_INV Fld(1, 1, AC_MSKB0)
    #define REG_0080_DTOP_2_EQ_FORCE_INIT_DLEV_CODE Fld(1, 4, AC_MSKB0)
    #define REG_0080_DTOP_2_EQ_FORCE_INIT_EQ_GEAR Fld(1, 5, AC_MSKB0)
    #define REG_0080_DTOP_2_EQ_DLEV_STEP Fld(2, 8, AC_MSKB1)
    #define REG_0080_DTOP_2_EQ_DEBUG_SEL Fld(2, 12, AC_MSKB1)
    #define REG_0080_DTOP_2_EQ_DEBUG_LANE_SEL Fld(2, 14, AC_MSKB1)
#define REG_0084_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC84)
    #define REG_0084_DTOP_2_EQ_INIT_DLEV_CODE Fld(10, 0, AC_MSKW10)
#define REG_0088_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC88)
    #define REG_0088_DTOP_2_EQ_INIT_EQ_GEAR Fld(6, 0, AC_MSKB0)
#define REG_008C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC8C)
    #define REG_008C_DTOP_2_EQ_CURSOR_CONVERGE_TH Fld(16, 0, AC_FULLW10)
#define REG_0090_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC90)
    #define REG_0090_DTOP_2_EQ_CURSOR_OBSERVE_TH Fld(16, 0, AC_FULLW10)
#define REG_0094_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC94)
    #define REG_0094_DTOP_2_EQ_GEAR_SWITCH_TH Fld(5, 0, AC_MSKB0)
    #define REG_0094_DTOP_2_EQ_MAX_MIN_GEAR_DIFF_TH Fld(6, 8, AC_MSKB1)
#define REG_0098_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC98)
    #define REG_0098_DTOP_2_EQ_DLEV_SETTLE_TIME Fld(8, 0, AC_FULLB0)
    #define REG_0098_DTOP_2_EQ_GEAR_SWITCH_SETTLE_TIME Fld(8, 8, AC_FULLB1)
#define REG_009C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xC9C)
    #define REG_009C_DTOP_2_EQ_REDO_INTERVAL_TIME Fld(16, 0, AC_FULLW10)
#define REG_00A0_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCA0)
    #define REG_00A0_DTOP_2_EQ_MAIN_STATE_0 Fld(16, 0, AC_FULLW10)
#define REG_00A4_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCA4)
    #define REG_00A4_DTOP_2_EQ_MAIN_STATE_1 Fld(16, 0, AC_FULLW10)
#define REG_00A8_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCA8)
    #define REG_00A8_DTOP_2_EQ_MAIN_STATE_2 Fld(16, 0, AC_FULLW10)
#define REG_00AC_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCAC)
    #define REG_00AC_DTOP_2_EQ_MAIN_STATE_3 Fld(16, 0, AC_FULLW10)
#define REG_00B0_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCB0)
    #define REG_00B0_DTOP_2_EQ_DEBUG_OUT_0 Fld(16, 0, AC_FULLW10)
#define REG_00B4_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCB4)
    #define REG_00B4_DTOP_2_EQ_DEBUG_OUT_1 Fld(8, 0, AC_FULLB0)
#define REG_00C0_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCC0)
    #define REG_00C0_DTOP_2_PD_DLPF_AUTO Fld(1, 0, AC_MSKB0)
    #define REG_00C0_DTOP_2_EQ_FINE2COARSE_EN Fld(1, 1, AC_MSKB0)
#define REG_00C4_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCC4)
    #define REG_00C4_DTOP_2_CAL_DURATION Fld(8, 0, AC_FULLB0)
    #define REG_00C4_DTOP_2_PD_DLPF_DURATION Fld(8, 8, AC_FULLB1)
#define REG_00C8_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCC8)
    #define REG_00C8_DTOP_2_PRE_UNDER_ENABLE_L0 Fld(1, 0, AC_MSKB0)
    #define REG_00C8_DTOP_2_PRE_UNDER_ENABLE_L1 Fld(1, 1, AC_MSKB0)
    #define REG_00C8_DTOP_2_PRE_UNDER_ENABLE_L2 Fld(1, 2, AC_MSKB0)
    #define REG_00C8_DTOP_2_PRE_UNDER_ENABLE_L3 Fld(1, 3, AC_MSKB0)
    #define REG_00C8_DTOP_2_PRE_OVER_ENABLE_L0 Fld(1, 4, AC_MSKB0)
    #define REG_00C8_DTOP_2_PRE_OVER_ENABLE_L1 Fld(1, 5, AC_MSKB0)
    #define REG_00C8_DTOP_2_PRE_OVER_ENABLE_L2 Fld(1, 6, AC_MSKB0)
    #define REG_00C8_DTOP_2_PRE_OVER_ENABLE_L3 Fld(1, 7, AC_MSKB0)
    #define REG_00C8_DTOP_2_POST_UNDER_ENABLE_L0 Fld(1, 8, AC_MSKB1)
    #define REG_00C8_DTOP_2_POST_UNDER_ENABLE_L1 Fld(1, 9, AC_MSKB1)
    #define REG_00C8_DTOP_2_POST_UNDER_ENABLE_L2 Fld(1, 10, AC_MSKB1)
    #define REG_00C8_DTOP_2_POST_UNDER_ENABLE_L3 Fld(1, 11, AC_MSKB1)
    #define REG_00C8_DTOP_2_POST_OVER_ENABLE_L0 Fld(1, 12, AC_MSKB1)
    #define REG_00C8_DTOP_2_POST_OVER_ENABLE_L1 Fld(1, 13, AC_MSKB1)
    #define REG_00C8_DTOP_2_POST_OVER_ENABLE_L2 Fld(1, 14, AC_MSKB1)
    #define REG_00C8_DTOP_2_POST_OVER_ENABLE_L3 Fld(1, 15, AC_MSKB1)
#define REG_00CC_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCCC)
    #define REG_00CC_DTOP_2_OV_ONLY_MD_L0 Fld(1, 0, AC_MSKB0)
    #define REG_00CC_DTOP_2_OV_ONLY_MD_L1 Fld(1, 1, AC_MSKB0)
    #define REG_00CC_DTOP_2_OV_ONLY_MD_L2 Fld(1, 2, AC_MSKB0)
    #define REG_00CC_DTOP_2_OV_ONLY_MD_L3 Fld(1, 3, AC_MSKB0)
#define REG_00D0_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCD0)
    #define REG_00D0_DTOP_2_AABA_PATTERN_L0 Fld(7, 0, AC_MSKB0)
    #define REG_00D0_DTOP_2_AABA_PATTERN_L1 Fld(7, 8, AC_MSKB1)
#define REG_00D4_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xCD4)
    #define REG_00D4_DTOP_2_AABA_PATTERN_L2 Fld(7, 0, AC_MSKB0)
    #define REG_00D4_DTOP_2_AABA_PATTERN_L3 Fld(7, 8, AC_MSKB1)
#define REG_0100_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD00)
    #define REG_0100_DTOP_2_EN_DLEV_CAL Fld(1, 0, AC_MSKB0)
    #define REG_0100_DTOP_2_DLEV_CAL_FORMAT Fld(1, 4, AC_MSKB0)
    #define REG_0100_DTOP_2_DLEV_CAL_SHIFT_L0 Fld(2, 8, AC_MSKB1)
    #define REG_0100_DTOP_2_DLEV_CAL_SHIFT_L1 Fld(2, 12, AC_MSKB1)
#define REG_0104_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD04)
    #define REG_0104_DTOP_2_DLEV_CAL_SHIFT_L2 Fld(2, 0, AC_MSKB0)
    #define REG_0104_DTOP_2_DLEV_CAL_SHIFT_L3 Fld(2, 4, AC_MSKB0)
#define REG_0108_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD08)
    #define REG_0108_DTOP_2_SSLMS_DLEV_CAL_LAT Fld(1, 0, AC_MSKB0)
    #define REG_0108_DTOP_2_SSLMS_DLEV_CAL_DBG_SEL Fld(3, 4, AC_MSKB0)
#define REG_010C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD0C)
    #define REG_010C_DTOP_2_SSLMS_DLEV_CAL_DBG_0_0 Fld(16, 0, AC_FULLW10)
#define REG_0110_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD10)
    #define REG_0110_DTOP_2_SSLMS_DLEV_CAL_DBG_0_1 Fld(8, 0, AC_FULLB0)
#define REG_0114_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD14)
    #define REG_0114_DTOP_2_SSLMS_DLEV_CAL_DBG_1_0 Fld(16, 0, AC_FULLW10)
#define REG_0118_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD18)
    #define REG_0118_DTOP_2_SSLMS_DLEV_CAL_DBG_1_1 Fld(8, 0, AC_FULLB0)
#define REG_011C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD1C)
    #define REG_011C_DTOP_2_SSLMS_DLEV_CAL_DBG_2_0 Fld(16, 0, AC_FULLW10)
#define REG_0120_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD20)
    #define REG_0120_DTOP_2_SSLMS_DLEV_CAL_DBG_2_1 Fld(8, 0, AC_FULLB0)
#define REG_0124_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD24)
    #define REG_0124_DTOP_2_SSLMS_DLEV_CAL_DBG_3_0 Fld(16, 0, AC_FULLW10)
#define REG_0128_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD28)
    #define REG_0128_DTOP_2_SSLMS_DLEV_CAL_DBG_3_1 Fld(8, 0, AC_FULLB0)
#define REG_0140_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD40)
    #define REG_0140_DTOP_2_CURSOR_EST_RST_L0 Fld(1, 0, AC_MSKB0)
    #define REG_0140_DTOP_2_CURSOR_EST_RST_L1 Fld(1, 1, AC_MSKB0)
    #define REG_0140_DTOP_2_CURSOR_EST_RST_L2 Fld(1, 2, AC_MSKB0)
    #define REG_0140_DTOP_2_CURSOR_EST_RST_L3 Fld(1, 3, AC_MSKB0)
    #define REG_0140_DTOP_2_EN_CUSROR_EST_L0 Fld(1, 4, AC_MSKB0)
    #define REG_0140_DTOP_2_EN_CUSROR_EST_L1 Fld(1, 5, AC_MSKB0)
    #define REG_0140_DTOP_2_EN_CUSROR_EST_L2 Fld(1, 6, AC_MSKB0)
    #define REG_0140_DTOP_2_EN_CUSROR_EST_L3 Fld(1, 7, AC_MSKB0)
    #define REG_0140_DTOP_2_PRE_POST_CURSOR_ESTIMATION_L0 Fld(1, 8, AC_MSKB1)
    #define REG_0140_DTOP_2_PRE_POST_CURSOR_ESTIMATION_L1 Fld(1, 9, AC_MSKB1)
    #define REG_0140_DTOP_2_PRE_POST_CURSOR_ESTIMATION_L2 Fld(1, 10, AC_MSKB1)
    #define REG_0140_DTOP_2_PRE_POST_CURSOR_ESTIMATION_L3 Fld(1, 11, AC_MSKB1)
    #define REG_0140_DTOP_2_USE_INVERSE_PATTERN_L0 Fld(1, 12, AC_MSKB1)
    #define REG_0140_DTOP_2_USE_INVERSE_PATTERN_L1 Fld(1, 13, AC_MSKB1)
    #define REG_0140_DTOP_2_USE_INVERSE_PATTERN_L2 Fld(1, 14, AC_MSKB1)
    #define REG_0140_DTOP_2_USE_INVERSE_PATTERN_L3 Fld(1, 15, AC_MSKB1)
#define REG_0144_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD44)
    #define REG_0144_DTOP_2_OBSERVE_WINDOW_N Fld(12, 0, AC_MSKW10)
#define REG_0148_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD48)
    #define REG_0148_DTOP_2_OBSERVE_WINDOW_P Fld(12, 0, AC_MSKW10)
#define REG_014C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD4C)
    #define REG_014C_DTOP_2_AVERAGE_WINDOW Fld(4, 0, AC_MSKB0)
    #define REG_014C_DTOP_2_CURSOR_EST_EQ_DLEV_STEP Fld(3, 4, AC_MSKB0)
#define REG_0150_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD50)
    #define REG_0150_DTOP_2_INIT_DLEV_RTL Fld(10, 0, AC_MSKW10)
#define REG_0154_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD54)
    #define REG_0154_DTOP_2_CURSOR_EST_DONE_L0 Fld(1, 0, AC_MSKB0)
    #define REG_0154_DTOP_2_CURSOR_EST_OUT_CURSOR_L0 Fld(10, 1, AC_MSKW10)
#define REG_0158_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD58)
    #define REG_0158_DTOP_2_CURSOR_EST_DONE_L1 Fld(1, 0, AC_MSKB0)
    #define REG_0158_DTOP_2_CURSOR_EST_OUT_CURSOR_L1 Fld(10, 1, AC_MSKW10)
#define REG_015C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD5C)
    #define REG_015C_DTOP_2_CURSOR_EST_DONE_L2 Fld(1, 0, AC_MSKB0)
    #define REG_015C_DTOP_2_CURSOR_EST_OUT_CURSOR_L2 Fld(10, 1, AC_MSKW10)
#define REG_0160_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD60)
    #define REG_0160_DTOP_2_CURSOR_EST_DONE_L3 Fld(1, 0, AC_MSKB0)
    #define REG_0160_DTOP_2_CURSOR_EST_OUT_CURSOR_L3 Fld(10, 1, AC_MSKW10)
#define REG_0164_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD64)
    #define REG_0164_DTOP_2_CURSOR_EST_SETTLE_TIME_MANUAL_EN Fld(1, 0, AC_MSKB0)
    #define REG_0164_DTOP_2_CURSOR_EST_SETTLE_TIME_MANUAL Fld(8, 8, AC_FULLB1)
#define REG_0168_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD68)
    #define REG_0168_DTOP_2_CURSOR_EST_DEBUG_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0168_DTOP_2_CURSOR_EST_DEBUG_FREEZE Fld(1, 1, AC_MSKB0)
    #define REG_0168_DTOP_2_CURSOR_EST_DEBUG_SEL_LANE Fld(2, 2, AC_MSKB0)
#define REG_016C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD6C)
    #define REG_016C_DTOP_2_CURSOR_EST_DEBUG_OUT_0 Fld(16, 0, AC_FULLW10)
#define REG_0170_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD70)
    #define REG_0170_DTOP_2_CURSOR_EST_DEBUG_OUT_1 Fld(16, 0, AC_FULLW10)
#define REG_0174_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD74)
    #define REG_0174_DTOP_2_CURSOR_EST_DEBUG_OUT_2 Fld(16, 0, AC_FULLW10)
#define REG_0178_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD78)
    #define REG_0178_DTOP_2_CURSOR_EST_DEBUG_OUT_3 Fld(16, 0, AC_FULLW10)
#define REG_017C_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD7C)
    #define REG_017C_DTOP_2_CURSOR_EST_DEBUG_OUT_4 Fld(16, 0, AC_FULLW10)
#define REG_0190_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xD90)
    #define REG_0190_DTOP_2_TEST_BUS_LANE0_SEL_I Fld(2, 0, AC_MSKB0)
    #define REG_0190_DTOP_2_TEST_BUS_SEL Fld(5, 4, AC_MSKW10)//[8:4]
#define REG_01C0_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xDC0)
    #define REG_01C0_DTOP_2_CNT_CLK_FT_EN Fld(1, 0, AC_MSKB0)
    #define REG_01C0_DTOP_2_CNT_CLK_FT_FREEZE Fld(1, 1, AC_MSKB0)
    #define REG_01C0_DTOP_2_CNT_CLK_FT_DONE Fld(1, 4, AC_MSKB0)
    #define REG_01C0_DTOP_2_CNT_FT_DET_PERIOD Fld(8, 8, AC_FULLB1)
#define REG_01C4_DTOP_2 (HDMIRX_P0_PHY_DTOP_2_BASE + 0xDC4)
    #define REG_01C4_DTOP_2_CNT_CLK_FT Fld(16, 0, AC_FULLW10)

