-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/top.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/segLUT.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm' (VERI-1482)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(30): ERROR: syntax error near 'initial' (VERI-1137)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(30): ERROR: Verilog 2000 keyword 'initial' used in incorrect context (VERI-2344)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(33): ERROR: syntax error near '$readmemb' (VERI-1137)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(34): ERROR: syntax error near '=' (VERI-1137)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(37): ERROR: syntax error near '$display' (VERI-1137)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(38): ERROR: syntax error near 'end' (VERI-1137)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(38): ERROR: Verilog 2000 keyword 'end' used in incorrect context (VERI-2344)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(2): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(3): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(6): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(9): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(10): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(14): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(15): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(17): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(18): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(20): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(21): ERROR: 'logic' is an unknown type (VERI-1556)
C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.vm(22): ERROR: 'logic' is an unknown type (VERI-1556)
-- Sorry, too many errors..
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_segs.vm' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/top.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/segLUT.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.sv' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/top.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/segLUT.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_sum.sv' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/test_segs.sv' (VERI-1482)
