-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity forward_forward_Pipeline_VITIS_LOOP_179_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_conf_index_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    max_conf_index_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of forward_forward_Pipeline_VITIS_LOOP_179_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C3FA0000 : STD_LOGIC_VECTOR (31 downto 0) := "11000011111110100000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln179_fu_99_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln179_reg_267 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln181_2_fu_116_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln181_2_reg_276 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln181_2_reg_276_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal max_conf_load_reg_281 : STD_LOGIC_VECTOR (31 downto 0);
    signal conf_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln179_fu_111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal max_conf_fu_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal max_conf_2_fu_214_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_max_conf_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal max_conf_index_fu_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal max_conf_index_4_fu_223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal max_conf_index_1_fu_52 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln179_fu_105_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal output_r_ce0_local : STD_LOGIC;
    signal bitcast_ln181_fu_132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln181_1_fu_149_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_135_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln181_fu_145_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln181_1_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_152_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln181_1_fu_162_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln181_3_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_2_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_76_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln181_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln181_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln181_1_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln181_1_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln181_fu_220_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component forward_fcmp_32ns_32ns_1_2_no_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component forward_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fcmp_32ns_32ns_1_2_no_dsp_1_x_U343 : component forward_fcmp_32ns_32ns_1_2_no_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => output_r_q0,
        din1 => ap_sig_allocacmp_max_conf_load,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_76_p2);

    flow_control_loop_pipe_sequential_init_U : component forward_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    max_conf_fu_44_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    max_conf_fu_44 <= ap_const_lv32_C3FA0000;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    max_conf_fu_44 <= max_conf_2_fu_214_p3;
                end if;
            end if; 
        end if;
    end process;

    max_conf_index_1_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln179_fu_99_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    max_conf_index_1_fu_52 <= add_ln179_fu_105_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    max_conf_index_1_fu_52 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    max_conf_index_fu_48_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    max_conf_index_fu_48 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    max_conf_index_fu_48 <= max_conf_index_4_fu_223_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                conf_reg_288 <= output_r_q0;
                icmp_ln179_reg_267 <= icmp_ln179_fu_99_p2;
                max_conf_load_reg_281 <= ap_sig_allocacmp_max_conf_load;
                trunc_ln181_2_reg_276 <= trunc_ln181_2_fu_116_p1;
                trunc_ln181_2_reg_276_pp0_iter1_reg <= trunc_ln181_2_reg_276;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln179_fu_105_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv4_1));
    and_ln181_1_fu_208_p2 <= (or_ln181_1_fu_196_p2 and and_ln181_fu_202_p2);
    and_ln181_fu_202_p2 <= (or_ln181_fu_178_p2 and grp_fu_76_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln179_fu_99_p2)
    begin
        if (((icmp_ln179_fu_99_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, max_conf_index_1_fu_52)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i <= max_conf_index_1_fu_52;
        end if; 
    end process;


    ap_sig_allocacmp_max_conf_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, max_conf_fu_44, max_conf_2_fu_214_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_max_conf_load <= max_conf_2_fu_214_p3;
        else 
            ap_sig_allocacmp_max_conf_load <= max_conf_fu_44;
        end if; 
    end process;

    bitcast_ln181_1_fu_149_p1 <= max_conf_load_reg_281;
    bitcast_ln181_fu_132_p1 <= conf_reg_288;
    icmp_ln179_fu_99_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv4_8) else "0";
    icmp_ln181_1_fu_172_p2 <= "1" when (trunc_ln181_fu_145_p1 = ap_const_lv23_0) else "0";
    icmp_ln181_2_fu_184_p2 <= "0" when (tmp_3_fu_152_p4 = ap_const_lv8_FF) else "1";
    icmp_ln181_3_fu_190_p2 <= "1" when (trunc_ln181_1_fu_162_p1 = ap_const_lv23_0) else "0";
    icmp_ln181_fu_166_p2 <= "0" when (tmp_2_fu_135_p4 = ap_const_lv8_FF) else "1";
    max_conf_2_fu_214_p3 <= 
        conf_reg_288 when (and_ln181_1_fu_208_p2(0) = '1') else 
        max_conf_load_reg_281;
    max_conf_index_4_fu_223_p3 <= 
        zext_ln181_fu_220_p1 when (and_ln181_1_fu_208_p2(0) = '1') else 
        max_conf_index_fu_48;
    max_conf_index_out <= max_conf_index_fu_48;

    max_conf_index_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln179_reg_267, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln179_reg_267 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            max_conf_index_out_ap_vld <= ap_const_logic_1;
        else 
            max_conf_index_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln181_1_fu_196_p2 <= (icmp_ln181_3_fu_190_p2 or icmp_ln181_2_fu_184_p2);
    or_ln181_fu_178_p2 <= (icmp_ln181_fu_166_p2 or icmp_ln181_1_fu_172_p2);
    output_r_address0 <= zext_ln179_fu_111_p1(3 - 1 downto 0);
    output_r_ce0 <= output_r_ce0_local;

    output_r_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_r_ce0_local <= ap_const_logic_1;
        else 
            output_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_135_p4 <= bitcast_ln181_fu_132_p1(30 downto 23);
    tmp_3_fu_152_p4 <= bitcast_ln181_1_fu_149_p1(30 downto 23);
    trunc_ln181_1_fu_162_p1 <= bitcast_ln181_1_fu_149_p1(23 - 1 downto 0);
    trunc_ln181_2_fu_116_p1 <= ap_sig_allocacmp_i(3 - 1 downto 0);
    trunc_ln181_fu_145_p1 <= bitcast_ln181_fu_132_p1(23 - 1 downto 0);
    zext_ln179_fu_111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i),64));
    zext_ln181_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln181_2_reg_276_pp0_iter1_reg),32));
end behav;
