/home/prashantvaidyanathan/CIDAR/verilogsynth/netSynth/src/BU/resources/abc -c "read /home/prashantvaidyanathan/CIDAR/verilogsynth/netSynth/src/BU/resources/invblifinp.blif; strash; rewrite; refactor;  balance; write /home/prashantvaidyanathan/CIDAR/verilogsynth/netSynth/src/BU/resources/abcOutput.bench; quit"