// Seed: 3456621777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  inout wire id_27;
  output supply0 id_26;
  output wire id_25;
  input wire id_24;
  output uwire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13 = id_15;
  assign id_26 = "" / -1 ? -1 : -1;
  assign id_23 = -1;
  wire id_29;
endmodule
module module_1 #(
    parameter id_2 = 32'd44
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_12,
      id_21,
      id_17,
      id_6,
      id_5,
      id_11,
      id_19,
      id_17,
      id_20,
      id_21,
      id_6,
      id_11,
      id_15,
      id_10,
      id_5,
      id_6,
      id_21,
      id_17,
      id_4,
      id_13,
      id_1
  );
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [id_2 : 1] id_22;
endmodule
