Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,913
design__instance__area,11822.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00046480909804813564
power__switching__total,0.0002705726365093142
power__leakage__total,0.0000011488327800179832
power__total,0.0007365305791608989
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2714006873835029
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2714625268077235
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10297818445001604
timing__setup__ws__corner:nom_fast_1p32V_m40C,12.945913152357353
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.102978
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2879277175956699
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2879277175956699
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6090226273450825
timing__setup__ws__corner:nom_slow_1p08V_125C,9.085297216148994
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.609023
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27618291768617526
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2762433970871522
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28363490137166947
timing__setup__ws__corner:nom_typ_1p20V_25C,11.49630201353384
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.283635
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2714006873835029
clock__skew__worst_setup,0.2714625268077235
timing__hold__ws,0.10297818445001604
timing__setup__ws,9.085297216148994
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.102978
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,913
design__instance__area__stdcell,11822.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.408501
design__instance__utilization__stdcell,0.408501
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,18.144
design__instance__count__class:inverter,52
design__instance__area__class:inverter,297.562
design__instance__count__class:sequential_cell,69
design__instance__area__class:sequential_cell,3255.03
design__instance__count__class:multi_input_combinational_cell,628
design__instance__area__class:multi_input_combinational_cell,6150.82
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,134
design__instance__area__class:timing_repair_buffer,1886.98
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,17670.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,88
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,990
route__net__special,2
route__drc_errors__iter:0,387
route__wirelength__iter:0,19115
route__drc_errors__iter:1,204
route__wirelength__iter:1,18889
route__drc_errors__iter:2,183
route__wirelength__iter:2,18902
route__drc_errors__iter:3,33
route__wirelength__iter:3,18788
route__drc_errors__iter:4,0
route__wirelength__iter:4,18782
route__drc_errors,0
route__wirelength,18782
route__vias,5222
route__vias__singlecut,5222
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,326.565
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,71
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,71
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,71
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,71
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000386562
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000343547
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000778357
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000343547
design_powergrid__voltage__worst,0.0000343547
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.0000386562
design_powergrid__drop__worst__net:VPWR,0.0000386562
design_powergrid__voltage__worst__net:VGND,0.0000343547
design_powergrid__drop__worst__net:VGND,0.0000343547
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000008790000000000000544560056769949341060055303387343883514404296875
ir__drop__worst,0.0000386999999999999987781475196957359230509609915316104888916015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
