Classic Timing Analyzer report for S1
Tue May 22 20:44:26 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.831 ns   ; STOR0 ; S1 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+-------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To ;
+-------+-------------------+-----------------+-------+----+
; N/A   ; None              ; 13.831 ns       ; STOR0 ; S1 ;
; N/A   ; None              ; 13.752 ns       ; STOR4 ; S1 ;
; N/A   ; None              ; 13.555 ns       ; STOR5 ; S1 ;
; N/A   ; None              ; 13.409 ns       ; LOAD7 ; S1 ;
; N/A   ; None              ; 13.114 ns       ; STOR2 ; S1 ;
; N/A   ; None              ; 12.927 ns       ; MOV1  ; S1 ;
; N/A   ; None              ; 12.726 ns       ; XOR   ; S1 ;
; N/A   ; None              ; 12.668 ns       ; LOAD4 ; S1 ;
; N/A   ; None              ; 12.597 ns       ; OR    ; S1 ;
; N/A   ; None              ; 12.583 ns       ; MOV0  ; S1 ;
; N/A   ; None              ; 12.277 ns       ; W2    ; S1 ;
; N/A   ; None              ; 12.222 ns       ; LOAD6 ; S1 ;
; N/A   ; None              ; 12.199 ns       ; T4    ; S1 ;
; N/A   ; None              ; 12.039 ns       ; AND   ; S1 ;
; N/A   ; None              ; 11.939 ns       ; LOAD1 ; S1 ;
; N/A   ; None              ; 11.927 ns       ; SUB   ; S1 ;
; N/A   ; None              ; 11.908 ns       ; LOAD3 ; S1 ;
; N/A   ; None              ; 11.906 ns       ; LOAD5 ; S1 ;
; N/A   ; None              ; 11.612 ns       ; T2    ; S1 ;
; N/A   ; None              ; 11.583 ns       ; W1    ; S1 ;
; N/A   ; None              ; 11.499 ns       ; T3    ; S1 ;
; N/A   ; None              ; 11.490 ns       ; B1    ; S1 ;
; N/A   ; None              ; 11.366 ns       ; B0    ; S1 ;
; N/A   ; None              ; 10.883 ns       ; T1    ; S1 ;
; N/A   ; None              ; 9.176 ns        ; LOAD0 ; S1 ;
; N/A   ; None              ; 8.636 ns        ; STOR3 ; S1 ;
; N/A   ; None              ; 8.618 ns        ; STOR1 ; S1 ;
; N/A   ; None              ; 8.391 ns        ; LOAD2 ; S1 ;
+-------+-------------------+-----------------+-------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue May 22 20:44:26 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off S1 -c S1 --timing_analysis_only
Info: Longest tpd from source pin "STOR0" to destination pin "S1" is 13.831 ns
    Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_74; Fanout = 1; PIN Node = 'STOR0'
    Info: 2: + IC(6.290 ns) + CELL(0.322 ns) = 7.505 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 2; COMB Node = 'inst12~97'
    Info: 3: + IC(0.327 ns) + CELL(0.507 ns) = 8.339 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; COMB Node = 'inst12~99'
    Info: 4: + IC(0.319 ns) + CELL(0.545 ns) = 9.203 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'inst8'
    Info: 5: + IC(0.323 ns) + CELL(0.545 ns) = 10.071 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 1; COMB Node = 'inst~90'
    Info: 6: + IC(0.860 ns) + CELL(2.900 ns) = 13.831 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'S1'
    Info: Total cell delay = 5.712 ns ( 41.30 % )
    Info: Total interconnect delay = 8.119 ns ( 58.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Tue May 22 20:44:26 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


