<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Jul 29 19:05:03 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     IIR
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 19.222ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             y_d1_ret4_i2  (from clk_c +)
   Destination:    FD1S3AX    D              y_d1_ret4_i25  (to clk_c +)

   Delay:                  24.062ns  (64.5% logic, 35.5% route), 34 logic levels.

 Constraint Details:

     24.062ns data_path y_d1_ret4_i2 to y_d1_ret4_i25 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 19.222ns

 Path Details: y_d1_ret4_i2 to y_d1_ret4_i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              y_d1_ret4_i2 (from clk_c)
Route         1   e 0.941                                  n1002
A1_TO_FCO   ---     0.827           B[2] to COUT           add_64_2
Route         1   e 0.020                                  n1692
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_4
Route         1   e 0.020                                  n1693
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_6
Route         1   e 0.020                                  n1694
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_8
Route         1   e 0.020                                  n1695
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_10
Route         1   e 0.020                                  n1696
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_12
Route         1   e 0.020                                  n1697
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_14
Route         1   e 0.020                                  n1698
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_16
Route         1   e 0.020                                  n1699
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_18
Route         1   e 0.020                                  n1700
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_20
Route         1   e 0.020                                  n1701
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_22
Route         1   e 0.020                                  n1702
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_24
Route         1   e 0.020                                  n1703
FCI_TO_F    ---     0.598            CIN to S[2]           add_64_26
Route        25   e 2.186                                  y_d2[8]
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_701_2
Route         1   e 0.020                                  n1821
FCI_TO_FCO  ---     0.157            CIN to COUT           y_d1_8__I_0_add_701_4
Route         1   e 0.020                                  n1822
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_701_6
Route         2   e 1.486                                  n353
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_700_8
Route         1   e 0.020                                  n1886
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_700_10
Route         1   e 0.020                                  n515
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_699_10
Route         1   e 0.020                                  n1878
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_699_12
Route         1   e 0.020                                  n622
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_698_12
Route         1   e 0.020                                  n1870
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_698_14
Route         1   e 0.020                                  n729
A1_TO_F     ---     0.493           A[2] to S[2]           y_d1_8__I_0_add_697_14
Route         1   e 0.020                                  n726
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_696_14
Route         1   e 0.020                                  n1853
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_696_16
Route         1   e 0.020                                  n833
A1_TO_F     ---     0.493           A[2] to S[2]           y_d1_8__I_0_add_695_16
Route         1   e 0.020                                  n830
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_694_16
Route         1   e 0.020                                  n1836
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_694_18
Route         2   e 1.486                                  n938
A1_TO_FCO   ---     0.827           A[2] to COUT           add_86_2
Route         1   e 0.020                                  n1893
FCI_TO_FCO  ---     0.157            CIN to COUT           add_86_4
Route         1   e 0.020                                  n1894
FCI_TO_FCO  ---     0.157            CIN to COUT           add_86_6
Route         1   e 0.020                                  n1895
FCI_TO_F    ---     0.598            CIN to S[2]           add_86_8
Route         1   e 0.941                                  term_b1[24]
LUT4        ---     0.493              A to Z              sub_51_inv_0_i25_1_lut
Route         1   e 0.941                                  n7
                  --------
                   24.062  (64.5% logic, 35.5% route), 34 logic levels.


Error:  The following path violates requirements by 19.222ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             y_d1_ret4_i2  (from clk_c +)
   Destination:    FD1S3AX    D              y_d1_ret4_i25  (to clk_c +)

   Delay:                  24.062ns  (64.5% logic, 35.5% route), 34 logic levels.

 Constraint Details:

     24.062ns data_path y_d1_ret4_i2 to y_d1_ret4_i25 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 19.222ns

 Path Details: y_d1_ret4_i2 to y_d1_ret4_i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              y_d1_ret4_i2 (from clk_c)
Route         1   e 0.941                                  n1002
A1_TO_FCO   ---     0.827           B[2] to COUT           add_64_2
Route         1   e 0.020                                  n1692
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_4
Route         1   e 0.020                                  n1693
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_6
Route         1   e 0.020                                  n1694
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_8
Route         1   e 0.020                                  n1695
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_10
Route         1   e 0.020                                  n1696
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_12
Route         1   e 0.020                                  n1697
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_14
Route         1   e 0.020                                  n1698
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_16
Route         1   e 0.020                                  n1699
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_18
Route         1   e 0.020                                  n1700
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_20
Route         1   e 0.020                                  n1701
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_22
Route         1   e 0.020                                  n1702
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_24
Route         1   e 0.020                                  n1703
FCI_TO_F    ---     0.598            CIN to S[2]           add_64_26
Route        25   e 2.186                                  y_d2[8]
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_701_2
Route         1   e 0.020                                  n1821
FCI_TO_FCO  ---     0.157            CIN to COUT           y_d1_8__I_0_add_701_4
Route         1   e 0.020                                  n1822
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_701_6
Route         2   e 1.486                                  n353
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_700_8
Route         1   e 0.020                                  n1886
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_700_10
Route         1   e 0.020                                  n515
A1_TO_F     ---     0.493           A[2] to S[2]           y_d1_8__I_0_add_699_10
Route         1   e 0.020                                  n512
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_698_10
Route         1   e 0.020                                  n1869
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_698_12
Route         1   e 0.020                                  n619
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_697_12
Route         1   e 0.020                                  n1861
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_697_14
Route         1   e 0.020                                  n726
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_696_14
Route         1   e 0.020                                  n1853
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_696_16
Route         1   e 0.020                                  n833
A1_TO_F     ---     0.493           A[2] to S[2]           y_d1_8__I_0_add_695_16
Route         1   e 0.020                                  n830
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_694_16
Route         1   e 0.020                                  n1836
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_694_18
Route         2   e 1.486                                  n938
A1_TO_FCO   ---     0.827           A[2] to COUT           add_86_2
Route         1   e 0.020                                  n1893
FCI_TO_FCO  ---     0.157            CIN to COUT           add_86_4
Route         1   e 0.020                                  n1894
FCI_TO_FCO  ---     0.157            CIN to COUT           add_86_6
Route         1   e 0.020                                  n1895
FCI_TO_F    ---     0.598            CIN to S[2]           add_86_8
Route         1   e 0.941                                  term_b1[24]
LUT4        ---     0.493              A to Z              sub_51_inv_0_i25_1_lut
Route         1   e 0.941                                  n7
                  --------
                   24.062  (64.5% logic, 35.5% route), 34 logic levels.


Error:  The following path violates requirements by 19.222ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             y_d1_ret4_i2  (from clk_c +)
   Destination:    FD1S3AX    D              y_d1_ret4_i25  (to clk_c +)

   Delay:                  24.062ns  (64.5% logic, 35.5% route), 34 logic levels.

 Constraint Details:

     24.062ns data_path y_d1_ret4_i2 to y_d1_ret4_i25 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 19.222ns

 Path Details: y_d1_ret4_i2 to y_d1_ret4_i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              y_d1_ret4_i2 (from clk_c)
Route         1   e 0.941                                  n1002
A1_TO_FCO   ---     0.827           B[2] to COUT           add_64_2
Route         1   e 0.020                                  n1692
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_4
Route         1   e 0.020                                  n1693
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_6
Route         1   e 0.020                                  n1694
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_8
Route         1   e 0.020                                  n1695
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_10
Route         1   e 0.020                                  n1696
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_12
Route         1   e 0.020                                  n1697
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_14
Route         1   e 0.020                                  n1698
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_16
Route         1   e 0.020                                  n1699
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_18
Route         1   e 0.020                                  n1700
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_20
Route         1   e 0.020                                  n1701
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_22
Route         1   e 0.020                                  n1702
FCI_TO_FCO  ---     0.157            CIN to COUT           add_64_24
Route         1   e 0.020                                  n1703
FCI_TO_F    ---     0.598            CIN to S[2]           add_64_26
Route        25   e 2.186                                  y_d2[8]
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_701_2
Route         1   e 0.020                                  n1821
FCI_TO_FCO  ---     0.157            CIN to COUT           y_d1_8__I_0_add_701_4
Route         1   e 0.020                                  n1822
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_701_6
Route         2   e 1.486                                  n353
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_700_8
Route         1   e 0.020                                  n1886
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_700_10
Route         1   e 0.020                                  n515
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_699_10
Route         1   e 0.020                                  n1878
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_699_12
Route         1   e 0.020                                  n622
A1_TO_F     ---     0.493           A[2] to S[2]           y_d1_8__I_0_add_698_12
Route         1   e 0.020                                  n619
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_697_12
Route         1   e 0.020                                  n1861
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_697_14
Route         1   e 0.020                                  n726
A1_TO_F     ---     0.493           A[2] to S[2]           y_d1_8__I_0_add_696_14
Route         1   e 0.020                                  n723
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_695_14
Route         1   e 0.020                                  n1844
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_695_16
Route         1   e 0.020                                  n830
A1_TO_FCO   ---     0.827           A[2] to COUT           y_d1_8__I_0_add_694_16
Route         1   e 0.020                                  n1836
FCI_TO_F    ---     0.598            CIN to S[2]           y_d1_8__I_0_add_694_18
Route         2   e 1.486                                  n938
A1_TO_FCO   ---     0.827           A[2] to COUT           add_86_2
Route         1   e 0.020                                  n1893
FCI_TO_FCO  ---     0.157            CIN to COUT           add_86_4
Route         1   e 0.020                                  n1894
FCI_TO_FCO  ---     0.157            CIN to COUT           add_86_6
Route         1   e 0.020                                  n1895
FCI_TO_F    ---     0.598            CIN to S[2]           add_86_8
Route         1   e 0.941                                  term_b1[24]
LUT4        ---     0.493              A to Z              sub_51_inv_0_i25_1_lut
Route         1   e 0.941                                  n7
                  --------
                   24.062  (64.5% logic, 35.5% route), 34 logic levels.

Warning: 24.222 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    24.222 ns|    34 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n830                                    |       1|    4096|     99.00%
                                        |        |        |
n938                                    |       2|    4096|     99.00%
                                        |        |        |
n1695                                   |       1|    4096|     99.00%
                                        |        |        |
n1696                                   |       1|    4096|     99.00%
                                        |        |        |
n1697                                   |       1|    4096|     99.00%
                                        |        |        |
n1698                                   |       1|    4096|     99.00%
                                        |        |        |
n1699                                   |       1|    4096|     99.00%
                                        |        |        |
n1700                                   |       1|    4096|     99.00%
                                        |        |        |
n1701                                   |       1|    4096|     99.00%
                                        |        |        |
n1702                                   |       1|    4096|     99.00%
                                        |        |        |
n1822                                   |       1|    4096|     99.00%
                                        |        |        |
n1836                                   |       1|    4096|     99.00%
                                        |        |        |
n1893                                   |       1|    4096|     99.00%
                                        |        |        |
n1694                                   |       1|    4092|     99.90%
                                        |        |        |
n353                                    |       2|    4048|     98.83%
                                        |        |        |
n1693                                   |       1|    3852|     94.04%
                                        |        |        |
n1894                                   |       1|    3652|     89.16%
                                        |        |        |
n1703                                   |       1|    3136|     76.56%
                                        |        |        |
y_d2[8]                                 |      25|    3136|     76.56%
                                        |        |        |
n723                                    |       1|    2803|     68.43%
                                        |        |        |
n1844                                   |       1|    2803|     68.43%
                                        |        |        |
n515                                    |       1|    2678|     65.38%
                                        |        |        |
n1886                                   |       1|    2678|     65.38%
                                        |        |        |
n1692                                   |       1|    2576|     62.89%
                                        |        |        |
n1895                                   |       1|    2452|     59.86%
                                        |        |        |
n619                                    |       1|    2444|     59.67%
                                        |        |        |
n1821                                   |       1|    2288|     55.86%
                                        |        |        |
n512                                    |       1|    2205|     53.83%
                                        |        |        |
n726                                    |       1|    2123|     51.83%
                                        |        |        |
n616                                    |       1|    1716|     41.89%
                                        |        |        |
n1852                                   |       1|    1716|     41.89%
                                        |        |        |
n1869                                   |       1|    1637|     39.97%
                                        |        |        |
n1861                                   |       1|    1596|     38.96%
                                        |        |        |
n622                                    |       1|    1591|     38.84%
                                        |        |        |
n1878                                   |       1|    1591|     38.84%
                                        |        |        |
n405                                    |       1|    1410|     34.42%
                                        |        |        |
n833                                    |       1|    1293|     31.57%
                                        |        |        |
n8                                      |       1|    1228|     29.98%
                                        |        |        |
term_b1[23]                             |       1|    1228|     29.98%
                                        |        |        |
n7                                      |       1|    1224|     29.88%
                                        |        |        |
term_b1[24]                             |       1|    1224|     29.88%
                                        |        |        |
n1877                                   |       1|    1118|     27.29%
                                        |        |        |
n1853                                   |       1|    1036|     25.29%
                                        |        |        |
dac_c_7                                 |      24|     960|     23.44%
                                        |        |        |
n509                                    |       1|     868|     21.19%
                                        |        |        |
n1860                                   |       1|     868|     21.19%
                                        |        |        |
n729                                    |       1|     784|     19.14%
                                        |        |        |
n1870                                   |       1|     784|     19.14%
                                        |        |        |
n968                                    |       1|     644|     15.72%
                                        |        |        |
n969                                    |       1|     644|     15.72%
                                        |        |        |
n1002                                   |       1|     644|     15.72%
                                        |        |        |
n1003                                   |       1|     644|     15.72%
                                        |        |        |
n9                                      |       1|     600|     14.65%
                                        |        |        |
n10                                     |       1|     600|     14.65%
                                        |        |        |
term_b1[21]                             |       1|     600|     14.65%
                                        |        |        |
term_b1[22]                             |       1|     600|     14.65%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 77534272

Constraints cover  701984705 paths, 860 nets, and 1262 connections (80.4% coverage)


Peak memory: 86593536 bytes, TRCE: 21458944 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
