[INF:CM0023] Creating log file ../../build/regression/PartSelectNoParent/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<218> s<217> l<1:1> el<1:0>
n<> u<2> t<Package> p<98> s<3> l<1:1> el<1:8>
n<my_pkg> u<3> t<StringConst> p<98> s<18> l<1:9> el<1:15>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:14> el<2:17>
n<> u<5> t<Data_type> p<6> c<4> l<2:14> el<2:17>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:14> el<2:17>
n<Shares> u<7> t<StringConst> p<14> s<13> l<2:18> el<2:24>
n<2> u<8> t<IntConst> p<9> l<2:27> el<2:28>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:27> el<2:28>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:27> el<2:28>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:27> el<2:28>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:27> el<2:28>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:27> el<2:28>
n<> u<14> t<Param_assignment> p<15> c<7> l<2:18> el<2:28>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:18> el<2:28>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:4> el<2:28>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:4> el<2:29>
n<> u<18> t<Package_item> p<98> c<17> s<33> l<2:4> el<2:29>
n<> u<19> t<IntegerAtomType_Int> p<20> l<3:14> el<3:17>
n<> u<20> t<Data_type> p<21> c<19> l<3:14> el<3:17>
n<> u<21> t<Data_type_or_implicit> p<31> c<20> s<30> l<3:14> el<3:17>
n<KeyWidth> u<22> t<StringConst> p<29> s<28> l<3:18> el<3:26>
n<256> u<23> t<IntConst> p<24> l<3:29> el<3:32>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:29> el<3:32>
n<> u<25> t<Constant_primary> p<26> c<24> l<3:29> el<3:32>
n<> u<26> t<Constant_expression> p<27> c<25> l<3:29> el<3:32>
n<> u<27> t<Constant_mintypmax_expression> p<28> c<26> l<3:29> el<3:32>
n<> u<28> t<Constant_param_expression> p<29> c<27> l<3:29> el<3:32>
n<> u<29> t<Param_assignment> p<30> c<22> l<3:18> el<3:32>
n<> u<30> t<List_of_param_assignments> p<31> c<29> l<3:18> el<3:32>
n<> u<31> t<Parameter_declaration> p<32> c<21> l<3:4> el<3:32>
n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<3:4> el<3:33>
n<> u<33> t<Package_item> p<98> c<32> s<48> l<3:4> el<3:33>
n<> u<34> t<IntegerAtomType_Int> p<35> l<4:14> el<4:17>
n<> u<35> t<Data_type> p<36> c<34> l<4:14> el<4:17>
n<> u<36> t<Data_type_or_implicit> p<46> c<35> s<45> l<4:14> el<4:17>
n<NumRegsKey> u<37> t<StringConst> p<44> s<43> l<4:18> el<4:28>
n<8> u<38> t<IntConst> p<39> l<4:31> el<4:32>
n<> u<39> t<Primary_literal> p<40> c<38> l<4:31> el<4:32>
n<> u<40> t<Constant_primary> p<41> c<39> l<4:31> el<4:32>
n<> u<41> t<Constant_expression> p<42> c<40> l<4:31> el<4:32>
n<> u<42> t<Constant_mintypmax_expression> p<43> c<41> l<4:31> el<4:32>
n<> u<43> t<Constant_param_expression> p<44> c<42> l<4:31> el<4:32>
n<> u<44> t<Param_assignment> p<45> c<37> l<4:18> el<4:32>
n<> u<45> t<List_of_param_assignments> p<46> c<44> l<4:18> el<4:32>
n<> u<46> t<Parameter_declaration> p<47> c<36> l<4:4> el<4:32>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<4:4> el<4:33>
n<> u<48> t<Package_item> p<98> c<47> s<96> l<4:4> el<4:33>
n<> u<49> t<Struct_keyword> p<50> l<6:12> el<6:18>
n<> u<50> t<Struct_union> p<91> c<49> s<51> l<6:12> el<6:18>
n<> u<51> t<Packed_keyword> p<91> s<90> l<6:19> el<6:25>
n<> u<52> t<IntVec_TypeLogic> p<85> s<68> l<7:7> el<7:12>
n<Shares> u<53> t<StringConst> p<54> l<7:14> el<7:20>
n<> u<54> t<Primary_literal> p<55> c<53> l<7:14> el<7:20>
n<> u<55> t<Constant_primary> p<56> c<54> l<7:14> el<7:20>
n<> u<56> t<Constant_expression> p<62> c<55> s<61> l<7:14> el<7:20>
n<1> u<57> t<IntConst> p<58> l<7:21> el<7:22>
n<> u<58> t<Primary_literal> p<59> c<57> l<7:21> el<7:22>
n<> u<59> t<Constant_primary> p<60> c<58> l<7:21> el<7:22>
n<> u<60> t<Constant_expression> p<62> c<59> l<7:21> el<7:22>
n<> u<61> t<BinOp_Minus> p<62> s<60> l<7:20> el<7:21>
n<> u<62> t<Constant_expression> p<67> c<56> s<66> l<7:14> el<7:22>
n<0> u<63> t<IntConst> p<64> l<7:23> el<7:24>
n<> u<64> t<Primary_literal> p<65> c<63> l<7:23> el<7:24>
n<> u<65> t<Constant_primary> p<66> c<64> l<7:23> el<7:24>
n<> u<66> t<Constant_expression> p<67> c<65> l<7:23> el<7:24>
n<> u<67> t<Constant_range> p<68> c<62> l<7:14> el<7:24>
n<> u<68> t<Packed_dimension> p<85> c<67> s<84> l<7:13> el<7:25>
n<KeyWidth> u<69> t<StringConst> p<70> l<7:26> el<7:34>
n<> u<70> t<Primary_literal> p<71> c<69> l<7:26> el<7:34>
n<> u<71> t<Constant_primary> p<72> c<70> l<7:26> el<7:34>
n<> u<72> t<Constant_expression> p<78> c<71> s<77> l<7:26> el<7:34>
n<1> u<73> t<IntConst> p<74> l<7:35> el<7:36>
n<> u<74> t<Primary_literal> p<75> c<73> l<7:35> el<7:36>
n<> u<75> t<Constant_primary> p<76> c<74> l<7:35> el<7:36>
n<> u<76> t<Constant_expression> p<78> c<75> l<7:35> el<7:36>
n<> u<77> t<BinOp_Minus> p<78> s<76> l<7:34> el<7:35>
n<> u<78> t<Constant_expression> p<83> c<72> s<82> l<7:26> el<7:36>
n<0> u<79> t<IntConst> p<80> l<7:37> el<7:38>
n<> u<80> t<Primary_literal> p<81> c<79> l<7:37> el<7:38>
n<> u<81> t<Constant_primary> p<82> c<80> l<7:37> el<7:38>
n<> u<82> t<Constant_expression> p<83> c<81> l<7:37> el<7:38>
n<> u<83> t<Constant_range> p<84> c<78> l<7:26> el<7:38>
n<> u<84> t<Packed_dimension> p<85> c<83> l<7:25> el<7:39>
n<> u<85> t<Data_type> p<86> c<52> l<7:7> el<7:39>
n<> u<86> t<Data_type_or_void> p<90> c<85> s<89> l<7:7> el<7:39>
n<key> u<87> t<StringConst> p<88> l<7:40> el<7:43>
n<> u<88> t<Variable_decl_assignment> p<89> c<87> l<7:40> el<7:43>
n<> u<89> t<List_of_variable_decl_assignments> p<90> c<88> l<7:40> el<7:43>
n<> u<90> t<Struct_union_member> p<91> c<86> l<7:7> el<7:44>
n<> u<91> t<Data_type> p<93> c<50> s<92> l<6:12> el<8:5>
n<hw_key_req_t> u<92> t<StringConst> p<93> l<8:6> el<8:18>
n<> u<93> t<Type_declaration> p<94> c<91> l<6:4> el<8:19>
n<> u<94> t<Data_declaration> p<95> c<93> l<6:4> el<8:19>
n<> u<95> t<Package_or_generate_item_declaration> p<96> c<94> l<6:4> el<8:19>
n<> u<96> t<Package_item> p<98> c<95> s<97> l<6:4> el<8:19>
n<> u<97> t<Endpackage> p<98> l<9:1> el<9:11>
n<> u<98> t<Package_declaration> p<99> c<2> l<1:1> el<9:11>
n<> u<99> t<Description> p<217> c<98> s<216> l<1:1> el<9:11>
n<> u<100> t<Module_keyword> p<111> s<101> l<11:1> el<11:7>
n<top> u<101> t<StringConst> p<111> s<110> l<11:8> el<11:11>
n<> u<102> t<PortDir_Out> p<107> s<106> l<11:12> el<11:18>
n<> u<103> t<IntegerAtomType_Int> p<104> l<11:19> el<11:22>
n<> u<104> t<Data_type> p<105> c<103> l<11:19> el<11:22>
n<> u<105> t<Data_type_or_implicit> p<106> c<104> l<11:19> el<11:22>
n<> u<106> t<Net_port_type> p<107> c<105> l<11:19> el<11:22>
n<> u<107> t<Net_port_header> p<109> c<102> s<108> l<11:12> el<11:22>
n<o> u<108> t<StringConst> p<109> l<11:23> el<11:24>
n<> u<109> t<Ansi_port_declaration> p<110> c<107> l<11:12> el<11:24>
n<> u<110> t<List_of_port_declarations> p<111> c<109> l<11:11> el<11:25>
n<> u<111> t<Module_ansi_header> p<215> c<100> s<120> l<11:1> el<11:26>
n<my_pkg> u<112> t<StringConst> p<113> l<12:11> el<12:17>
n<> u<113> t<Package_import_item> p<114> c<112> l<12:11> el<12:20>
n<> u<114> t<Package_import_declaration> p<115> c<113> l<12:4> el<12:21>
n<> u<115> t<Data_declaration> p<116> c<114> l<12:4> el<12:21>
n<> u<116> t<Package_or_generate_item_declaration> p<117> c<115> l<12:4> el<12:21>
n<> u<117> t<Module_or_generate_item_declaration> p<118> c<116> l<12:4> el<12:21>
n<> u<118> t<Module_common_item> p<119> c<117> l<12:4> el<12:21>
n<> u<119> t<Module_or_generate_item> p<120> c<118> l<12:4> el<12:21>
n<> u<120> t<Non_port_module_item> p<215> c<119> s<134> l<12:4> el<12:21>
n<hw_key_req_t> u<121> t<StringConst> p<129> s<128> l<13:4> el<13:16>
n<keymgr_key_i> u<122> t<StringConst> p<127> s<126> l<13:17> el<13:29>
n<> u<123> t<Number_Tick1> p<124> l<13:32> el<13:34>
n<> u<124> t<Primary_literal> p<125> c<123> l<13:32> el<13:34>
n<> u<125> t<Primary> p<126> c<124> l<13:32> el<13:34>
n<> u<126> t<Expression> p<127> c<125> l<13:32> el<13:34>
n<> u<127> t<Net_decl_assignment> p<128> c<122> l<13:17> el<13:34>
n<> u<128> t<List_of_net_decl_assignments> p<129> c<127> l<13:17> el<13:34>
n<> u<129> t<Net_declaration> p<130> c<121> l<13:4> el<13:35>
n<> u<130> t<Package_or_generate_item_declaration> p<131> c<129> l<13:4> el<13:35>
n<> u<131> t<Module_or_generate_item_declaration> p<132> c<130> l<13:4> el<13:35>
n<> u<132> t<Module_common_item> p<133> c<131> l<13:4> el<13:35>
n<> u<133> t<Module_or_generate_item> p<134> c<132> l<13:4> el<13:35>
n<> u<134> t<Non_port_module_item> p<215> c<133> s<214> l<13:4> el<13:35>
n<> u<135> t<AlwaysKeywd_Comb> p<211> s<210> l<14:4> el<14:15>
n<key_sideload_get> u<136> t<StringConst> p<208> s<206> l<14:24> el<14:40>
n<> u<137> t<IntegerAtomType_Int> p<138> l<15:12> el<15:15>
n<> u<138> t<Data_type> p<144> c<137> s<139> l<15:12> el<15:15>
n<i> u<139> t<StringConst> p<144> s<143> l<15:16> el<15:17>
n<0> u<140> t<IntConst> p<141> l<15:20> el<15:21>
n<> u<141> t<Primary_literal> p<142> c<140> l<15:20> el<15:21>
n<> u<142> t<Primary> p<143> c<141> l<15:20> el<15:21>
n<> u<143> t<Expression> p<144> c<142> l<15:20> el<15:21>
n<> u<144> t<For_variable_declaration> p<145> c<138> l<15:12> el<15:21>
n<> u<145> t<For_initialization> p<203> c<144> s<155> l<15:12> el<15:21>
n<i> u<146> t<StringConst> p<147> l<15:23> el<15:24>
n<> u<147> t<Primary_literal> p<148> c<146> l<15:23> el<15:24>
n<> u<148> t<Primary> p<149> c<147> l<15:23> el<15:24>
n<> u<149> t<Expression> p<155> c<148> s<154> l<15:23> el<15:24>
n<NumRegsKey> u<150> t<StringConst> p<151> l<15:27> el<15:37>
n<> u<151> t<Primary_literal> p<152> c<150> l<15:27> el<15:37>
n<> u<152> t<Primary> p<153> c<151> l<15:27> el<15:37>
n<> u<153> t<Expression> p<155> c<152> l<15:27> el<15:37>
n<> u<154> t<BinOp_Less> p<155> s<153> l<15:25> el<15:26>
n<> u<155> t<Expression> p<203> c<149> s<164> l<15:23> el<15:37>
n<i> u<156> t<StringConst> p<157> l<15:39> el<15:40>
n<> u<157> t<Ps_or_hierarchical_identifier> p<160> c<156> s<159> l<15:39> el<15:40>
n<> u<158> t<Bit_select> p<159> l<15:40> el<15:40>
n<> u<159> t<Select> p<160> c<158> l<15:40> el<15:40>
n<> u<160> t<Variable_lvalue> p<162> c<157> s<161> l<15:39> el<15:40>
n<> u<161> t<IncDec_PlusPlus> p<162> l<15:40> el<15:42>
n<> u<162> t<Inc_or_dec_expression> p<163> c<160> l<15:39> el<15:42>
n<> u<163> t<For_step_assignment> p<164> c<162> l<15:39> el<15:42>
n<> u<164> t<For_step> p<203> c<163> s<201> l<15:39> el<15:42>
n<o> u<165> t<StringConst> p<166> l<16:10> el<16:11>
n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<16:10> el<16:11>
n<> u<167> t<Bit_select> p<168> l<16:12> el<16:12>
n<> u<168> t<Select> p<169> c<167> l<16:12> el<16:12>
n<> u<169> t<Variable_lvalue> p<192> c<166> s<170> l<16:10> el<16:11>
n<> u<170> t<AssignOp_Assign> p<192> s<191> l<16:12> el<16:13>
n<keymgr_key_i> u<171> t<StringConst> p<189> s<172> l<16:14> el<16:26>
n<key> u<172> t<StringConst> p<189> s<188> l<16:27> el<16:30>
n<0> u<173> t<IntConst> p<174> l<16:31> el<16:32>
n<> u<174> t<Primary_literal> p<175> c<173> l<16:31> el<16:32>
n<> u<175> t<Primary> p<176> c<174> l<16:31> el<16:32>
n<> u<176> t<Expression> p<177> c<175> l<16:31> el<16:32>
n<> u<177> t<Bit_select> p<188> c<176> s<187> l<16:30> el<16:33>
n<31> u<178> t<IntConst> p<179> l<16:34> el<16:36>
n<> u<179> t<Primary_literal> p<180> c<178> l<16:34> el<16:36>
n<> u<180> t<Constant_primary> p<181> c<179> l<16:34> el<16:36>
n<> u<181> t<Constant_expression> p<186> c<180> s<185> l<16:34> el<16:36>
n<0> u<182> t<IntConst> p<183> l<16:39> el<16:40>
n<> u<183> t<Primary_literal> p<184> c<182> l<16:39> el<16:40>
n<> u<184> t<Constant_primary> p<185> c<183> l<16:39> el<16:40>
n<> u<185> t<Constant_expression> p<186> c<184> l<16:39> el<16:40>
n<> u<186> t<Constant_range> p<187> c<181> l<16:34> el<16:40>
n<> u<187> t<Part_select_range> p<188> c<186> l<16:34> el<16:40>
n<> u<188> t<Select> p<189> c<177> l<16:30> el<16:41>
n<> u<189> t<Complex_func_call> p<190> c<171> l<16:14> el<16:41>
n<> u<190> t<Primary> p<191> c<189> l<16:14> el<16:41>
n<> u<191> t<Expression> p<192> c<190> l<16:14> el<16:41>
n<> u<192> t<Operator_assignment> p<193> c<169> l<16:10> el<16:41>
n<> u<193> t<Blocking_assignment> p<194> c<192> l<16:10> el<16:41>
n<> u<194> t<Statement_item> p<195> c<193> l<16:10> el<16:42>
n<> u<195> t<Statement> p<196> c<194> l<16:10> el<16:42>
n<> u<196> t<Statement_or_null> p<198> c<195> s<197> l<16:10> el<16:42>
n<> u<197> t<End> p<198> l<17:7> el<17:10>
n<> u<198> t<Seq_block> p<199> c<196> l<15:44> el<17:10>
n<> u<199> t<Statement_item> p<200> c<198> l<15:44> el<17:10>
n<> u<200> t<Statement> p<201> c<199> l<15:44> el<17:10>
n<> u<201> t<Statement_or_null> p<203> c<200> l<15:44> el<17:10>
n<> u<202> t<For> p<203> s<145> l<15:7> el<15:10>
n<> u<203> t<Loop_statement> p<204> c<202> l<15:7> el<17:10>
n<> u<204> t<Statement_item> p<205> c<203> l<15:7> el<17:10>
n<> u<205> t<Statement> p<206> c<204> l<15:7> el<17:10>
n<> u<206> t<Statement_or_null> p<208> c<205> s<207> l<15:7> el<17:10>
n<> u<207> t<End> p<208> l<18:4> el<18:7>
n<> u<208> t<Seq_block> p<209> c<136> l<14:16> el<18:7>
n<> u<209> t<Statement_item> p<210> c<208> l<14:16> el<18:7>
n<> u<210> t<Statement> p<211> c<209> l<14:16> el<18:7>
n<> u<211> t<Always_construct> p<212> c<135> l<14:4> el<18:7>
n<> u<212> t<Module_common_item> p<213> c<211> l<14:4> el<18:7>
n<> u<213> t<Module_or_generate_item> p<214> c<212> l<14:4> el<18:7>
n<> u<214> t<Non_port_module_item> p<215> c<213> l<14:4> el<18:7>
n<> u<215> t<Module_declaration> p<216> c<111> l<11:1> el<19:10>
n<> u<216> t<Description> p<217> c<215> l<11:1> el<19:10>
n<> u<217> t<Source_text> p<218> c<99> l<1:1> el<19:10>
n<> u<218> t<Top_level_rule> c<1> l<1:1> el<20:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "my_pkg".

[WRN:PA0205] dut.sv:11:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "my_pkg".

[INF:CP0303] dut.sv:11:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:11:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PartSelectNoParent/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PartSelectNoParent/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PartSelectNoParent/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiParameter:
  \_parameter: (my_pkg::Shares), line:2:18, endln:2:24
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:17
      |vpiParent:
      \_parameter: (my_pkg::Shares), line:2:18, endln:2:24
      |vpiInstance:
      \_package: (my_pkg), file:
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Shares
    |vpiFullName:my_pkg::Shares
  |vpiParameter:
  \_parameter: (my_pkg::KeyWidth), line:3:18, endln:3:26
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |UINT:256
    |vpiTypespec:
    \_int_typespec: , line:3:14, endln:3:17
      |vpiParent:
      \_parameter: (my_pkg::KeyWidth), line:3:18, endln:3:26
      |vpiInstance:
      \_package: (my_pkg), file:
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:KeyWidth
    |vpiFullName:my_pkg::KeyWidth
  |vpiParameter:
  \_parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:28
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |UINT:8
    |vpiTypespec:
    \_int_typespec: , line:4:14, endln:4:17
      |vpiParent:
      \_parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:28
      |vpiInstance:
      \_package: (my_pkg), file:
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NumRegsKey
    |vpiFullName:my_pkg::NumRegsKey
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:28
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:2:27, endln:2:28
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_pkg::Shares), line:2:18, endln:2:24
  |vpiParamAssign:
  \_param_assign: , line:3:18, endln:3:32
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:3:29, endln:3:32
      |vpiDecompile:256
      |vpiSize:32
      |UINT:256
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_pkg::KeyWidth), line:3:18, endln:3:26
  |vpiParamAssign:
  \_param_assign: , line:4:18, endln:4:32
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:4:31, endln:4:32
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: , line:4:14, endln:4:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:28
  |vpiTypedef:
  \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiName:my_pkg::hw_key_req_t
    |vpiInstance:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (key), line:7:40, endln:7:43
      |vpiParent:
      \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
      |vpiName:key
      |vpiTypespec:
      \_logic_typespec: , line:7:7, endln:7:39
        |vpiParent:
        \_typespec_member: (key), line:7:40, endln:7:43
        |vpiInstance:
        \_package: (my_pkg), file:
        |vpiRange:
        \_range: , line:7:13, endln:7:25
          |vpiParent:
          \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
          |vpiLeftRange:
          \_operation: , line:7:14, endln:7:22
            |vpiParent:
            \_range: , line:7:13, endln:7:25
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (my_pkg::my_pkg::hw_key_req_t::Shares), line:7:14, endln:7:20
              |vpiParent:
              \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
              |vpiName:Shares
              |vpiFullName:my_pkg::my_pkg::hw_key_req_t::Shares
              |vpiActual:
              \_parameter: (my_pkg::Shares), line:2:18, endln:2:24
            |vpiOperand:
            \_constant: , line:7:21, endln:7:22
              |vpiParent:
              \_operation: , line:7:14, endln:7:22
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:23, endln:7:24
            |vpiParent:
            \_range: , line:7:13, endln:7:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiRange:
        \_range: , line:7:25, endln:7:39
          |vpiParent:
          \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
          |vpiLeftRange:
          \_operation: , line:7:26, endln:7:36
            |vpiParent:
            \_range: , line:7:25, endln:7:39
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (my_pkg::my_pkg::hw_key_req_t::KeyWidth), line:7:26, endln:7:34
              |vpiParent:
              \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
              |vpiName:KeyWidth
              |vpiFullName:my_pkg::my_pkg::hw_key_req_t::KeyWidth
              |vpiActual:
              \_parameter: (my_pkg::KeyWidth), line:3:18, endln:3:26
            |vpiOperand:
            \_constant: , line:7:35, endln:7:36
              |vpiParent:
              \_operation: , line:7:26, endln:7:36
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:37, endln:7:38
            |vpiParent:
            \_range: , line:7:25, endln:7:39
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:39
  |vpiDefName:my_pkg
|uhdmtopPackages:
\_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiParameter:
  \_parameter: (my_pkg::Shares), line:2:18, endln:2:24
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:17
      |vpiParent:
      \_parameter: (my_pkg::Shares), line:2:18, endln:2:24
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Shares
    |vpiFullName:my_pkg::Shares
  |vpiParameter:
  \_parameter: (my_pkg::KeyWidth), line:3:18, endln:3:26
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |UINT:256
    |vpiTypespec:
    \_int_typespec: , line:3:14, endln:3:17
      |vpiParent:
      \_parameter: (my_pkg::KeyWidth), line:3:18, endln:3:26
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:KeyWidth
    |vpiFullName:my_pkg::KeyWidth
  |vpiParameter:
  \_parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:28
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |UINT:8
    |vpiTypespec:
    \_int_typespec: , line:4:14, endln:4:17
      |vpiParent:
      \_parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:28
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NumRegsKey
    |vpiFullName:my_pkg::NumRegsKey
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:28
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:2:27, endln:2:28
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_pkg::Shares), line:2:18, endln:2:24
  |vpiParamAssign:
  \_param_assign: , line:3:18, endln:3:32
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:3:29, endln:3:32
      |vpiDecompile:256
      |vpiSize:32
      |UINT:256
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_pkg::KeyWidth), line:3:18, endln:3:26
  |vpiParamAssign:
  \_param_assign: , line:4:18, endln:4:32
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:4:31, endln:4:32
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: , line:4:14, endln:4:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_pkg::NumRegsKey), line:4:18, endln:4:28
  |vpiTypedef:
  \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiName:my_pkg::hw_key_req_t
    |vpiInstance:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (key), line:7:40, endln:7:43
      |vpiParent:
      \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
      |vpiName:key
      |vpiTypespec:
      \_logic_typespec: , line:7:7, endln:7:39
        |vpiParent:
        \_typespec_member: (key), line:7:40, endln:7:43
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
        |vpiRange:
        \_range: , line:7:13, endln:7:25
          |vpiParent:
          \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
          |vpiLeftRange:
          \_constant: , line:7:14, endln:7:20
            |vpiParent:
            \_range: , line:7:13, endln:7:25
            |vpiDecompile:1
            |vpiSize:64
            |INT:1
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:7:23, endln:7:24
            |vpiParent:
            \_range: , line:7:13, endln:7:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiRange:
        \_range: , line:7:25, endln:7:39
          |vpiParent:
          \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
          |vpiLeftRange:
          \_constant: , line:7:26, endln:7:34
            |vpiParent:
            \_range: , line:7:25, endln:7:39
            |vpiDecompile:255
            |vpiSize:64
            |INT:255
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:7:37, endln:7:38
            |vpiParent:
            \_range: , line:7:25, endln:7:39
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:39
  |vpiDefName:my_pkg
  |vpiTop:1
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.KeyWidth), line:3:18, endln:3:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |UINT:256
    |vpiTypespec:
    \_int_typespec: , line:3:14, endln:3:17
      |vpiParent:
      \_parameter: (work@top.KeyWidth), line:3:18, endln:3:26
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:KeyWidth
    |vpiFullName:work@top.KeyWidth
    |vpiImported:my_pkg
  |vpiParameter:
  \_parameter: (work@top.NumRegsKey), line:4:18, endln:4:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |UINT:8
    |vpiTypespec:
    \_int_typespec: , line:4:14, endln:4:17
      |vpiParent:
      \_parameter: (work@top.NumRegsKey), line:4:18, endln:4:28
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NumRegsKey
    |vpiFullName:work@top.NumRegsKey
    |vpiImported:my_pkg
  |vpiParameter:
  \_parameter: (work@top.Shares), line:2:18, endln:2:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:17
      |vpiParent:
      \_parameter: (work@top.Shares), line:2:18, endln:2:24
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Shares
    |vpiFullName:work@top.Shares
    |vpiImported:my_pkg
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiRhs:
    \_constant: , line:2:27, endln:2:28
      |vpiParent:
      \_param_assign: , line:2:18, endln:2:28
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:17
        |vpiParent:
        \_constant: , line:2:27, endln:2:28
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
        |vpiSigned:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Shares), line:2:18, endln:2:24
      |vpiParent:
      \_param_assign: , line:2:18, endln:2:28
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:17
        |vpiParent:
        \_parameter: (work@top.Shares), line:2:18, endln:2:24
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:Shares
      |vpiFullName:work@top.Shares
      |vpiImported:my_pkg
  |vpiParamAssign:
  \_param_assign: , line:3:18, endln:3:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiRhs:
    \_constant: , line:3:29, endln:3:32
      |vpiParent:
      \_param_assign: , line:3:18, endln:3:32
      |vpiDecompile:256
      |vpiSize:32
      |UINT:256
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:17
        |vpiParent:
        \_constant: , line:3:29, endln:3:32
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
        |vpiSigned:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.KeyWidth), line:3:18, endln:3:26
      |vpiParent:
      \_param_assign: , line:3:18, endln:3:32
      |UINT:256
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:17
        |vpiParent:
        \_parameter: (work@top.KeyWidth), line:3:18, endln:3:26
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:KeyWidth
      |vpiFullName:work@top.KeyWidth
      |vpiImported:my_pkg
  |vpiParamAssign:
  \_param_assign: , line:4:18, endln:4:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiRhs:
    \_constant: , line:4:31, endln:4:32
      |vpiParent:
      \_param_assign: , line:4:18, endln:4:32
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: , line:4:14, endln:4:17
        |vpiParent:
        \_constant: , line:4:31, endln:4:32
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
        |vpiSigned:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NumRegsKey), line:4:18, endln:4:28
      |vpiParent:
      \_param_assign: , line:4:18, endln:4:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: , line:4:14, endln:4:17
        |vpiParent:
        \_parameter: (work@top.NumRegsKey), line:4:18, endln:4:28
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:NumRegsKey
      |vpiFullName:work@top.NumRegsKey
      |vpiImported:my_pkg
  |vpiTypedef:
  \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:12:11, endln:12:20
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:11:23, endln:11:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.keymgr_key_i), line:13:17, endln:13:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiName:keymgr_key_i
    |vpiFullName:work@top.keymgr_key_i
  |vpiPort:
  \_port: (o), line:11:23, endln:11:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:11:23, endln:11:24
  |vpiProcess:
  \_always: , line:14:4, endln:18:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiStmt:
    \_named_begin: (work@top.key_sideload_get), line:14:16, endln:18:7
      |vpiParent:
      \_always: , line:14:4, endln:18:7
      |vpiName:key_sideload_get
      |vpiFullName:work@top.key_sideload_get
      |vpiStmt:
      \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
        |vpiParent:
        \_named_begin: (work@top.key_sideload_get), line:14:16, endln:18:7
        |vpiFullName:work@top.key_sideload_get
        |vpiForInitStmt:
        \_assign_stmt: , line:15:12, endln:15:21
          |vpiParent:
          \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
          |vpiRhs:
          \_constant: , line:15:20, endln:15:21
            |vpiParent:
            \_assign_stmt: , line:15:12, endln:15:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_int_var: (work@top.key_sideload_get.i), line:15:16, endln:15:17
            |vpiParent:
            \_assign_stmt: , line:15:12, endln:15:21
            |vpiTypespec:
            \_int_typespec: , line:15:12, endln:15:15
              |vpiSigned:1
            |vpiName:i
            |vpiFullName:work@top.key_sideload_get.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:15:39, endln:15:42
          |vpiParent:
          \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@top.key_sideload_get.i), line:15:39, endln:15:40
            |vpiParent:
            \_operation: , line:15:39, endln:15:42
            |vpiName:i
            |vpiFullName:work@top.key_sideload_get.i
            |vpiActual:
            \_int_var: (work@top.key_sideload_get.i), line:15:16, endln:15:17
        |vpiCondition:
        \_operation: , line:15:23, endln:15:37
          |vpiParent:
          \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@top.key_sideload_get.i), line:15:23, endln:15:24
            |vpiParent:
            \_operation: , line:15:23, endln:15:37
            |vpiName:i
            |vpiFullName:work@top.key_sideload_get.i
            |vpiActual:
            \_int_var: (work@top.key_sideload_get.i), line:15:16, endln:15:17
          |vpiOperand:
          \_constant: , line:15:27, endln:15:37
            |vpiParent:
            \_operation: , line:15:23, endln:15:37
            |vpiDecompile:8
            |vpiSize:32
            |UINT:8
            |vpiTypespec:
            \_int_typespec: , line:4:14, endln:4:17
              |vpiParent:
              \_constant: , line:15:27, endln:15:37
              |vpiInstance:
              \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
              |vpiSigned:1
            |vpiConstType:9
        |vpiStmt:
        \_begin: (work@top.key_sideload_get), line:15:44, endln:17:10
          |vpiParent:
          \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
          |vpiFullName:work@top.key_sideload_get
          |vpiStmt:
          \_assignment: , line:16:10, endln:16:41
            |vpiParent:
            \_begin: (work@top.key_sideload_get), line:15:44, endln:17:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_hier_path: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
              |vpiParent:
              \_begin: (work@top.key_sideload_get), line:15:44, endln:17:10
              |vpiName:keymgr_key_i.key[0][31:0]
              |vpiActual:
              \_ref_obj: (keymgr_key_i), line:16:14, endln:16:26
                |vpiParent:
                \_hier_path: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
                |vpiName:keymgr_key_i
              |vpiActual:
              \_bit_select: (key), line:16:27, endln:16:30
                |vpiParent:
                \_hier_path: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
                |vpiName:key
                |vpiIndex:
                \_constant: , line:16:31, endln:16:32
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiActual:
              \_part_select: , line:16:27, endln:16:40
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_constant: , line:16:34, endln:16:36
                  |vpiDecompile:31
                  |vpiSize:64
                  |UINT:31
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:16:39, endln:16:40
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@top.key_sideload_get.o), line:16:10, endln:16:11
              |vpiParent:
              \_begin: (work@top.key_sideload_get), line:15:44, endln:17:10
              |vpiName:o
              |vpiFullName:work@top.key_sideload_get.o
              |vpiActual:
              \_int_var: (work@top.o), line:11:23, endln:11:24
                |vpiParent:
                \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
                |vpiTypespec:
                \_int_typespec: , line:11:19, endln:11:22
                  |vpiSigned:1
                |vpiName:o
                |vpiFullName:work@top.o
                |vpiSigned:1
                |vpiVisibility:1
    |vpiAlwaysType:2
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:11:23, endln:11:24
  |vpiParameter:
  \_parameter: (work@top.KeyWidth), line:3:18, endln:3:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |UINT:256
    |vpiTypespec:
    \_int_typespec: , line:3:14, endln:3:17
      |vpiParent:
      \_parameter: (work@top.KeyWidth), line:3:18, endln:3:26
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:KeyWidth
    |vpiFullName:work@top.KeyWidth
    |vpiImported:my_pkg
  |vpiParameter:
  \_parameter: (work@top.NumRegsKey), line:4:18, endln:4:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |UINT:8
    |vpiTypespec:
    \_int_typespec: , line:4:14, endln:4:17
      |vpiParent:
      \_parameter: (work@top.NumRegsKey), line:4:18, endln:4:28
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NumRegsKey
    |vpiFullName:work@top.NumRegsKey
    |vpiImported:my_pkg
  |vpiParameter:
  \_parameter: (work@top.Shares), line:2:18, endln:2:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:17
      |vpiParent:
      \_parameter: (work@top.Shares), line:2:18, endln:2:24
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Shares
    |vpiFullName:work@top.Shares
    |vpiImported:my_pkg
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiRhs:
    \_constant: , line:2:27, endln:2:28
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Shares), line:2:18, endln:2:24
  |vpiParamAssign:
  \_param_assign: , line:3:18, endln:3:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiRhs:
    \_constant: , line:3:29, endln:3:32
      |vpiDecompile:256
      |vpiSize:32
      |UINT:256
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.KeyWidth), line:3:18, endln:3:26
  |vpiParamAssign:
  \_param_assign: , line:4:18, endln:4:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiRhs:
    \_constant: , line:4:31, endln:4:32
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: , line:4:14, endln:4:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NumRegsKey), line:4:18, endln:4:28
  |vpiTypedef:
  \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:12:11, endln:12:20
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@top.keymgr_key_i), line:13:17, endln:13:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiTypespec:
    \_struct_typespec: (my_pkg::hw_key_req_t), line:6:12, endln:6:18
    |vpiName:keymgr_key_i
    |vpiFullName:work@top.keymgr_key_i
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:11:23, endln:11:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:11:23, endln:11:24
      |vpiParent:
      \_port: (o), line:11:23, endln:11:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:11:23, endln:11:24
    |vpiTypedef:
    \_int_typespec: , line:11:19, endln:11:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
  |vpiProcess:
  \_always: , line:14:4, endln:18:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiStmt:
    \_named_begin: (work@top.key_sideload_get), line:14:16, endln:18:7
      |vpiParent:
      \_always: , line:14:4, endln:18:7
      |vpiName:key_sideload_get
      |vpiFullName:work@top.key_sideload_get
      |vpiStmt:
      \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
        |vpiParent:
        \_named_begin: (work@top.key_sideload_get), line:14:16, endln:18:7
        |vpiFullName:work@top.key_sideload_get
        |vpiForInitStmt:
        \_assign_stmt: , line:15:12, endln:15:21
          |vpiParent:
          \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
          |vpiRhs:
          \_constant: , line:15:20, endln:15:21
          |vpiLhs:
          \_int_var: (work@top.key_sideload_get.i), line:15:16, endln:15:17
            |vpiParent:
            \_assign_stmt: , line:15:12, endln:15:21
            |vpiTypespec:
            \_int_typespec: , line:15:12, endln:15:15
            |vpiName:i
            |vpiFullName:work@top.key_sideload_get.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:15:39, endln:15:42
          |vpiParent:
          \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@top.key_sideload_get.i), line:15:39, endln:15:40
            |vpiParent:
            \_operation: , line:15:39, endln:15:42
            |vpiName:i
            |vpiFullName:work@top.key_sideload_get.i
            |vpiActual:
            \_int_var: (work@top.key_sideload_get.i), line:15:16, endln:15:17
        |vpiCondition:
        \_operation: , line:15:23, endln:15:37
          |vpiParent:
          \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@top.key_sideload_get.i), line:15:23, endln:15:24
            |vpiParent:
            \_operation: , line:15:23, endln:15:37
            |vpiName:i
            |vpiFullName:work@top.key_sideload_get.i
            |vpiActual:
            \_int_var: (work@top.key_sideload_get.i), line:15:16, endln:15:17
          |vpiOperand:
          \_constant: , line:15:27, endln:15:37
        |vpiStmt:
        \_begin: (work@top.key_sideload_get), line:15:44, endln:17:10
          |vpiParent:
          \_for_stmt: (work@top.key_sideload_get), line:15:7, endln:15:10
          |vpiFullName:work@top.key_sideload_get
          |vpiStmt:
          \_assignment: , line:16:10, endln:16:41
            |vpiParent:
            \_begin: (work@top.key_sideload_get), line:15:44, endln:17:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_hier_path: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
              |vpiParent:
              \_assignment: , line:16:10, endln:16:41
              |vpiName:keymgr_key_i.key[0][31:0]
              |vpiActual:
              \_ref_obj: (keymgr_key_i), line:16:14, endln:16:26
                |vpiParent:
                \_hier_path: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
                |vpiName:keymgr_key_i
                |vpiActual:
                \_struct_net: (work@top.keymgr_key_i), line:13:17, endln:13:29
              |vpiActual:
              \_bit_select: (key), line:16:27, endln:16:30
                |vpiParent:
                \_ref_obj: (work@top.key_sideload_get.keymgr_key_i.key[0][31:0])
                  |vpiParent:
                  \_hier_path: (keymgr_key_i.key[0][31:0]), line:16:14, endln:16:41
                  |vpiName:keymgr_key_i.key[0][31:0]
                  |vpiFullName:work@top.key_sideload_get.keymgr_key_i.key[0][31:0]
                  |vpiActual:
                  \_typespec_member: (key), line:7:40, endln:7:43
                |vpiName:key
                |vpiIndex:
                \_constant: , line:16:31, endln:16:32
              |vpiActual:
              \_part_select: , line:16:27, endln:16:40
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_constant: , line:16:34, endln:16:36
                |vpiRightRange:
                \_constant: , line:16:39, endln:16:40
            |vpiLhs:
            \_ref_obj: (work@top.key_sideload_get.o), line:16:10, endln:16:11
              |vpiParent:
              \_assignment: , line:16:10, endln:16:41
              |vpiName:o
              |vpiFullName:work@top.key_sideload_get.o
              |vpiActual:
              \_int_var: (work@top.o), line:11:23, endln:11:24
    |vpiAlwaysType:2
  |vpiContAssign:
  \_cont_assign: , line:13:17, endln:13:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:19:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:13:32, endln:13:34
      |vpiParent:
      \_cont_assign: , line:13:17, endln:13:29
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_struct_net: (work@top.keymgr_key_i), line:13:17, endln:13:29
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PartSelectNoParent/dut.sv | ${SURELOG_DIR}/build/regression/PartSelectNoParent/roundtrip/dut_000.sv | 4 | 19 | 

