INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Thu Apr 27 10:18:50 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.22 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.45 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/heapsort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/heapsort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.11 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/merge_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/merge_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.14 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:82:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 sort_seperate_bucket/merge_sort.c 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file sort_seperate_bucket/merge_sort.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/multi_heap_kmerge.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/multi_heap_kmerge.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/multi_heap_kmerge.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.c.clang.err.log 
Command       ap_eval done; 0.39 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.8 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.05 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4 sec.
Command       clang_tidy done; 4.05 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.6 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_heap_kmerge.c:72:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_heap_kmerge.c:73:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_heap_kmerge.c:74:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_heap_kmerge.c:75:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_heap_kmerge.c:76:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_heap_kmerge.c:77:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_heap_kmerge.c:88:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/multi_heap_kmerge.c:88:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 8 sort_seperate_bucket/multi_heap_kmerge.c 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file sort_seperate_bucket/multi_heap_kmerge.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.pp.0.c.clang.err.log 
Command       ap_eval done; 1.16 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/multi_heap_loser.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/multi_heap_loser.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/multi_heap_loser.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/multi_radix_bin_kmerge.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/multi_radix_bin_kmerge.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/multi_radix_bin_kmerge.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.c.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/multi_radix_bin_kmerge.c:30:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.12 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_bin_kmerge.c:61:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_bin_kmerge.c:62:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_bin_kmerge.c:63:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_bin_kmerge.c:64:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_bin_kmerge.c:65:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_bin_kmerge.c:66:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_radix_bin_kmerge.c:77:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/multi_radix_bin_kmerge.c:77:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 8 sort_seperate_bucket/multi_radix_bin_kmerge.c 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file sort_seperate_bucket/multi_radix_bin_kmerge.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/multi_radix_bin_loser.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/multi_radix_bin_loser.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/multi_radix_bin_loser.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.c.clang.err.log 
Command       ap_eval done; 0.41 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.76 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.61 sec.
Command       clang_tidy done; 3.64 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.6 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_bin_loser.c:8:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_radix_bin_loser.c:13:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 sort_seperate_bucket/multi_radix_bin_loser.c 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file sort_seperate_bucket/multi_radix_bin_loser.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.pp.0.c.clang.err.log 
Command       ap_eval done; 1.09 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/multi_radix_hex_kmerge.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/multi_radix_hex_kmerge.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/multi_radix_hex_kmerge.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.c.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.22 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/multi_radix_hex_kmerge.c:30:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.11 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_kmerge.c:60:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_kmerge.c:61:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_kmerge.c:62:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_kmerge.c:63:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_kmerge.c:64:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_kmerge.c:65:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_radix_hex_kmerge.c:76:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/multi_radix_hex_kmerge.c:76:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 8 sort_seperate_bucket/multi_radix_hex_kmerge.c 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file sort_seperate_bucket/multi_radix_hex_kmerge.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.pp.0.c.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/multi_radix_hex_loser.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/multi_radix_hex_loser.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/multi_radix_hex_loser.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.c.clang.err.log 
Command       ap_eval done; 0.78 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.92 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.97 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.94 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.85 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 18.03 sec.
Command       clang_tidy done; 18.1 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.67 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_loser.c:8:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_radix_hex_loser.c:13:9)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_loser.c:26:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_radix_hex_loser.c:31:9)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_hex_loser.c:44:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_radix_hex_loser.c:49:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 6 sort_seperate_bucket/multi_radix_hex_loser.c 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file sort_seperate_bucket/multi_radix_hex_loser.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.pp.0.c.clang.err.log 
Command       ap_eval done; 2.97 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/multi_radix_oct_kmerge.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/multi_radix_oct_kmerge.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/multi_radix_oct_kmerge.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.26 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/multi_radix_oct_kmerge.c:30:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.12 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_oct_kmerge.c:60:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_oct_kmerge.c:61:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_oct_kmerge.c:62:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_oct_kmerge.c:63:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_oct_kmerge.c:64:16)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_oct_kmerge.c:65:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_radix_oct_kmerge.c:76:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/multi_radix_oct_kmerge.c:76:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 8 sort_seperate_bucket/multi_radix_oct_kmerge.c 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file sort_seperate_bucket/multi_radix_oct_kmerge.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.pp.0.c.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/multi_radix_oct_loser.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/multi_radix_oct_loser.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/multi_radix_oct_loser.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.c.clang.err.log 
Command       ap_eval done; 0.42 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.74 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.66 sec.
Command       clang_tidy done; 3.69 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.6 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (sort_seperate_bucket/multi_radix_oct_loser.c:8:16)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/multi_radix_oct_loser.c:13:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 sort_seperate_bucket/multi_radix_oct_loser.c 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file sort_seperate_bucket/multi_radix_oct_loser.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.pp.0.c.clang.err.log 
Command       ap_eval done; 1.13 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:30:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:81:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:124:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort_separate_bucket_parallel.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort_separate_bucket_parallel.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.13 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/single_heap_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/single_heap_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/single_heap_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.c.clang.err.log 
Command       ap_eval done; 1.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.06 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.05 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.06 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 28.62 sec.
Command       clang_tidy done; 28.65 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.78 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 4.91 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/single_merge_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/single_merge_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/single_merge_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/single_merge_sort.c:44:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 sort_seperate_bucket/single_merge_sort.c 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file sort_seperate_bucket/single_merge_sort.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/single_radix_sort_bin.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/single_radix_sort_bin.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/single_radix_sort_bin.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/single_radix_sort_bin.c:26:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/single_radix_sort_hex.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/single_radix_sort_hex.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/single_radix_sort_hex.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.c.clang.err.log 
Command       ap_eval done; 0.4 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.75 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/single_radix_sort_hex.c:32:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.53 sec.
Command       clang_tidy done; 3.55 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.62 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.pp.0.c.clang.err.log 
Command       ap_eval done; 1.08 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/single_radix_sort_oct.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/single_radix_sort_oct.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/single_radix_sort_oct.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/single_radix_sort_oct.c:29:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/sort_top.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/sort_top.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top multi_heap_kmerge -name=multi_heap_kmerge 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.12 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/sort_top.c:35:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/sort_top.c:35:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/sort_top.c:83:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (sort_seperate_bucket/sort_top.c:83:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 4 sort_seperate_bucket/sort_top.c 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file sort_seperate_bucket/sort_top.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 109.49 seconds. CPU system time: 23.43 seconds. Elapsed time: 133.39 seconds; current allocated memory: 1.091 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_loser.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_kmerge.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_bin_loser.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_kmerge.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_hex_loser.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_kmerge.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_radix_oct_loser.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_heap_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_merge_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_bin.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_hex.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/single_radix_sort_oct.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.73 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.74 sec.
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.58 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.58 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.12 sec.
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multi_heap_kmerge -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multi_heap_kmerge -reflow-float-conversion -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.21 sec.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multi_heap_kmerge 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multi_heap_kmerge -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=multi_heap_kmerge -mllvm -hls-db-dir -mllvm /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 6.5 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_6' (sort_seperate_bucket/multi_heap_kmerge.c:115:23) in function 'multi_heap_kmerge' completely with a factor of 2 (sort_seperate_bucket/multi_heap_kmerge.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_5' (sort_seperate_bucket/multi_heap_kmerge.c:110:23) in function 'multi_heap_kmerge' completely with a factor of 4 (sort_seperate_bucket/multi_heap_kmerge.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_4' (sort_seperate_bucket/multi_heap_kmerge.c:105:23) in function 'multi_heap_kmerge' completely with a factor of 8 (sort_seperate_bucket/multi_heap_kmerge.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_3' (sort_seperate_bucket/multi_heap_kmerge.c:100:23) in function 'multi_heap_kmerge' completely with a factor of 16 (sort_seperate_bucket/multi_heap_kmerge.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (sort_seperate_bucket/multi_heap_kmerge.c:95:22) in function 'multi_heap_kmerge' completely with a factor of 32 (sort_seperate_bucket/multi_heap_kmerge.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_1' (sort_seperate_bucket/multi_heap_kmerge.c:90:19) in function 'multi_heap_kmerge' completely with a factor of 64 (sort_seperate_bucket/multi_heap_kmerge.c:71:0)
INFO: [HLS 214-178] Inlining function 'batch_swap' into 'batch_maxHeapify' (sort_seperate_bucket/multi_heap_kmerge.c:15:0)
INFO: [HLS 214-178] Inlining function 'batch_maxHeapify' into 'batch_heap_sort' (sort_seperate_bucket/multi_heap_kmerge.c:45:0)
INFO: [HLS 214-178] Inlining function 'batch_swap' into 'batch_heap_sort' (sort_seperate_bucket/multi_heap_kmerge.c:45:0)
INFO: [HLS 214-248] Applying array_partition to 'multi_heap_kmerge.temp5': Complete partitioning on dimension 1. (sort_seperate_bucket/multi_heap_kmerge.c:77:0)
INFO: [HLS 214-248] Applying array_partition to 'multi_heap_kmerge.temp4': Complete partitioning on dimension 1. (sort_seperate_bucket/multi_heap_kmerge.c:76:0)
INFO: [HLS 214-248] Applying array_partition to 'multi_heap_kmerge.temp3': Complete partitioning on dimension 1. (sort_seperate_bucket/multi_heap_kmerge.c:75:0)
INFO: [HLS 214-248] Applying array_partition to 'multi_heap_kmerge.temp2': Complete partitioning on dimension 1. (sort_seperate_bucket/multi_heap_kmerge.c:74:0)
INFO: [HLS 214-248] Applying array_partition to 'multi_heap_kmerge.temp1': Complete partitioning on dimension 1. (sort_seperate_bucket/multi_heap_kmerge.c:73:0)
INFO: [HLS 214-248] Applying array_partition to 'multi_heap_kmerge.temp0': Complete partitioning on dimension 1. (sort_seperate_bucket/multi_heap_kmerge.c:72:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (sort_seperate_bucket/multi_heap_kmerge.c:71:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.61 seconds. CPU system time: 3.23 seconds. Elapsed time: 12.85 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.094 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top multi_heap_kmerge -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.0.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.125 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc to /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.9.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.9.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.8.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.8.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.7.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.7.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.63.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.62.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.62.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.61.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.61.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.60.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.60.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.6.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.6.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.59.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.59.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.58.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.58.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.57.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.57.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.56.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.56.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.55.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.55.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.54.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.54.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.53.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.53.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.52.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.52.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.51.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.51.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.50.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.50.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.5.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.5.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.49.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.49.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.48.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.48.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.47.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.47.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.46.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.46.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.45.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.45.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.44.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.44.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.43.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.43.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.42.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.42.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.41.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.41.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.40.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.40.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.4.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.39.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.39.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.38.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.38.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.37.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.37.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.36.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.36.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.35.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.35.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.34.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.34.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.33.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.33.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.32.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.32.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.31.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.31.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.30.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.30.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.29.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.29.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.28.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.28.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.27.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.27.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.26.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.26.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.25.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.25.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.24.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.24.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.23.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.23.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.22.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.22.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.21.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.21.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.20.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.20.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.2.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.2.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.19.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.19.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.18.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.18.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.17.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.17.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.16.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.16.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.15.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.15.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.14.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.14.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.13.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.13.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.12.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.12.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.11.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.11.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.10.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.10.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (sort_seperate_bucket/multi_heap_kmerge.c:15) in function 'batch_heap_sort.1.1' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'multi_heap_kmerge' (sort_seperate_bucket/multi_heap_kmerge.c:71:1), detected/extracted 127 process function(s): 
	 'batch_heap_sort.1.1'
	 'batch_heap_sort.2.1'
	 'batch_heap_sort.3.1'
	 'batch_heap_sort.4.1'
	 'batch_heap_sort.5.1'
	 'batch_heap_sort.6.1'
	 'batch_heap_sort.7.1'
	 'batch_heap_sort.8.1'
	 'batch_heap_sort.9.1'
	 'batch_heap_sort.10.1'
	 'batch_heap_sort.11.1'
	 'batch_heap_sort.12.1'
	 'batch_heap_sort.13.1'
	 'batch_heap_sort.14.1'
	 'batch_heap_sort.15.1'
	 'batch_heap_sort.16.1'
	 'batch_heap_sort.17.1'
	 'batch_heap_sort.18.1'
	 'batch_heap_sort.19.1'
	 'batch_heap_sort.20.1'
	 'batch_heap_sort.21.1'
	 'batch_heap_sort.22.1'
	 'batch_heap_sort.23.1'
	 'batch_heap_sort.24.1'
	 'batch_heap_sort.25.1'
	 'batch_heap_sort.26.1'
	 'batch_heap_sort.27.1'
	 'batch_heap_sort.28.1'
	 'batch_heap_sort.29.1'
	 'batch_heap_sort.30.1'
	 'batch_heap_sort.31.1'
	 'batch_heap_sort.32.1'
	 'batch_heap_sort.33.1'
	 'batch_heap_sort.34.1'
	 'batch_heap_sort.35.1'
	 'batch_heap_sort.36.1'
	 'batch_heap_sort.37.1'
	 'batch_heap_sort.38.1'
	 'batch_heap_sort.39.1'
	 'batch_heap_sort.40.1'
	 'batch_heap_sort.41.1'
	 'batch_heap_sort.42.1'
	 'batch_heap_sort.43.1'
	 'batch_heap_sort.44.1'
	 'batch_heap_sort.45.1'
	 'batch_heap_sort.46.1'
	 'batch_heap_sort.47.1'
	 'batch_heap_sort.48.1'
	 'batch_heap_sort.49.1'
	 'batch_heap_sort.50.1'
	 'batch_heap_sort.51.1'
	 'batch_heap_sort.52.1'
	 'batch_heap_sort.53.1'
	 'batch_heap_sort.54.1'
	 'batch_heap_sort.55.1'
	 'batch_heap_sort.56.1'
	 'batch_heap_sort.57.1'
	 'batch_heap_sort.58.1'
	 'batch_heap_sort.59.1'
	 'batch_heap_sort.60.1'
	 'batch_heap_sort.61.1'
	 'batch_heap_sort.62.1'
	 'batch_heap_sort.63.1'
	 'batch_heap_sort.1.2'
	 'merge_sort_batch0.64'
	 'merge_sort_batch0.65'
	 'merge_sort_batch0.66'
	 'merge_sort_batch0.67'
	 'merge_sort_batch0.68'
	 'merge_sort_batch0.69'
	 'merge_sort_batch0.70'
	 'merge_sort_batch0.71'
	 'merge_sort_batch0.72'
	 'merge_sort_batch0.73'
	 'merge_sort_batch0.74'
	 'merge_sort_batch0.75'
	 'merge_sort_batch0.76'
	 'merge_sort_batch0.77'
	 'merge_sort_batch0.78'
	 'merge_sort_batch0.79'
	 'merge_sort_batch0.80'
	 'merge_sort_batch0.81'
	 'merge_sort_batch0.82'
	 'merge_sort_batch0.83'
	 'merge_sort_batch0.84'
	 'merge_sort_batch0.85'
	 'merge_sort_batch0.86'
	 'merge_sort_batch0.87'
	 'merge_sort_batch0.88'
	 'merge_sort_batch0.89'
	 'merge_sort_batch0.90'
	 'merge_sort_batch0.91'
	 'merge_sort_batch0.92'
	 'merge_sort_batch0.93'
	 'merge_sort_batch0.94'
	 'merge_sort_batch0'
	 'merge_sort_batch1.95'
	 'merge_sort_batch1.96'
	 'merge_sort_batch1.97'
	 'merge_sort_batch1.98'
	 'merge_sort_batch1.99'
	 'merge_sort_batch1.100'
	 'merge_sort_batch1.101'
	 'merge_sort_batch1.102'
	 'merge_sort_batch1.103'
	 'merge_sort_batch1.104'
	 'merge_sort_batch1.105'
	 'merge_sort_batch1.106'
	 'merge_sort_batch1.107'
	 'merge_sort_batch1.108'
	 'merge_sort_batch1.109'
	 'merge_sort_batch1'
	 'merge_sort_batch2.110'
	 'merge_sort_batch2.111'
	 'merge_sort_batch2.112'
	 'merge_sort_batch2.113'
	 'merge_sort_batch2.114'
	 'merge_sort_batch2.115'
	 'merge_sort_batch2.116'
	 'merge_sort_batch2'
	 'merge_sort_batch3.117'
	 'merge_sort_batch3.118'
	 'merge_sort_batch3.119'
	 'merge_sort_batch3'
	 'merge_sort_batch4.120'
	 'merge_sort_batch4'
	 'merge_sort_batch5.1'.
Command         transform done; 6.01 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.9.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.8.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.7.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.63.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.62.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.61.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.60.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.6.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.59.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.58.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.57.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.56.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.55.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.54.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.53.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.52.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.51.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.50.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.5.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.49.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.48.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.47.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.46.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.45.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.44.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.43.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.42.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.41.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.40.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.4.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.39.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.38.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.37.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.36.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.35.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.34.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.33.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.32.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.31.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.30.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.3.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.29.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.28.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.27.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.26.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.25.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.24.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.23.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.22.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.21.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.20.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.2.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.19.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.18.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.17.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.16.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.15.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.14.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.13.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.12.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.11.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.10.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.1.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sort_seperate_bucket/multi_heap_kmerge.c:15:55) to (sort_seperate_bucket/multi_heap_kmerge.c:34:13) in function 'batch_heap_sort.1.1'... converting 5 basic blocks.
Command         transform done; 1.98 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.99 seconds; current allocated memory: 1.172 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.9.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.9.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.8.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.8.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.7.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.7.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.63.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.63.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.62.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.62.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.61.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.61.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.60.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.60.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.6.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.6.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.59.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.59.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.58.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.58.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.57.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.57.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.56.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.56.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.55.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.55.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.54.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.54.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.53.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.53.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.52.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.52.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.51.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.51.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.50.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.50.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.5.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.5.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.49.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.49.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.48.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.48.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.47.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.47.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.46.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.46.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.45.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.45.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.44.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.44.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.43.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.43.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.42.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.42.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.41.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.41.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.40.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.40.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.4.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.4.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.39.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.39.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.38.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.38.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.37.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.37.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.36.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.36.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.35.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.35.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.34.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.34.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.33.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.33.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.32.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.32.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.31.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.31.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.30.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.30.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.3.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.3.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.29.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.29.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.28.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.28.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.27.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.27.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.26.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.26.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.25.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.25.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.24.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.24.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.23.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.23.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.22.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.22.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.21.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.21.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.20.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.20.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.2.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.2.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.19.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.19.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.18.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.18.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.17.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.17.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.16.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.16.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.15.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.15.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.14.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.14.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.13.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.13.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.12.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.12.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.11.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.11.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.10.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.10.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.1.2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.1.2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'heap_sort_procedure' (sort_seperate_bucket/multi_heap_kmerge.c:46:9) in function 'batch_heap_sort.1.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_1' (sort_seperate_bucket/multi_heap_kmerge.c:47:9) in function 'batch_heap_sort.1.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp5_0' (sort_seperate_bucket/merge_sort.c:221:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp5_0' (sort_seperate_bucket/merge_sort.c:225:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp5_0' (sort_seperate_bucket/merge_sort.c:231:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp5_0' (sort_seperate_bucket/merge_sort.c:235:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp4_2' (sort_seperate_bucket/merge_sort.c:193:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp4_2' (sort_seperate_bucket/merge_sort.c:197:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp4_2' (sort_seperate_bucket/merge_sort.c:203:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp4_2' (sort_seperate_bucket/merge_sort.c:207:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp3_6' (sort_seperate_bucket/merge_sort.c:165:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp3_6' (sort_seperate_bucket/merge_sort.c:169:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp3_6' (sort_seperate_bucket/merge_sort.c:175:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp3_6' (sort_seperate_bucket/merge_sort.c:179:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp2_4' (sort_seperate_bucket/merge_sort.c:137:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp2_4' (sort_seperate_bucket/merge_sort.c:141:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp2_4' (sort_seperate_bucket/merge_sort.c:147:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp2_4' (sort_seperate_bucket/merge_sort.c:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp1_30' (sort_seperate_bucket/merge_sort.c:109:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp1_30' (sort_seperate_bucket/merge_sort.c:113:32)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp1_30' (sort_seperate_bucket/merge_sort.c:119:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp1_30' (sort_seperate_bucket/merge_sort.c:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'multi_heap_kmerge.temp0_8' (sort_seperate_bucket/multi_heap_kmerge.c:66:12)
WARNING: [HLS 200-1450] Process batch_heap_sort.1.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.2.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.3.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.4.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.5.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.6.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.7.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.8.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.9.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.10.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.11.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.12.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.13.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.14.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.15.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.16.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.17.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.18.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.19.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.20.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.21.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.22.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.23.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.24.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.25.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.26.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.27.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.28.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.29.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.30.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.31.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.32.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.33.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.34.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.35.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.36.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.37.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.38.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.39.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.40.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.41.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.42.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.43.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.44.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.45.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.46.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.47.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.48.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.49.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.50.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.51.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.52.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.53.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.54.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.55.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.56.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.57.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.58.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.59.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.60.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.61.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.62.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.63.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process batch_heap_sort.1.2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command         transform done; 7.59 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.41 seconds. CPU system time: 1.16 seconds. Elapsed time: 7.6 seconds; current allocated memory: 4.204 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 18.28 sec.
Command     elaborate done; 164.53 sec.
Execute     ap_eval exec zip -j /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.19 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'multi_heap_kmerge' ...
Execute       ap_set_top_model multi_heap_kmerge 
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164' to 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.1.1_Pipeline_output_data' to 'batch_heap_sort_1_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.1.1' to 'batch_heap_sort_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152' to 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.2.1_Pipeline_output_data' to 'batch_heap_sort_2_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.2.1' to 'batch_heap_sort_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141' to 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.3.1_Pipeline_output_data' to 'batch_heap_sort_3_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.3.1' to 'batch_heap_sort_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130' to 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.4.1_Pipeline_output_data' to 'batch_heap_sort_4_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.4.1' to 'batch_heap_sort_4_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119' to 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.5.1_Pipeline_output_data' to 'batch_heap_sort_5_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.5.1' to 'batch_heap_sort_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18' to 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.6.1_Pipeline_output_data' to 'batch_heap_sort_6_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.6.1' to 'batch_heap_sort_6_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13' to 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.7.1_Pipeline_output_data' to 'batch_heap_sort_7_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.7.1' to 'batch_heap_sort_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12' to 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.8.1_Pipeline_output_data' to 'batch_heap_sort_8_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.8.1' to 'batch_heap_sort_8_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11' to 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.9.1_Pipeline_output_data' to 'batch_heap_sort_9_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.9.1' to 'batch_heap_sort_9_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162' to 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.10.1_Pipeline_output_data' to 'batch_heap_sort_10_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.10.1' to 'batch_heap_sort_10_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161' to 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.11.1_Pipeline_output_data' to 'batch_heap_sort_11_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.11.1' to 'batch_heap_sort_11_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160' to 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.12.1_Pipeline_output_data' to 'batch_heap_sort_12_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.12.1' to 'batch_heap_sort_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159' to 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.13.1_Pipeline_output_data' to 'batch_heap_sort_13_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.13.1' to 'batch_heap_sort_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158' to 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.14.1_Pipeline_output_data' to 'batch_heap_sort_14_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.14.1' to 'batch_heap_sort_14_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157' to 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.15.1_Pipeline_output_data' to 'batch_heap_sort_15_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.15.1' to 'batch_heap_sort_15_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156' to 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.16.1_Pipeline_output_data' to 'batch_heap_sort_16_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.16.1' to 'batch_heap_sort_16_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155' to 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.17.1_Pipeline_output_data' to 'batch_heap_sort_17_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.17.1' to 'batch_heap_sort_17_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154' to 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.18.1_Pipeline_output_data' to 'batch_heap_sort_18_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.18.1' to 'batch_heap_sort_18_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153' to 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.19.1_Pipeline_output_data' to 'batch_heap_sort_19_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.19.1' to 'batch_heap_sort_19_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151' to 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.20.1_Pipeline_output_data' to 'batch_heap_sort_20_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.20.1' to 'batch_heap_sort_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150' to 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.21.1_Pipeline_output_data' to 'batch_heap_sort_21_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.21.1' to 'batch_heap_sort_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149' to 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.22.1_Pipeline_output_data' to 'batch_heap_sort_22_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.22.1' to 'batch_heap_sort_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148' to 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.23.1_Pipeline_output_data' to 'batch_heap_sort_23_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.23.1' to 'batch_heap_sort_23_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147' to 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.24.1_Pipeline_output_data' to 'batch_heap_sort_24_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.24.1' to 'batch_heap_sort_24_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146' to 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.25.1_Pipeline_output_data' to 'batch_heap_sort_25_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.25.1' to 'batch_heap_sort_25_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145' to 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.26.1_Pipeline_output_data' to 'batch_heap_sort_26_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.26.1' to 'batch_heap_sort_26_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144' to 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.27.1_Pipeline_output_data' to 'batch_heap_sort_27_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.27.1' to 'batch_heap_sort_27_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143' to 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.28.1_Pipeline_output_data' to 'batch_heap_sort_28_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.28.1' to 'batch_heap_sort_28_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142' to 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.29.1_Pipeline_output_data' to 'batch_heap_sort_29_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.29.1' to 'batch_heap_sort_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140' to 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.30.1_Pipeline_output_data' to 'batch_heap_sort_30_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.30.1' to 'batch_heap_sort_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139' to 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.31.1_Pipeline_output_data' to 'batch_heap_sort_31_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.31.1' to 'batch_heap_sort_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138' to 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.32.1_Pipeline_output_data' to 'batch_heap_sort_32_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.32.1' to 'batch_heap_sort_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137' to 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.33.1_Pipeline_output_data' to 'batch_heap_sort_33_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.33.1' to 'batch_heap_sort_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136' to 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.34.1_Pipeline_output_data' to 'batch_heap_sort_34_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.34.1' to 'batch_heap_sort_34_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135' to 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.35.1_Pipeline_output_data' to 'batch_heap_sort_35_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.35.1' to 'batch_heap_sort_35_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134' to 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.36.1_Pipeline_output_data' to 'batch_heap_sort_36_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.36.1' to 'batch_heap_sort_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133' to 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.37.1_Pipeline_output_data' to 'batch_heap_sort_37_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.37.1' to 'batch_heap_sort_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132' to 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.38.1_Pipeline_output_data' to 'batch_heap_sort_38_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.38.1' to 'batch_heap_sort_38_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131' to 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.39.1_Pipeline_output_data' to 'batch_heap_sort_39_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.39.1' to 'batch_heap_sort_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129' to 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.40.1_Pipeline_output_data' to 'batch_heap_sort_40_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.40.1' to 'batch_heap_sort_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128' to 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.41.1_Pipeline_output_data' to 'batch_heap_sort_41_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.41.1' to 'batch_heap_sort_41_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127' to 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.42.1_Pipeline_output_data' to 'batch_heap_sort_42_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.42.1' to 'batch_heap_sort_42_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126' to 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.43.1_Pipeline_output_data' to 'batch_heap_sort_43_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.43.1' to 'batch_heap_sort_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125' to 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.44.1_Pipeline_output_data' to 'batch_heap_sort_44_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.44.1' to 'batch_heap_sort_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124' to 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.45.1_Pipeline_output_data' to 'batch_heap_sort_45_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.45.1' to 'batch_heap_sort_45_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123' to 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.46.1_Pipeline_output_data' to 'batch_heap_sort_46_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.46.1' to 'batch_heap_sort_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122' to 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.47.1_Pipeline_output_data' to 'batch_heap_sort_47_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.47.1' to 'batch_heap_sort_47_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121' to 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.48.1_Pipeline_output_data' to 'batch_heap_sort_48_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.48.1' to 'batch_heap_sort_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120' to 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.49.1_Pipeline_output_data' to 'batch_heap_sort_49_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.49.1' to 'batch_heap_sort_49_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118' to 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.50.1_Pipeline_output_data' to 'batch_heap_sort_50_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.50.1' to 'batch_heap_sort_50_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117' to 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.51.1_Pipeline_output_data' to 'batch_heap_sort_51_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.51.1' to 'batch_heap_sort_51_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116' to 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.52.1_Pipeline_output_data' to 'batch_heap_sort_52_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.52.1' to 'batch_heap_sort_52_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115' to 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.53.1_Pipeline_output_data' to 'batch_heap_sort_53_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.53.1' to 'batch_heap_sort_53_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114' to 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.54.1_Pipeline_output_data' to 'batch_heap_sort_54_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.54.1' to 'batch_heap_sort_54_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113' to 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.55.1_Pipeline_output_data' to 'batch_heap_sort_55_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.55.1' to 'batch_heap_sort_55_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112' to 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.56.1_Pipeline_output_data' to 'batch_heap_sort_56_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.56.1' to 'batch_heap_sort_56_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111' to 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.57.1_Pipeline_output_data' to 'batch_heap_sort_57_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.57.1' to 'batch_heap_sort_57_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110' to 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.58.1_Pipeline_output_data' to 'batch_heap_sort_58_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.58.1' to 'batch_heap_sort_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19' to 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.59.1_Pipeline_output_data' to 'batch_heap_sort_59_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.59.1' to 'batch_heap_sort_59_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17' to 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.60.1_Pipeline_output_data' to 'batch_heap_sort_60_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.60.1' to 'batch_heap_sort_60_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16' to 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.61.1_Pipeline_output_data' to 'batch_heap_sort_61_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.61.1' to 'batch_heap_sort_61_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15' to 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.62.1_Pipeline_output_data' to 'batch_heap_sort_62_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.62.1' to 'batch_heap_sort_62_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14' to 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.63.1_Pipeline_output_data' to 'batch_heap_sort_63_1_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.63.1' to 'batch_heap_sort_63_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1' to 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163' to 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.1.2_Pipeline_output_data' to 'batch_heap_sort_1_2_Pipeline_output_data'.
WARNING: [SYN 201-103] Legalizing function name 'batch_heap_sort.1.2' to 'batch_heap_sort_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.64' to 'merge_sort_batch0_64'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.65' to 'merge_sort_batch0_65'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.66' to 'merge_sort_batch0_66'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.67' to 'merge_sort_batch0_67'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.68' to 'merge_sort_batch0_68'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.69' to 'merge_sort_batch0_69'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.70' to 'merge_sort_batch0_70'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.71' to 'merge_sort_batch0_71'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.72' to 'merge_sort_batch0_72'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.73' to 'merge_sort_batch0_73'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.74' to 'merge_sort_batch0_74'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.75' to 'merge_sort_batch0_75'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.76' to 'merge_sort_batch0_76'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.77' to 'merge_sort_batch0_77'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.78' to 'merge_sort_batch0_78'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.79' to 'merge_sort_batch0_79'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.80' to 'merge_sort_batch0_80'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.81' to 'merge_sort_batch0_81'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.82' to 'merge_sort_batch0_82'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.83' to 'merge_sort_batch0_83'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.84' to 'merge_sort_batch0_84'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.85' to 'merge_sort_batch0_85'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.86' to 'merge_sort_batch0_86'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.87' to 'merge_sort_batch0_87'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.88' to 'merge_sort_batch0_88'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.89' to 'merge_sort_batch0_89'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.90' to 'merge_sort_batch0_90'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.91' to 'merge_sort_batch0_91'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.92' to 'merge_sort_batch0_92'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.93' to 'merge_sort_batch0_93'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch0.94' to 'merge_sort_batch0_94'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.95' to 'merge_sort_batch1_95'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.96' to 'merge_sort_batch1_96'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.97' to 'merge_sort_batch1_97'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.98' to 'merge_sort_batch1_98'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.99' to 'merge_sort_batch1_99'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.100' to 'merge_sort_batch1_100'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.101' to 'merge_sort_batch1_101'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.102' to 'merge_sort_batch1_102'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.103' to 'merge_sort_batch1_103'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.104' to 'merge_sort_batch1_104'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.105' to 'merge_sort_batch1_105'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.106' to 'merge_sort_batch1_106'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.107' to 'merge_sort_batch1_107'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.108' to 'merge_sort_batch1_108'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch1.109' to 'merge_sort_batch1_109'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch2.110' to 'merge_sort_batch2_110'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch2.111' to 'merge_sort_batch2_111'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch2.112' to 'merge_sort_batch2_112'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch2.113' to 'merge_sort_batch2_113'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch2.114' to 'merge_sort_batch2_114'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch2.115' to 'merge_sort_batch2_115'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch2.116' to 'merge_sort_batch2_116'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch3.117' to 'merge_sort_batch3_117'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch3.118' to 'merge_sort_batch3_118'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch3.119' to 'merge_sort_batch3_119'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch4.120' to 'merge_sort_batch4_120'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch5.1' to 'merge_sort_batch5_1'.
Command       ap_set_top_model done; 1.85 sec.
Execute       get_model_list multi_heap_kmerge -filter all-wo-channel -topdown 
Execute       preproc_iomode -model multi_heap_kmerge 
Execute       preproc_iomode -model merge_sort_batch5.1 
Execute       preproc_iomode -model merge_sort_batch4 
Execute       preproc_iomode -model merge_sort_batch4.120 
Execute       preproc_iomode -model merge_sort_batch3 
Execute       preproc_iomode -model merge_sort_batch3.119 
Execute       preproc_iomode -model merge_sort_batch3.118 
Execute       preproc_iomode -model merge_sort_batch3.117 
Execute       preproc_iomode -model merge_sort_batch2 
Execute       preproc_iomode -model merge_sort_batch2.116 
Execute       preproc_iomode -model merge_sort_batch2.115 
Execute       preproc_iomode -model merge_sort_batch2.114 
Execute       preproc_iomode -model merge_sort_batch2.113 
Execute       preproc_iomode -model merge_sort_batch2.112 
Execute       preproc_iomode -model merge_sort_batch2.111 
Execute       preproc_iomode -model merge_sort_batch2.110 
Execute       preproc_iomode -model merge_sort_batch1 
Execute       preproc_iomode -model merge_sort_batch1.109 
Execute       preproc_iomode -model merge_sort_batch1.108 
Execute       preproc_iomode -model merge_sort_batch1.107 
Execute       preproc_iomode -model merge_sort_batch1.106 
Execute       preproc_iomode -model merge_sort_batch1.105 
Execute       preproc_iomode -model merge_sort_batch1.104 
Execute       preproc_iomode -model merge_sort_batch1.103 
Execute       preproc_iomode -model merge_sort_batch1.102 
Execute       preproc_iomode -model merge_sort_batch1.101 
Execute       preproc_iomode -model merge_sort_batch1.100 
Execute       preproc_iomode -model merge_sort_batch1.99 
Execute       preproc_iomode -model merge_sort_batch1.98 
Execute       preproc_iomode -model merge_sort_batch1.97 
Execute       preproc_iomode -model merge_sort_batch1.96 
Execute       preproc_iomode -model merge_sort_batch1.95 
Execute       preproc_iomode -model merge_sort_batch0 
Execute       preproc_iomode -model merge_sort_batch0.94 
Execute       preproc_iomode -model merge_sort_batch0.93 
Execute       preproc_iomode -model merge_sort_batch0.92 
Execute       preproc_iomode -model merge_sort_batch0.91 
Execute       preproc_iomode -model merge_sort_batch0.90 
Execute       preproc_iomode -model merge_sort_batch0.89 
Execute       preproc_iomode -model merge_sort_batch0.88 
Execute       preproc_iomode -model merge_sort_batch0.87 
Execute       preproc_iomode -model merge_sort_batch0.86 
Execute       preproc_iomode -model merge_sort_batch0.85 
Execute       preproc_iomode -model merge_sort_batch0.84 
Execute       preproc_iomode -model merge_sort_batch0.83 
Execute       preproc_iomode -model merge_sort_batch0.82 
Execute       preproc_iomode -model merge_sort_batch0.81 
Execute       preproc_iomode -model merge_sort_batch0.80 
Execute       preproc_iomode -model merge_sort_batch0.79 
Execute       preproc_iomode -model merge_sort_batch0.78 
Execute       preproc_iomode -model merge_sort_batch0.77 
Execute       preproc_iomode -model merge_sort_batch0.76 
Execute       preproc_iomode -model merge_sort_batch0.75 
Execute       preproc_iomode -model merge_sort_batch0.74 
Execute       preproc_iomode -model merge_sort_batch0.73 
Execute       preproc_iomode -model merge_sort_batch0.72 
Execute       preproc_iomode -model merge_sort_batch0.71 
Execute       preproc_iomode -model merge_sort_batch0.70 
Execute       preproc_iomode -model merge_sort_batch0.69 
Execute       preproc_iomode -model merge_sort_batch0.68 
Execute       preproc_iomode -model merge_sort_batch0.67 
Execute       preproc_iomode -model merge_sort_batch0.66 
Execute       preproc_iomode -model merge_sort_batch0.65 
Execute       preproc_iomode -model merge_sort_batch0.64 
Execute       preproc_iomode -model batch_heap_sort.1.2 
Execute       preproc_iomode -model batch_heap_sort.1.2_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
Execute       preproc_iomode -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.63.1 
Execute       preproc_iomode -model batch_heap_sort.63.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
Execute       preproc_iomode -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.62.1 
Execute       preproc_iomode -model batch_heap_sort.62.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
Execute       preproc_iomode -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.61.1 
Execute       preproc_iomode -model batch_heap_sort.61.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
Execute       preproc_iomode -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.60.1 
Execute       preproc_iomode -model batch_heap_sort.60.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
Execute       preproc_iomode -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.59.1 
Execute       preproc_iomode -model batch_heap_sort.59.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
Execute       preproc_iomode -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.58.1 
Execute       preproc_iomode -model batch_heap_sort.58.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
Execute       preproc_iomode -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.57.1 
Execute       preproc_iomode -model batch_heap_sort.57.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
Execute       preproc_iomode -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.56.1 
Execute       preproc_iomode -model batch_heap_sort.56.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
Execute       preproc_iomode -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.55.1 
Execute       preproc_iomode -model batch_heap_sort.55.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
Execute       preproc_iomode -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.54.1 
Execute       preproc_iomode -model batch_heap_sort.54.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
Execute       preproc_iomode -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.53.1 
Execute       preproc_iomode -model batch_heap_sort.53.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
Execute       preproc_iomode -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.52.1 
Execute       preproc_iomode -model batch_heap_sort.52.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
Execute       preproc_iomode -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.51.1 
Execute       preproc_iomode -model batch_heap_sort.51.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
Execute       preproc_iomode -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.50.1 
Execute       preproc_iomode -model batch_heap_sort.50.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
Execute       preproc_iomode -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.49.1 
Execute       preproc_iomode -model batch_heap_sort.49.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
Execute       preproc_iomode -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.48.1 
Execute       preproc_iomode -model batch_heap_sort.48.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
Execute       preproc_iomode -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.47.1 
Execute       preproc_iomode -model batch_heap_sort.47.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
Execute       preproc_iomode -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.46.1 
Execute       preproc_iomode -model batch_heap_sort.46.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
Execute       preproc_iomode -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.45.1 
Execute       preproc_iomode -model batch_heap_sort.45.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
Execute       preproc_iomode -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.44.1 
Execute       preproc_iomode -model batch_heap_sort.44.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
Execute       preproc_iomode -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.43.1 
Execute       preproc_iomode -model batch_heap_sort.43.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
Execute       preproc_iomode -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.42.1 
Execute       preproc_iomode -model batch_heap_sort.42.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
Execute       preproc_iomode -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.41.1 
Execute       preproc_iomode -model batch_heap_sort.41.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
Execute       preproc_iomode -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.40.1 
Execute       preproc_iomode -model batch_heap_sort.40.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
Execute       preproc_iomode -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.39.1 
Execute       preproc_iomode -model batch_heap_sort.39.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
Execute       preproc_iomode -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.38.1 
Execute       preproc_iomode -model batch_heap_sort.38.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
Execute       preproc_iomode -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.37.1 
Execute       preproc_iomode -model batch_heap_sort.37.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
Execute       preproc_iomode -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.36.1 
Execute       preproc_iomode -model batch_heap_sort.36.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
Execute       preproc_iomode -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.35.1 
Execute       preproc_iomode -model batch_heap_sort.35.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
Execute       preproc_iomode -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.34.1 
Execute       preproc_iomode -model batch_heap_sort.34.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
Execute       preproc_iomode -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.33.1 
Execute       preproc_iomode -model batch_heap_sort.33.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
Execute       preproc_iomode -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.32.1 
Execute       preproc_iomode -model batch_heap_sort.32.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
Execute       preproc_iomode -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.31.1 
Execute       preproc_iomode -model batch_heap_sort.31.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
Execute       preproc_iomode -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.30.1 
Execute       preproc_iomode -model batch_heap_sort.30.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
Execute       preproc_iomode -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.29.1 
Execute       preproc_iomode -model batch_heap_sort.29.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
Execute       preproc_iomode -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.28.1 
Execute       preproc_iomode -model batch_heap_sort.28.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
Execute       preproc_iomode -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.27.1 
Execute       preproc_iomode -model batch_heap_sort.27.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
Execute       preproc_iomode -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.26.1 
Execute       preproc_iomode -model batch_heap_sort.26.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
Execute       preproc_iomode -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.25.1 
Execute       preproc_iomode -model batch_heap_sort.25.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
Execute       preproc_iomode -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.24.1 
Execute       preproc_iomode -model batch_heap_sort.24.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
Execute       preproc_iomode -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.23.1 
Execute       preproc_iomode -model batch_heap_sort.23.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
Execute       preproc_iomode -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.22.1 
Execute       preproc_iomode -model batch_heap_sort.22.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
Execute       preproc_iomode -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.21.1 
Execute       preproc_iomode -model batch_heap_sort.21.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
Execute       preproc_iomode -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.20.1 
Execute       preproc_iomode -model batch_heap_sort.20.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
Execute       preproc_iomode -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.19.1 
Execute       preproc_iomode -model batch_heap_sort.19.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
Execute       preproc_iomode -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.18.1 
Execute       preproc_iomode -model batch_heap_sort.18.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
Execute       preproc_iomode -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.17.1 
Execute       preproc_iomode -model batch_heap_sort.17.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
Execute       preproc_iomode -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.16.1 
Execute       preproc_iomode -model batch_heap_sort.16.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
Execute       preproc_iomode -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.15.1 
Execute       preproc_iomode -model batch_heap_sort.15.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
Execute       preproc_iomode -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.14.1 
Execute       preproc_iomode -model batch_heap_sort.14.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
Execute       preproc_iomode -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.13.1 
Execute       preproc_iomode -model batch_heap_sort.13.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
Execute       preproc_iomode -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.12.1 
Execute       preproc_iomode -model batch_heap_sort.12.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
Execute       preproc_iomode -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.11.1 
Execute       preproc_iomode -model batch_heap_sort.11.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
Execute       preproc_iomode -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.10.1 
Execute       preproc_iomode -model batch_heap_sort.10.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
Execute       preproc_iomode -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.9.1 
Execute       preproc_iomode -model batch_heap_sort.9.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
Execute       preproc_iomode -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.8.1 
Execute       preproc_iomode -model batch_heap_sort.8.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
Execute       preproc_iomode -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.7.1 
Execute       preproc_iomode -model batch_heap_sort.7.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
Execute       preproc_iomode -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.6.1 
Execute       preproc_iomode -model batch_heap_sort.6.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
Execute       preproc_iomode -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.5.1 
Execute       preproc_iomode -model batch_heap_sort.5.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
Execute       preproc_iomode -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.4.1 
Execute       preproc_iomode -model batch_heap_sort.4.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
Execute       preproc_iomode -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.3.1 
Execute       preproc_iomode -model batch_heap_sort.3.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
Execute       preproc_iomode -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.2.1 
Execute       preproc_iomode -model batch_heap_sort.2.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
Execute       preproc_iomode -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model batch_heap_sort.1.1 
Execute       preproc_iomode -model batch_heap_sort.1.1_Pipeline_output_data 
Execute       preproc_iomode -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
Execute       preproc_iomode -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
Execute       get_model_list multi_heap_kmerge -filter all-wo-channel 
INFO-FLOW: Model list for configure: batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 batch_heap_sort.1.1_Pipeline_output_data batch_heap_sort.1.1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 batch_heap_sort.2.1_Pipeline_output_data batch_heap_sort.2.1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 batch_heap_sort.3.1_Pipeline_output_data batch_heap_sort.3.1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 batch_heap_sort.4.1_Pipeline_output_data batch_heap_sort.4.1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 batch_heap_sort.5.1_Pipeline_output_data batch_heap_sort.5.1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 batch_heap_sort.6.1_Pipeline_output_data batch_heap_sort.6.1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 batch_heap_sort.7.1_Pipeline_output_data batch_heap_sort.7.1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 batch_heap_sort.8.1_Pipeline_output_data batch_heap_sort.8.1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 batch_heap_sort.9.1_Pipeline_output_data batch_heap_sort.9.1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 batch_heap_sort.10.1_Pipeline_output_data batch_heap_sort.10.1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 batch_heap_sort.11.1_Pipeline_output_data batch_heap_sort.11.1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 batch_heap_sort.12.1_Pipeline_output_data batch_heap_sort.12.1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 batch_heap_sort.13.1_Pipeline_output_data batch_heap_sort.13.1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 batch_heap_sort.14.1_Pipeline_output_data batch_heap_sort.14.1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 batch_heap_sort.15.1_Pipeline_output_data batch_heap_sort.15.1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 batch_heap_sort.16.1_Pipeline_output_data batch_heap_sort.16.1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 batch_heap_sort.17.1_Pipeline_output_data batch_heap_sort.17.1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 batch_heap_sort.18.1_Pipeline_output_data batch_heap_sort.18.1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 batch_heap_sort.19.1_Pipeline_output_data batch_heap_sort.19.1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 batch_heap_sort.20.1_Pipeline_output_data batch_heap_sort.20.1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 batch_heap_sort.21.1_Pipeline_output_data batch_heap_sort.21.1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 batch_heap_sort.22.1_Pipeline_output_data batch_heap_sort.22.1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 batch_heap_sort.23.1_Pipeline_output_data batch_heap_sort.23.1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 batch_heap_sort.24.1_Pipeline_output_data batch_heap_sort.24.1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 batch_heap_sort.25.1_Pipeline_output_data batch_heap_sort.25.1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 batch_heap_sort.26.1_Pipeline_output_data batch_heap_sort.26.1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 batch_heap_sort.27.1_Pipeline_output_data batch_heap_sort.27.1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 batch_heap_sort.28.1_Pipeline_output_data batch_heap_sort.28.1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 batch_heap_sort.29.1_Pipeline_output_data batch_heap_sort.29.1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 batch_heap_sort.30.1_Pipeline_output_data batch_heap_sort.30.1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 batch_heap_sort.31.1_Pipeline_output_data batch_heap_sort.31.1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 batch_heap_sort.32.1_Pipeline_output_data batch_heap_sort.32.1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 batch_heap_sort.33.1_Pipeline_output_data batch_heap_sort.33.1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 batch_heap_sort.34.1_Pipeline_output_data batch_heap_sort.34.1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 batch_heap_sort.35.1_Pipeline_output_data batch_heap_sort.35.1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 batch_heap_sort.36.1_Pipeline_output_data batch_heap_sort.36.1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 batch_heap_sort.37.1_Pipeline_output_data batch_heap_sort.37.1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 batch_heap_sort.38.1_Pipeline_output_data batch_heap_sort.38.1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 batch_heap_sort.39.1_Pipeline_output_data batch_heap_sort.39.1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 batch_heap_sort.40.1_Pipeline_output_data batch_heap_sort.40.1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 batch_heap_sort.41.1_Pipeline_output_data batch_heap_sort.41.1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 batch_heap_sort.42.1_Pipeline_output_data batch_heap_sort.42.1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 batch_heap_sort.43.1_Pipeline_output_data batch_heap_sort.43.1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 batch_heap_sort.44.1_Pipeline_output_data batch_heap_sort.44.1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 batch_heap_sort.45.1_Pipeline_output_data batch_heap_sort.45.1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 batch_heap_sort.46.1_Pipeline_output_data batch_heap_sort.46.1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 batch_heap_sort.47.1_Pipeline_output_data batch_heap_sort.47.1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 batch_heap_sort.48.1_Pipeline_output_data batch_heap_sort.48.1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 batch_heap_sort.49.1_Pipeline_output_data batch_heap_sort.49.1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 batch_heap_sort.50.1_Pipeline_output_data batch_heap_sort.50.1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 batch_heap_sort.51.1_Pipeline_output_data batch_heap_sort.51.1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 batch_heap_sort.52.1_Pipeline_output_data batch_heap_sort.52.1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 batch_heap_sort.53.1_Pipeline_output_data batch_heap_sort.53.1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 batch_heap_sort.54.1_Pipeline_output_data batch_heap_sort.54.1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 batch_heap_sort.55.1_Pipeline_output_data batch_heap_sort.55.1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 batch_heap_sort.56.1_Pipeline_output_data batch_heap_sort.56.1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 batch_heap_sort.57.1_Pipeline_output_data batch_heap_sort.57.1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 batch_heap_sort.58.1_Pipeline_output_data batch_heap_sort.58.1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 batch_heap_sort.59.1_Pipeline_output_data batch_heap_sort.59.1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 batch_heap_sort.60.1_Pipeline_output_data batch_heap_sort.60.1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 batch_heap_sort.61.1_Pipeline_output_data batch_heap_sort.61.1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 batch_heap_sort.62.1_Pipeline_output_data batch_heap_sort.62.1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 batch_heap_sort.63.1_Pipeline_output_data batch_heap_sort.63.1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 batch_heap_sort.1.2_Pipeline_output_data batch_heap_sort.1.2 merge_sort_batch0.64 merge_sort_batch0.65 merge_sort_batch0.66 merge_sort_batch0.67 merge_sort_batch0.68 merge_sort_batch0.69 merge_sort_batch0.70 merge_sort_batch0.71 merge_sort_batch0.72 merge_sort_batch0.73 merge_sort_batch0.74 merge_sort_batch0.75 merge_sort_batch0.76 merge_sort_batch0.77 merge_sort_batch0.78 merge_sort_batch0.79 merge_sort_batch0.80 merge_sort_batch0.81 merge_sort_batch0.82 merge_sort_batch0.83 merge_sort_batch0.84 merge_sort_batch0.85 merge_sort_batch0.86 merge_sort_batch0.87 merge_sort_batch0.88 merge_sort_batch0.89 merge_sort_batch0.90 merge_sort_batch0.91 merge_sort_batch0.92 merge_sort_batch0.93 merge_sort_batch0.94 merge_sort_batch0 merge_sort_batch1.95 merge_sort_batch1.96 merge_sort_batch1.97 merge_sort_batch1.98 merge_sort_batch1.99 merge_sort_batch1.100 merge_sort_batch1.101 merge_sort_batch1.102 merge_sort_batch1.103 merge_sort_batch1.104 merge_sort_batch1.105 merge_sort_batch1.106 merge_sort_batch1.107 merge_sort_batch1.108 merge_sort_batch1.109 merge_sort_batch1 merge_sort_batch2.110 merge_sort_batch2.111 merge_sort_batch2.112 merge_sort_batch2.113 merge_sort_batch2.114 merge_sort_batch2.115 merge_sort_batch2.116 merge_sort_batch2 merge_sort_batch3.117 merge_sort_batch3.118 merge_sort_batch3.119 merge_sort_batch3 merge_sort_batch4.120 merge_sort_batch4 merge_sort_batch5.1 multi_heap_kmerge
INFO-FLOW: Configuring Module : batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 ...
Execute       set_default_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
Execute       apply_spec_resource_limit batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
INFO-FLOW: Configuring Module : batch_heap_sort.1.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.1.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.1.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.1.1 ...
Execute       set_default_model batch_heap_sort.1.1 
Execute       apply_spec_resource_limit batch_heap_sort.1.1 
INFO-FLOW: Configuring Module : batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 ...
Execute       set_default_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
Execute       apply_spec_resource_limit batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
INFO-FLOW: Configuring Module : batch_heap_sort.2.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.2.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.2.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.2.1 ...
Execute       set_default_model batch_heap_sort.2.1 
Execute       apply_spec_resource_limit batch_heap_sort.2.1 
INFO-FLOW: Configuring Module : batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 ...
Execute       set_default_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
Execute       apply_spec_resource_limit batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
INFO-FLOW: Configuring Module : batch_heap_sort.3.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.3.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.3.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.3.1 ...
Execute       set_default_model batch_heap_sort.3.1 
Execute       apply_spec_resource_limit batch_heap_sort.3.1 
INFO-FLOW: Configuring Module : batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 ...
Execute       set_default_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
Execute       apply_spec_resource_limit batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
INFO-FLOW: Configuring Module : batch_heap_sort.4.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.4.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.4.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.4.1 ...
Execute       set_default_model batch_heap_sort.4.1 
Execute       apply_spec_resource_limit batch_heap_sort.4.1 
INFO-FLOW: Configuring Module : batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 ...
Execute       set_default_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
Execute       apply_spec_resource_limit batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
INFO-FLOW: Configuring Module : batch_heap_sort.5.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.5.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.5.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.5.1 ...
Execute       set_default_model batch_heap_sort.5.1 
Execute       apply_spec_resource_limit batch_heap_sort.5.1 
INFO-FLOW: Configuring Module : batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 ...
Execute       set_default_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
Execute       apply_spec_resource_limit batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
INFO-FLOW: Configuring Module : batch_heap_sort.6.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.6.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.6.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.6.1 ...
Execute       set_default_model batch_heap_sort.6.1 
Execute       apply_spec_resource_limit batch_heap_sort.6.1 
INFO-FLOW: Configuring Module : batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 ...
Execute       set_default_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
Execute       apply_spec_resource_limit batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
INFO-FLOW: Configuring Module : batch_heap_sort.7.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.7.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.7.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.7.1 ...
Execute       set_default_model batch_heap_sort.7.1 
Execute       apply_spec_resource_limit batch_heap_sort.7.1 
INFO-FLOW: Configuring Module : batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 ...
Execute       set_default_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
Execute       apply_spec_resource_limit batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
INFO-FLOW: Configuring Module : batch_heap_sort.8.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.8.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.8.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.8.1 ...
Execute       set_default_model batch_heap_sort.8.1 
Execute       apply_spec_resource_limit batch_heap_sort.8.1 
INFO-FLOW: Configuring Module : batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 ...
Execute       set_default_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
Execute       apply_spec_resource_limit batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
INFO-FLOW: Configuring Module : batch_heap_sort.9.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.9.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.9.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.9.1 ...
Execute       set_default_model batch_heap_sort.9.1 
Execute       apply_spec_resource_limit batch_heap_sort.9.1 
INFO-FLOW: Configuring Module : batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 ...
Execute       set_default_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
Execute       apply_spec_resource_limit batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
INFO-FLOW: Configuring Module : batch_heap_sort.10.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.10.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.10.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.10.1 ...
Execute       set_default_model batch_heap_sort.10.1 
Execute       apply_spec_resource_limit batch_heap_sort.10.1 
INFO-FLOW: Configuring Module : batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 ...
Execute       set_default_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
Execute       apply_spec_resource_limit batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
INFO-FLOW: Configuring Module : batch_heap_sort.11.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.11.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.11.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.11.1 ...
Execute       set_default_model batch_heap_sort.11.1 
Execute       apply_spec_resource_limit batch_heap_sort.11.1 
INFO-FLOW: Configuring Module : batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 ...
Execute       set_default_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
Execute       apply_spec_resource_limit batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
INFO-FLOW: Configuring Module : batch_heap_sort.12.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.12.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.12.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.12.1 ...
Execute       set_default_model batch_heap_sort.12.1 
Execute       apply_spec_resource_limit batch_heap_sort.12.1 
INFO-FLOW: Configuring Module : batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 ...
Execute       set_default_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
Execute       apply_spec_resource_limit batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
INFO-FLOW: Configuring Module : batch_heap_sort.13.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.13.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.13.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.13.1 ...
Execute       set_default_model batch_heap_sort.13.1 
Execute       apply_spec_resource_limit batch_heap_sort.13.1 
INFO-FLOW: Configuring Module : batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 ...
Execute       set_default_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
Execute       apply_spec_resource_limit batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
INFO-FLOW: Configuring Module : batch_heap_sort.14.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.14.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.14.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.14.1 ...
Execute       set_default_model batch_heap_sort.14.1 
Execute       apply_spec_resource_limit batch_heap_sort.14.1 
INFO-FLOW: Configuring Module : batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 ...
Execute       set_default_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
Execute       apply_spec_resource_limit batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
INFO-FLOW: Configuring Module : batch_heap_sort.15.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.15.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.15.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.15.1 ...
Execute       set_default_model batch_heap_sort.15.1 
Execute       apply_spec_resource_limit batch_heap_sort.15.1 
INFO-FLOW: Configuring Module : batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 ...
Execute       set_default_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
Execute       apply_spec_resource_limit batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
INFO-FLOW: Configuring Module : batch_heap_sort.16.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.16.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.16.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.16.1 ...
Execute       set_default_model batch_heap_sort.16.1 
Execute       apply_spec_resource_limit batch_heap_sort.16.1 
INFO-FLOW: Configuring Module : batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 ...
Execute       set_default_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
Execute       apply_spec_resource_limit batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
INFO-FLOW: Configuring Module : batch_heap_sort.17.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.17.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.17.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.17.1 ...
Execute       set_default_model batch_heap_sort.17.1 
Execute       apply_spec_resource_limit batch_heap_sort.17.1 
INFO-FLOW: Configuring Module : batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 ...
Execute       set_default_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
Execute       apply_spec_resource_limit batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
INFO-FLOW: Configuring Module : batch_heap_sort.18.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.18.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.18.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.18.1 ...
Execute       set_default_model batch_heap_sort.18.1 
Execute       apply_spec_resource_limit batch_heap_sort.18.1 
INFO-FLOW: Configuring Module : batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 ...
Execute       set_default_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
Execute       apply_spec_resource_limit batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
INFO-FLOW: Configuring Module : batch_heap_sort.19.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.19.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.19.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.19.1 ...
Execute       set_default_model batch_heap_sort.19.1 
Execute       apply_spec_resource_limit batch_heap_sort.19.1 
INFO-FLOW: Configuring Module : batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 ...
Execute       set_default_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
Execute       apply_spec_resource_limit batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
INFO-FLOW: Configuring Module : batch_heap_sort.20.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.20.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.20.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.20.1 ...
Execute       set_default_model batch_heap_sort.20.1 
Execute       apply_spec_resource_limit batch_heap_sort.20.1 
INFO-FLOW: Configuring Module : batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 ...
Execute       set_default_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
Execute       apply_spec_resource_limit batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
INFO-FLOW: Configuring Module : batch_heap_sort.21.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.21.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.21.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.21.1 ...
Execute       set_default_model batch_heap_sort.21.1 
Execute       apply_spec_resource_limit batch_heap_sort.21.1 
INFO-FLOW: Configuring Module : batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 ...
Execute       set_default_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
Execute       apply_spec_resource_limit batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
INFO-FLOW: Configuring Module : batch_heap_sort.22.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.22.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.22.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.22.1 ...
Execute       set_default_model batch_heap_sort.22.1 
Execute       apply_spec_resource_limit batch_heap_sort.22.1 
INFO-FLOW: Configuring Module : batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 ...
Execute       set_default_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
Execute       apply_spec_resource_limit batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
INFO-FLOW: Configuring Module : batch_heap_sort.23.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.23.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.23.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.23.1 ...
Execute       set_default_model batch_heap_sort.23.1 
Execute       apply_spec_resource_limit batch_heap_sort.23.1 
INFO-FLOW: Configuring Module : batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 ...
Execute       set_default_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
Execute       apply_spec_resource_limit batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
INFO-FLOW: Configuring Module : batch_heap_sort.24.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.24.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.24.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.24.1 ...
Execute       set_default_model batch_heap_sort.24.1 
Execute       apply_spec_resource_limit batch_heap_sort.24.1 
INFO-FLOW: Configuring Module : batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 ...
Execute       set_default_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
Execute       apply_spec_resource_limit batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
INFO-FLOW: Configuring Module : batch_heap_sort.25.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.25.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.25.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.25.1 ...
Execute       set_default_model batch_heap_sort.25.1 
Execute       apply_spec_resource_limit batch_heap_sort.25.1 
INFO-FLOW: Configuring Module : batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 ...
Execute       set_default_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
Execute       apply_spec_resource_limit batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
INFO-FLOW: Configuring Module : batch_heap_sort.26.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.26.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.26.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.26.1 ...
Execute       set_default_model batch_heap_sort.26.1 
Execute       apply_spec_resource_limit batch_heap_sort.26.1 
INFO-FLOW: Configuring Module : batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 ...
Execute       set_default_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
Execute       apply_spec_resource_limit batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
INFO-FLOW: Configuring Module : batch_heap_sort.27.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.27.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.27.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.27.1 ...
Execute       set_default_model batch_heap_sort.27.1 
Execute       apply_spec_resource_limit batch_heap_sort.27.1 
INFO-FLOW: Configuring Module : batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 ...
Execute       set_default_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
Execute       apply_spec_resource_limit batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
INFO-FLOW: Configuring Module : batch_heap_sort.28.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.28.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.28.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.28.1 ...
Execute       set_default_model batch_heap_sort.28.1 
Execute       apply_spec_resource_limit batch_heap_sort.28.1 
INFO-FLOW: Configuring Module : batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 ...
Execute       set_default_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
Execute       apply_spec_resource_limit batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
INFO-FLOW: Configuring Module : batch_heap_sort.29.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.29.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.29.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.29.1 ...
Execute       set_default_model batch_heap_sort.29.1 
Execute       apply_spec_resource_limit batch_heap_sort.29.1 
INFO-FLOW: Configuring Module : batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 ...
Execute       set_default_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
Execute       apply_spec_resource_limit batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
INFO-FLOW: Configuring Module : batch_heap_sort.30.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.30.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.30.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.30.1 ...
Execute       set_default_model batch_heap_sort.30.1 
Execute       apply_spec_resource_limit batch_heap_sort.30.1 
INFO-FLOW: Configuring Module : batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 ...
Execute       set_default_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
Execute       apply_spec_resource_limit batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
INFO-FLOW: Configuring Module : batch_heap_sort.31.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.31.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.31.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.31.1 ...
Execute       set_default_model batch_heap_sort.31.1 
Execute       apply_spec_resource_limit batch_heap_sort.31.1 
INFO-FLOW: Configuring Module : batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 ...
Execute       set_default_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
Execute       apply_spec_resource_limit batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
INFO-FLOW: Configuring Module : batch_heap_sort.32.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.32.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.32.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.32.1 ...
Execute       set_default_model batch_heap_sort.32.1 
Execute       apply_spec_resource_limit batch_heap_sort.32.1 
INFO-FLOW: Configuring Module : batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 ...
Execute       set_default_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
Execute       apply_spec_resource_limit batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
INFO-FLOW: Configuring Module : batch_heap_sort.33.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.33.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.33.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.33.1 ...
Execute       set_default_model batch_heap_sort.33.1 
Execute       apply_spec_resource_limit batch_heap_sort.33.1 
INFO-FLOW: Configuring Module : batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 ...
Execute       set_default_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
Execute       apply_spec_resource_limit batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
INFO-FLOW: Configuring Module : batch_heap_sort.34.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.34.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.34.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.34.1 ...
Execute       set_default_model batch_heap_sort.34.1 
Execute       apply_spec_resource_limit batch_heap_sort.34.1 
INFO-FLOW: Configuring Module : batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 ...
Execute       set_default_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
Execute       apply_spec_resource_limit batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
INFO-FLOW: Configuring Module : batch_heap_sort.35.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.35.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.35.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.35.1 ...
Execute       set_default_model batch_heap_sort.35.1 
Execute       apply_spec_resource_limit batch_heap_sort.35.1 
INFO-FLOW: Configuring Module : batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 ...
Execute       set_default_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
Execute       apply_spec_resource_limit batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
INFO-FLOW: Configuring Module : batch_heap_sort.36.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.36.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.36.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.36.1 ...
Execute       set_default_model batch_heap_sort.36.1 
Execute       apply_spec_resource_limit batch_heap_sort.36.1 
INFO-FLOW: Configuring Module : batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 ...
Execute       set_default_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
Execute       apply_spec_resource_limit batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
INFO-FLOW: Configuring Module : batch_heap_sort.37.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.37.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.37.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.37.1 ...
Execute       set_default_model batch_heap_sort.37.1 
Execute       apply_spec_resource_limit batch_heap_sort.37.1 
INFO-FLOW: Configuring Module : batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 ...
Execute       set_default_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
Execute       apply_spec_resource_limit batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
INFO-FLOW: Configuring Module : batch_heap_sort.38.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.38.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.38.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.38.1 ...
Execute       set_default_model batch_heap_sort.38.1 
Execute       apply_spec_resource_limit batch_heap_sort.38.1 
INFO-FLOW: Configuring Module : batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 ...
Execute       set_default_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
Execute       apply_spec_resource_limit batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
INFO-FLOW: Configuring Module : batch_heap_sort.39.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.39.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.39.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.39.1 ...
Execute       set_default_model batch_heap_sort.39.1 
Execute       apply_spec_resource_limit batch_heap_sort.39.1 
INFO-FLOW: Configuring Module : batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 ...
Execute       set_default_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
Execute       apply_spec_resource_limit batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
INFO-FLOW: Configuring Module : batch_heap_sort.40.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.40.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.40.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.40.1 ...
Execute       set_default_model batch_heap_sort.40.1 
Execute       apply_spec_resource_limit batch_heap_sort.40.1 
INFO-FLOW: Configuring Module : batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 ...
Execute       set_default_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
Execute       apply_spec_resource_limit batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
INFO-FLOW: Configuring Module : batch_heap_sort.41.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.41.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.41.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.41.1 ...
Execute       set_default_model batch_heap_sort.41.1 
Execute       apply_spec_resource_limit batch_heap_sort.41.1 
INFO-FLOW: Configuring Module : batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 ...
Execute       set_default_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
Execute       apply_spec_resource_limit batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
INFO-FLOW: Configuring Module : batch_heap_sort.42.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.42.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.42.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.42.1 ...
Execute       set_default_model batch_heap_sort.42.1 
Execute       apply_spec_resource_limit batch_heap_sort.42.1 
INFO-FLOW: Configuring Module : batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 ...
Execute       set_default_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
Execute       apply_spec_resource_limit batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
INFO-FLOW: Configuring Module : batch_heap_sort.43.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.43.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.43.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.43.1 ...
Execute       set_default_model batch_heap_sort.43.1 
Execute       apply_spec_resource_limit batch_heap_sort.43.1 
INFO-FLOW: Configuring Module : batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 ...
Execute       set_default_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
Execute       apply_spec_resource_limit batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
INFO-FLOW: Configuring Module : batch_heap_sort.44.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.44.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.44.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.44.1 ...
Execute       set_default_model batch_heap_sort.44.1 
Execute       apply_spec_resource_limit batch_heap_sort.44.1 
INFO-FLOW: Configuring Module : batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 ...
Execute       set_default_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
Execute       apply_spec_resource_limit batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
INFO-FLOW: Configuring Module : batch_heap_sort.45.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.45.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.45.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.45.1 ...
Execute       set_default_model batch_heap_sort.45.1 
Execute       apply_spec_resource_limit batch_heap_sort.45.1 
INFO-FLOW: Configuring Module : batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 ...
Execute       set_default_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
Execute       apply_spec_resource_limit batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
INFO-FLOW: Configuring Module : batch_heap_sort.46.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.46.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.46.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.46.1 ...
Execute       set_default_model batch_heap_sort.46.1 
Execute       apply_spec_resource_limit batch_heap_sort.46.1 
INFO-FLOW: Configuring Module : batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 ...
Execute       set_default_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
Execute       apply_spec_resource_limit batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
INFO-FLOW: Configuring Module : batch_heap_sort.47.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.47.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.47.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.47.1 ...
Execute       set_default_model batch_heap_sort.47.1 
Execute       apply_spec_resource_limit batch_heap_sort.47.1 
INFO-FLOW: Configuring Module : batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 ...
Execute       set_default_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
Execute       apply_spec_resource_limit batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
INFO-FLOW: Configuring Module : batch_heap_sort.48.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.48.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.48.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.48.1 ...
Execute       set_default_model batch_heap_sort.48.1 
Execute       apply_spec_resource_limit batch_heap_sort.48.1 
INFO-FLOW: Configuring Module : batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 ...
Execute       set_default_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
Execute       apply_spec_resource_limit batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
INFO-FLOW: Configuring Module : batch_heap_sort.49.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.49.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.49.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.49.1 ...
Execute       set_default_model batch_heap_sort.49.1 
Execute       apply_spec_resource_limit batch_heap_sort.49.1 
INFO-FLOW: Configuring Module : batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 ...
Execute       set_default_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
Execute       apply_spec_resource_limit batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
INFO-FLOW: Configuring Module : batch_heap_sort.50.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.50.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.50.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.50.1 ...
Execute       set_default_model batch_heap_sort.50.1 
Execute       apply_spec_resource_limit batch_heap_sort.50.1 
INFO-FLOW: Configuring Module : batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 ...
Execute       set_default_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
Execute       apply_spec_resource_limit batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
INFO-FLOW: Configuring Module : batch_heap_sort.51.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.51.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.51.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.51.1 ...
Execute       set_default_model batch_heap_sort.51.1 
Execute       apply_spec_resource_limit batch_heap_sort.51.1 
INFO-FLOW: Configuring Module : batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 ...
Execute       set_default_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
Execute       apply_spec_resource_limit batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
INFO-FLOW: Configuring Module : batch_heap_sort.52.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.52.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.52.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.52.1 ...
Execute       set_default_model batch_heap_sort.52.1 
Execute       apply_spec_resource_limit batch_heap_sort.52.1 
INFO-FLOW: Configuring Module : batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 ...
Execute       set_default_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
Execute       apply_spec_resource_limit batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
INFO-FLOW: Configuring Module : batch_heap_sort.53.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.53.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.53.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.53.1 ...
Execute       set_default_model batch_heap_sort.53.1 
Execute       apply_spec_resource_limit batch_heap_sort.53.1 
INFO-FLOW: Configuring Module : batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 ...
Execute       set_default_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
Execute       apply_spec_resource_limit batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
INFO-FLOW: Configuring Module : batch_heap_sort.54.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.54.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.54.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.54.1 ...
Execute       set_default_model batch_heap_sort.54.1 
Execute       apply_spec_resource_limit batch_heap_sort.54.1 
INFO-FLOW: Configuring Module : batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 ...
Execute       set_default_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
Execute       apply_spec_resource_limit batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
INFO-FLOW: Configuring Module : batch_heap_sort.55.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.55.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.55.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.55.1 ...
Execute       set_default_model batch_heap_sort.55.1 
Execute       apply_spec_resource_limit batch_heap_sort.55.1 
INFO-FLOW: Configuring Module : batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 ...
Execute       set_default_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
Execute       apply_spec_resource_limit batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
INFO-FLOW: Configuring Module : batch_heap_sort.56.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.56.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.56.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.56.1 ...
Execute       set_default_model batch_heap_sort.56.1 
Execute       apply_spec_resource_limit batch_heap_sort.56.1 
INFO-FLOW: Configuring Module : batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 ...
Execute       set_default_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
Execute       apply_spec_resource_limit batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
INFO-FLOW: Configuring Module : batch_heap_sort.57.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.57.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.57.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.57.1 ...
Execute       set_default_model batch_heap_sort.57.1 
Execute       apply_spec_resource_limit batch_heap_sort.57.1 
INFO-FLOW: Configuring Module : batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 ...
Execute       set_default_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
Execute       apply_spec_resource_limit batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
INFO-FLOW: Configuring Module : batch_heap_sort.58.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.58.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.58.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.58.1 ...
Execute       set_default_model batch_heap_sort.58.1 
Execute       apply_spec_resource_limit batch_heap_sort.58.1 
INFO-FLOW: Configuring Module : batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 ...
Execute       set_default_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
Execute       apply_spec_resource_limit batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
INFO-FLOW: Configuring Module : batch_heap_sort.59.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.59.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.59.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.59.1 ...
Execute       set_default_model batch_heap_sort.59.1 
Execute       apply_spec_resource_limit batch_heap_sort.59.1 
INFO-FLOW: Configuring Module : batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 ...
Execute       set_default_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
Execute       apply_spec_resource_limit batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
INFO-FLOW: Configuring Module : batch_heap_sort.60.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.60.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.60.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.60.1 ...
Execute       set_default_model batch_heap_sort.60.1 
Execute       apply_spec_resource_limit batch_heap_sort.60.1 
INFO-FLOW: Configuring Module : batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 ...
Execute       set_default_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
Execute       apply_spec_resource_limit batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
INFO-FLOW: Configuring Module : batch_heap_sort.61.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.61.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.61.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.61.1 ...
Execute       set_default_model batch_heap_sort.61.1 
Execute       apply_spec_resource_limit batch_heap_sort.61.1 
INFO-FLOW: Configuring Module : batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 ...
Execute       set_default_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
Execute       apply_spec_resource_limit batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
INFO-FLOW: Configuring Module : batch_heap_sort.62.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.62.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.62.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.62.1 ...
Execute       set_default_model batch_heap_sort.62.1 
Execute       apply_spec_resource_limit batch_heap_sort.62.1 
INFO-FLOW: Configuring Module : batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 ...
Execute       set_default_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
Execute       apply_spec_resource_limit batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
INFO-FLOW: Configuring Module : batch_heap_sort.63.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.63.1_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.63.1_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.63.1 ...
Execute       set_default_model batch_heap_sort.63.1 
Execute       apply_spec_resource_limit batch_heap_sort.63.1 
INFO-FLOW: Configuring Module : batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 ...
Execute       set_default_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
Execute       apply_spec_resource_limit batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
INFO-FLOW: Configuring Module : batch_heap_sort.1.2_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.1.2_Pipeline_output_data 
Execute       apply_spec_resource_limit batch_heap_sort.1.2_Pipeline_output_data 
INFO-FLOW: Configuring Module : batch_heap_sort.1.2 ...
Execute       set_default_model batch_heap_sort.1.2 
Execute       apply_spec_resource_limit batch_heap_sort.1.2 
INFO-FLOW: Configuring Module : merge_sort_batch0.64 ...
Execute       set_default_model merge_sort_batch0.64 
Execute       apply_spec_resource_limit merge_sort_batch0.64 
INFO-FLOW: Configuring Module : merge_sort_batch0.65 ...
Execute       set_default_model merge_sort_batch0.65 
Execute       apply_spec_resource_limit merge_sort_batch0.65 
INFO-FLOW: Configuring Module : merge_sort_batch0.66 ...
Execute       set_default_model merge_sort_batch0.66 
Execute       apply_spec_resource_limit merge_sort_batch0.66 
INFO-FLOW: Configuring Module : merge_sort_batch0.67 ...
Execute       set_default_model merge_sort_batch0.67 
Execute       apply_spec_resource_limit merge_sort_batch0.67 
INFO-FLOW: Configuring Module : merge_sort_batch0.68 ...
Execute       set_default_model merge_sort_batch0.68 
Execute       apply_spec_resource_limit merge_sort_batch0.68 
INFO-FLOW: Configuring Module : merge_sort_batch0.69 ...
Execute       set_default_model merge_sort_batch0.69 
Execute       apply_spec_resource_limit merge_sort_batch0.69 
INFO-FLOW: Configuring Module : merge_sort_batch0.70 ...
Execute       set_default_model merge_sort_batch0.70 
Execute       apply_spec_resource_limit merge_sort_batch0.70 
INFO-FLOW: Configuring Module : merge_sort_batch0.71 ...
Execute       set_default_model merge_sort_batch0.71 
Execute       apply_spec_resource_limit merge_sort_batch0.71 
INFO-FLOW: Configuring Module : merge_sort_batch0.72 ...
Execute       set_default_model merge_sort_batch0.72 
Execute       apply_spec_resource_limit merge_sort_batch0.72 
INFO-FLOW: Configuring Module : merge_sort_batch0.73 ...
Execute       set_default_model merge_sort_batch0.73 
Execute       apply_spec_resource_limit merge_sort_batch0.73 
INFO-FLOW: Configuring Module : merge_sort_batch0.74 ...
Execute       set_default_model merge_sort_batch0.74 
Execute       apply_spec_resource_limit merge_sort_batch0.74 
INFO-FLOW: Configuring Module : merge_sort_batch0.75 ...
Execute       set_default_model merge_sort_batch0.75 
Execute       apply_spec_resource_limit merge_sort_batch0.75 
INFO-FLOW: Configuring Module : merge_sort_batch0.76 ...
Execute       set_default_model merge_sort_batch0.76 
Execute       apply_spec_resource_limit merge_sort_batch0.76 
INFO-FLOW: Configuring Module : merge_sort_batch0.77 ...
Execute       set_default_model merge_sort_batch0.77 
Execute       apply_spec_resource_limit merge_sort_batch0.77 
INFO-FLOW: Configuring Module : merge_sort_batch0.78 ...
Execute       set_default_model merge_sort_batch0.78 
Execute       apply_spec_resource_limit merge_sort_batch0.78 
INFO-FLOW: Configuring Module : merge_sort_batch0.79 ...
Execute       set_default_model merge_sort_batch0.79 
Execute       apply_spec_resource_limit merge_sort_batch0.79 
INFO-FLOW: Configuring Module : merge_sort_batch0.80 ...
Execute       set_default_model merge_sort_batch0.80 
Execute       apply_spec_resource_limit merge_sort_batch0.80 
INFO-FLOW: Configuring Module : merge_sort_batch0.81 ...
Execute       set_default_model merge_sort_batch0.81 
Execute       apply_spec_resource_limit merge_sort_batch0.81 
INFO-FLOW: Configuring Module : merge_sort_batch0.82 ...
Execute       set_default_model merge_sort_batch0.82 
Execute       apply_spec_resource_limit merge_sort_batch0.82 
INFO-FLOW: Configuring Module : merge_sort_batch0.83 ...
Execute       set_default_model merge_sort_batch0.83 
Execute       apply_spec_resource_limit merge_sort_batch0.83 
INFO-FLOW: Configuring Module : merge_sort_batch0.84 ...
Execute       set_default_model merge_sort_batch0.84 
Execute       apply_spec_resource_limit merge_sort_batch0.84 
INFO-FLOW: Configuring Module : merge_sort_batch0.85 ...
Execute       set_default_model merge_sort_batch0.85 
Execute       apply_spec_resource_limit merge_sort_batch0.85 
INFO-FLOW: Configuring Module : merge_sort_batch0.86 ...
Execute       set_default_model merge_sort_batch0.86 
Execute       apply_spec_resource_limit merge_sort_batch0.86 
INFO-FLOW: Configuring Module : merge_sort_batch0.87 ...
Execute       set_default_model merge_sort_batch0.87 
Execute       apply_spec_resource_limit merge_sort_batch0.87 
INFO-FLOW: Configuring Module : merge_sort_batch0.88 ...
Execute       set_default_model merge_sort_batch0.88 
Execute       apply_spec_resource_limit merge_sort_batch0.88 
INFO-FLOW: Configuring Module : merge_sort_batch0.89 ...
Execute       set_default_model merge_sort_batch0.89 
Execute       apply_spec_resource_limit merge_sort_batch0.89 
INFO-FLOW: Configuring Module : merge_sort_batch0.90 ...
Execute       set_default_model merge_sort_batch0.90 
Execute       apply_spec_resource_limit merge_sort_batch0.90 
INFO-FLOW: Configuring Module : merge_sort_batch0.91 ...
Execute       set_default_model merge_sort_batch0.91 
Execute       apply_spec_resource_limit merge_sort_batch0.91 
INFO-FLOW: Configuring Module : merge_sort_batch0.92 ...
Execute       set_default_model merge_sort_batch0.92 
Execute       apply_spec_resource_limit merge_sort_batch0.92 
INFO-FLOW: Configuring Module : merge_sort_batch0.93 ...
Execute       set_default_model merge_sort_batch0.93 
Execute       apply_spec_resource_limit merge_sort_batch0.93 
INFO-FLOW: Configuring Module : merge_sort_batch0.94 ...
Execute       set_default_model merge_sort_batch0.94 
Execute       apply_spec_resource_limit merge_sort_batch0.94 
INFO-FLOW: Configuring Module : merge_sort_batch0 ...
Execute       set_default_model merge_sort_batch0 
Execute       apply_spec_resource_limit merge_sort_batch0 
INFO-FLOW: Configuring Module : merge_sort_batch1.95 ...
Execute       set_default_model merge_sort_batch1.95 
Execute       apply_spec_resource_limit merge_sort_batch1.95 
INFO-FLOW: Configuring Module : merge_sort_batch1.96 ...
Execute       set_default_model merge_sort_batch1.96 
Execute       apply_spec_resource_limit merge_sort_batch1.96 
INFO-FLOW: Configuring Module : merge_sort_batch1.97 ...
Execute       set_default_model merge_sort_batch1.97 
Execute       apply_spec_resource_limit merge_sort_batch1.97 
INFO-FLOW: Configuring Module : merge_sort_batch1.98 ...
Execute       set_default_model merge_sort_batch1.98 
Execute       apply_spec_resource_limit merge_sort_batch1.98 
INFO-FLOW: Configuring Module : merge_sort_batch1.99 ...
Execute       set_default_model merge_sort_batch1.99 
Execute       apply_spec_resource_limit merge_sort_batch1.99 
INFO-FLOW: Configuring Module : merge_sort_batch1.100 ...
Execute       set_default_model merge_sort_batch1.100 
Execute       apply_spec_resource_limit merge_sort_batch1.100 
INFO-FLOW: Configuring Module : merge_sort_batch1.101 ...
Execute       set_default_model merge_sort_batch1.101 
Execute       apply_spec_resource_limit merge_sort_batch1.101 
INFO-FLOW: Configuring Module : merge_sort_batch1.102 ...
Execute       set_default_model merge_sort_batch1.102 
Execute       apply_spec_resource_limit merge_sort_batch1.102 
INFO-FLOW: Configuring Module : merge_sort_batch1.103 ...
Execute       set_default_model merge_sort_batch1.103 
Execute       apply_spec_resource_limit merge_sort_batch1.103 
INFO-FLOW: Configuring Module : merge_sort_batch1.104 ...
Execute       set_default_model merge_sort_batch1.104 
Execute       apply_spec_resource_limit merge_sort_batch1.104 
INFO-FLOW: Configuring Module : merge_sort_batch1.105 ...
Execute       set_default_model merge_sort_batch1.105 
Execute       apply_spec_resource_limit merge_sort_batch1.105 
INFO-FLOW: Configuring Module : merge_sort_batch1.106 ...
Execute       set_default_model merge_sort_batch1.106 
Execute       apply_spec_resource_limit merge_sort_batch1.106 
INFO-FLOW: Configuring Module : merge_sort_batch1.107 ...
Execute       set_default_model merge_sort_batch1.107 
Execute       apply_spec_resource_limit merge_sort_batch1.107 
INFO-FLOW: Configuring Module : merge_sort_batch1.108 ...
Execute       set_default_model merge_sort_batch1.108 
Execute       apply_spec_resource_limit merge_sort_batch1.108 
INFO-FLOW: Configuring Module : merge_sort_batch1.109 ...
Execute       set_default_model merge_sort_batch1.109 
Execute       apply_spec_resource_limit merge_sort_batch1.109 
INFO-FLOW: Configuring Module : merge_sort_batch1 ...
Execute       set_default_model merge_sort_batch1 
Execute       apply_spec_resource_limit merge_sort_batch1 
INFO-FLOW: Configuring Module : merge_sort_batch2.110 ...
Execute       set_default_model merge_sort_batch2.110 
Execute       apply_spec_resource_limit merge_sort_batch2.110 
INFO-FLOW: Configuring Module : merge_sort_batch2.111 ...
Execute       set_default_model merge_sort_batch2.111 
Execute       apply_spec_resource_limit merge_sort_batch2.111 
INFO-FLOW: Configuring Module : merge_sort_batch2.112 ...
Execute       set_default_model merge_sort_batch2.112 
Execute       apply_spec_resource_limit merge_sort_batch2.112 
INFO-FLOW: Configuring Module : merge_sort_batch2.113 ...
Execute       set_default_model merge_sort_batch2.113 
Execute       apply_spec_resource_limit merge_sort_batch2.113 
INFO-FLOW: Configuring Module : merge_sort_batch2.114 ...
Execute       set_default_model merge_sort_batch2.114 
Execute       apply_spec_resource_limit merge_sort_batch2.114 
INFO-FLOW: Configuring Module : merge_sort_batch2.115 ...
Execute       set_default_model merge_sort_batch2.115 
Execute       apply_spec_resource_limit merge_sort_batch2.115 
INFO-FLOW: Configuring Module : merge_sort_batch2.116 ...
Execute       set_default_model merge_sort_batch2.116 
Execute       apply_spec_resource_limit merge_sort_batch2.116 
INFO-FLOW: Configuring Module : merge_sort_batch2 ...
Execute       set_default_model merge_sort_batch2 
Execute       apply_spec_resource_limit merge_sort_batch2 
INFO-FLOW: Configuring Module : merge_sort_batch3.117 ...
Execute       set_default_model merge_sort_batch3.117 
Execute       apply_spec_resource_limit merge_sort_batch3.117 
INFO-FLOW: Configuring Module : merge_sort_batch3.118 ...
Execute       set_default_model merge_sort_batch3.118 
Execute       apply_spec_resource_limit merge_sort_batch3.118 
INFO-FLOW: Configuring Module : merge_sort_batch3.119 ...
Execute       set_default_model merge_sort_batch3.119 
Execute       apply_spec_resource_limit merge_sort_batch3.119 
INFO-FLOW: Configuring Module : merge_sort_batch3 ...
Execute       set_default_model merge_sort_batch3 
Execute       apply_spec_resource_limit merge_sort_batch3 
INFO-FLOW: Configuring Module : merge_sort_batch4.120 ...
Execute       set_default_model merge_sort_batch4.120 
Execute       apply_spec_resource_limit merge_sort_batch4.120 
INFO-FLOW: Configuring Module : merge_sort_batch4 ...
Execute       set_default_model merge_sort_batch4 
Execute       apply_spec_resource_limit merge_sort_batch4 
INFO-FLOW: Configuring Module : merge_sort_batch5.1 ...
Execute       set_default_model merge_sort_batch5.1 
Execute       apply_spec_resource_limit merge_sort_batch5.1 
INFO-FLOW: Configuring Module : multi_heap_kmerge ...
Execute       set_default_model multi_heap_kmerge 
Execute       apply_spec_resource_limit multi_heap_kmerge 
INFO-FLOW: Model list for preprocess: batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 batch_heap_sort.1.1_Pipeline_output_data batch_heap_sort.1.1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 batch_heap_sort.2.1_Pipeline_output_data batch_heap_sort.2.1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 batch_heap_sort.3.1_Pipeline_output_data batch_heap_sort.3.1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 batch_heap_sort.4.1_Pipeline_output_data batch_heap_sort.4.1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 batch_heap_sort.5.1_Pipeline_output_data batch_heap_sort.5.1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 batch_heap_sort.6.1_Pipeline_output_data batch_heap_sort.6.1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 batch_heap_sort.7.1_Pipeline_output_data batch_heap_sort.7.1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 batch_heap_sort.8.1_Pipeline_output_data batch_heap_sort.8.1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 batch_heap_sort.9.1_Pipeline_output_data batch_heap_sort.9.1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 batch_heap_sort.10.1_Pipeline_output_data batch_heap_sort.10.1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 batch_heap_sort.11.1_Pipeline_output_data batch_heap_sort.11.1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 batch_heap_sort.12.1_Pipeline_output_data batch_heap_sort.12.1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 batch_heap_sort.13.1_Pipeline_output_data batch_heap_sort.13.1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 batch_heap_sort.14.1_Pipeline_output_data batch_heap_sort.14.1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 batch_heap_sort.15.1_Pipeline_output_data batch_heap_sort.15.1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 batch_heap_sort.16.1_Pipeline_output_data batch_heap_sort.16.1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 batch_heap_sort.17.1_Pipeline_output_data batch_heap_sort.17.1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 batch_heap_sort.18.1_Pipeline_output_data batch_heap_sort.18.1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 batch_heap_sort.19.1_Pipeline_output_data batch_heap_sort.19.1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 batch_heap_sort.20.1_Pipeline_output_data batch_heap_sort.20.1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 batch_heap_sort.21.1_Pipeline_output_data batch_heap_sort.21.1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 batch_heap_sort.22.1_Pipeline_output_data batch_heap_sort.22.1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 batch_heap_sort.23.1_Pipeline_output_data batch_heap_sort.23.1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 batch_heap_sort.24.1_Pipeline_output_data batch_heap_sort.24.1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 batch_heap_sort.25.1_Pipeline_output_data batch_heap_sort.25.1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 batch_heap_sort.26.1_Pipeline_output_data batch_heap_sort.26.1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 batch_heap_sort.27.1_Pipeline_output_data batch_heap_sort.27.1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 batch_heap_sort.28.1_Pipeline_output_data batch_heap_sort.28.1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 batch_heap_sort.29.1_Pipeline_output_data batch_heap_sort.29.1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 batch_heap_sort.30.1_Pipeline_output_data batch_heap_sort.30.1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 batch_heap_sort.31.1_Pipeline_output_data batch_heap_sort.31.1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 batch_heap_sort.32.1_Pipeline_output_data batch_heap_sort.32.1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 batch_heap_sort.33.1_Pipeline_output_data batch_heap_sort.33.1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 batch_heap_sort.34.1_Pipeline_output_data batch_heap_sort.34.1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 batch_heap_sort.35.1_Pipeline_output_data batch_heap_sort.35.1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 batch_heap_sort.36.1_Pipeline_output_data batch_heap_sort.36.1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 batch_heap_sort.37.1_Pipeline_output_data batch_heap_sort.37.1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 batch_heap_sort.38.1_Pipeline_output_data batch_heap_sort.38.1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 batch_heap_sort.39.1_Pipeline_output_data batch_heap_sort.39.1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 batch_heap_sort.40.1_Pipeline_output_data batch_heap_sort.40.1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 batch_heap_sort.41.1_Pipeline_output_data batch_heap_sort.41.1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 batch_heap_sort.42.1_Pipeline_output_data batch_heap_sort.42.1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 batch_heap_sort.43.1_Pipeline_output_data batch_heap_sort.43.1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 batch_heap_sort.44.1_Pipeline_output_data batch_heap_sort.44.1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 batch_heap_sort.45.1_Pipeline_output_data batch_heap_sort.45.1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 batch_heap_sort.46.1_Pipeline_output_data batch_heap_sort.46.1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 batch_heap_sort.47.1_Pipeline_output_data batch_heap_sort.47.1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 batch_heap_sort.48.1_Pipeline_output_data batch_heap_sort.48.1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 batch_heap_sort.49.1_Pipeline_output_data batch_heap_sort.49.1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 batch_heap_sort.50.1_Pipeline_output_data batch_heap_sort.50.1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 batch_heap_sort.51.1_Pipeline_output_data batch_heap_sort.51.1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 batch_heap_sort.52.1_Pipeline_output_data batch_heap_sort.52.1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 batch_heap_sort.53.1_Pipeline_output_data batch_heap_sort.53.1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 batch_heap_sort.54.1_Pipeline_output_data batch_heap_sort.54.1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 batch_heap_sort.55.1_Pipeline_output_data batch_heap_sort.55.1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 batch_heap_sort.56.1_Pipeline_output_data batch_heap_sort.56.1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 batch_heap_sort.57.1_Pipeline_output_data batch_heap_sort.57.1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 batch_heap_sort.58.1_Pipeline_output_data batch_heap_sort.58.1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 batch_heap_sort.59.1_Pipeline_output_data batch_heap_sort.59.1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 batch_heap_sort.60.1_Pipeline_output_data batch_heap_sort.60.1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 batch_heap_sort.61.1_Pipeline_output_data batch_heap_sort.61.1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 batch_heap_sort.62.1_Pipeline_output_data batch_heap_sort.62.1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 batch_heap_sort.63.1_Pipeline_output_data batch_heap_sort.63.1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 batch_heap_sort.1.2_Pipeline_output_data batch_heap_sort.1.2 merge_sort_batch0.64 merge_sort_batch0.65 merge_sort_batch0.66 merge_sort_batch0.67 merge_sort_batch0.68 merge_sort_batch0.69 merge_sort_batch0.70 merge_sort_batch0.71 merge_sort_batch0.72 merge_sort_batch0.73 merge_sort_batch0.74 merge_sort_batch0.75 merge_sort_batch0.76 merge_sort_batch0.77 merge_sort_batch0.78 merge_sort_batch0.79 merge_sort_batch0.80 merge_sort_batch0.81 merge_sort_batch0.82 merge_sort_batch0.83 merge_sort_batch0.84 merge_sort_batch0.85 merge_sort_batch0.86 merge_sort_batch0.87 merge_sort_batch0.88 merge_sort_batch0.89 merge_sort_batch0.90 merge_sort_batch0.91 merge_sort_batch0.92 merge_sort_batch0.93 merge_sort_batch0.94 merge_sort_batch0 merge_sort_batch1.95 merge_sort_batch1.96 merge_sort_batch1.97 merge_sort_batch1.98 merge_sort_batch1.99 merge_sort_batch1.100 merge_sort_batch1.101 merge_sort_batch1.102 merge_sort_batch1.103 merge_sort_batch1.104 merge_sort_batch1.105 merge_sort_batch1.106 merge_sort_batch1.107 merge_sort_batch1.108 merge_sort_batch1.109 merge_sort_batch1 merge_sort_batch2.110 merge_sort_batch2.111 merge_sort_batch2.112 merge_sort_batch2.113 merge_sort_batch2.114 merge_sort_batch2.115 merge_sort_batch2.116 merge_sort_batch2 merge_sort_batch3.117 merge_sort_batch3.118 merge_sort_batch3.119 merge_sort_batch3 merge_sort_batch4.120 merge_sort_batch4 merge_sort_batch5.1 multi_heap_kmerge
INFO-FLOW: Preprocessing Module: batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 ...
Execute       set_default_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
Execute       cdfg_preprocess -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
Execute       rtl_gen_preprocess batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
INFO-FLOW: Preprocessing Module: batch_heap_sort.1.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.1.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.1.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.1.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.1.1 ...
Execute       set_default_model batch_heap_sort.1.1 
Execute       cdfg_preprocess -model batch_heap_sort.1.1 
Execute       rtl_gen_preprocess batch_heap_sort.1.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 ...
Execute       set_default_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
Execute       cdfg_preprocess -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
Execute       rtl_gen_preprocess batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
INFO-FLOW: Preprocessing Module: batch_heap_sort.2.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.2.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.2.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.2.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.2.1 ...
Execute       set_default_model batch_heap_sort.2.1 
Execute       cdfg_preprocess -model batch_heap_sort.2.1 
Execute       rtl_gen_preprocess batch_heap_sort.2.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 ...
Execute       set_default_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
Execute       cdfg_preprocess -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
Execute       rtl_gen_preprocess batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
INFO-FLOW: Preprocessing Module: batch_heap_sort.3.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.3.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.3.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.3.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.3.1 ...
Execute       set_default_model batch_heap_sort.3.1 
Execute       cdfg_preprocess -model batch_heap_sort.3.1 
Execute       rtl_gen_preprocess batch_heap_sort.3.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 ...
Execute       set_default_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
Execute       cdfg_preprocess -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
Execute       rtl_gen_preprocess batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
INFO-FLOW: Preprocessing Module: batch_heap_sort.4.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.4.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.4.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.4.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.4.1 ...
Execute       set_default_model batch_heap_sort.4.1 
Execute       cdfg_preprocess -model batch_heap_sort.4.1 
Execute       rtl_gen_preprocess batch_heap_sort.4.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 ...
Execute       set_default_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
Execute       cdfg_preprocess -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
Execute       rtl_gen_preprocess batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
INFO-FLOW: Preprocessing Module: batch_heap_sort.5.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.5.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.5.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.5.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.5.1 ...
Execute       set_default_model batch_heap_sort.5.1 
Execute       cdfg_preprocess -model batch_heap_sort.5.1 
Execute       rtl_gen_preprocess batch_heap_sort.5.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 ...
Execute       set_default_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
Execute       cdfg_preprocess -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
Execute       rtl_gen_preprocess batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
INFO-FLOW: Preprocessing Module: batch_heap_sort.6.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.6.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.6.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.6.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.6.1 ...
Execute       set_default_model batch_heap_sort.6.1 
Execute       cdfg_preprocess -model batch_heap_sort.6.1 
Execute       rtl_gen_preprocess batch_heap_sort.6.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 ...
Execute       set_default_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
Execute       cdfg_preprocess -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
Execute       rtl_gen_preprocess batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
INFO-FLOW: Preprocessing Module: batch_heap_sort.7.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.7.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.7.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.7.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.7.1 ...
Execute       set_default_model batch_heap_sort.7.1 
Execute       cdfg_preprocess -model batch_heap_sort.7.1 
Execute       rtl_gen_preprocess batch_heap_sort.7.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 ...
Execute       set_default_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
Execute       cdfg_preprocess -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
Execute       rtl_gen_preprocess batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
INFO-FLOW: Preprocessing Module: batch_heap_sort.8.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.8.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.8.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.8.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.8.1 ...
Execute       set_default_model batch_heap_sort.8.1 
Execute       cdfg_preprocess -model batch_heap_sort.8.1 
Execute       rtl_gen_preprocess batch_heap_sort.8.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 ...
Execute       set_default_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
Execute       cdfg_preprocess -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
Execute       rtl_gen_preprocess batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
INFO-FLOW: Preprocessing Module: batch_heap_sort.9.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.9.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.9.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.9.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.9.1 ...
Execute       set_default_model batch_heap_sort.9.1 
Execute       cdfg_preprocess -model batch_heap_sort.9.1 
Execute       rtl_gen_preprocess batch_heap_sort.9.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 ...
Execute       set_default_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
Execute       cdfg_preprocess -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
Execute       rtl_gen_preprocess batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
INFO-FLOW: Preprocessing Module: batch_heap_sort.10.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.10.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.10.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.10.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.10.1 ...
Execute       set_default_model batch_heap_sort.10.1 
Execute       cdfg_preprocess -model batch_heap_sort.10.1 
Execute       rtl_gen_preprocess batch_heap_sort.10.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 ...
Execute       set_default_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
Execute       cdfg_preprocess -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
Execute       rtl_gen_preprocess batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
INFO-FLOW: Preprocessing Module: batch_heap_sort.11.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.11.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.11.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.11.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.11.1 ...
Execute       set_default_model batch_heap_sort.11.1 
Execute       cdfg_preprocess -model batch_heap_sort.11.1 
Execute       rtl_gen_preprocess batch_heap_sort.11.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 ...
Execute       set_default_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
Execute       cdfg_preprocess -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
Execute       rtl_gen_preprocess batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
INFO-FLOW: Preprocessing Module: batch_heap_sort.12.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.12.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.12.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.12.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.12.1 ...
Execute       set_default_model batch_heap_sort.12.1 
Execute       cdfg_preprocess -model batch_heap_sort.12.1 
Execute       rtl_gen_preprocess batch_heap_sort.12.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 ...
Execute       set_default_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
Execute       cdfg_preprocess -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
Execute       rtl_gen_preprocess batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
INFO-FLOW: Preprocessing Module: batch_heap_sort.13.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.13.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.13.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.13.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.13.1 ...
Execute       set_default_model batch_heap_sort.13.1 
Execute       cdfg_preprocess -model batch_heap_sort.13.1 
Execute       rtl_gen_preprocess batch_heap_sort.13.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 ...
Execute       set_default_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
Execute       cdfg_preprocess -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
Execute       rtl_gen_preprocess batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
INFO-FLOW: Preprocessing Module: batch_heap_sort.14.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.14.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.14.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.14.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.14.1 ...
Execute       set_default_model batch_heap_sort.14.1 
Execute       cdfg_preprocess -model batch_heap_sort.14.1 
Execute       rtl_gen_preprocess batch_heap_sort.14.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 ...
Execute       set_default_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
Execute       cdfg_preprocess -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
Execute       rtl_gen_preprocess batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
INFO-FLOW: Preprocessing Module: batch_heap_sort.15.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.15.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.15.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.15.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.15.1 ...
Execute       set_default_model batch_heap_sort.15.1 
Execute       cdfg_preprocess -model batch_heap_sort.15.1 
Execute       rtl_gen_preprocess batch_heap_sort.15.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 ...
Execute       set_default_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
Execute       cdfg_preprocess -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
Execute       rtl_gen_preprocess batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
INFO-FLOW: Preprocessing Module: batch_heap_sort.16.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.16.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.16.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.16.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.16.1 ...
Execute       set_default_model batch_heap_sort.16.1 
Execute       cdfg_preprocess -model batch_heap_sort.16.1 
Execute       rtl_gen_preprocess batch_heap_sort.16.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 ...
Execute       set_default_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
Execute       cdfg_preprocess -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
Execute       rtl_gen_preprocess batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
INFO-FLOW: Preprocessing Module: batch_heap_sort.17.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.17.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.17.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.17.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.17.1 ...
Execute       set_default_model batch_heap_sort.17.1 
Execute       cdfg_preprocess -model batch_heap_sort.17.1 
Execute       rtl_gen_preprocess batch_heap_sort.17.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 ...
Execute       set_default_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
Execute       cdfg_preprocess -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
Execute       rtl_gen_preprocess batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
INFO-FLOW: Preprocessing Module: batch_heap_sort.18.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.18.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.18.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.18.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.18.1 ...
Execute       set_default_model batch_heap_sort.18.1 
Execute       cdfg_preprocess -model batch_heap_sort.18.1 
Execute       rtl_gen_preprocess batch_heap_sort.18.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 ...
Execute       set_default_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
Execute       cdfg_preprocess -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
Execute       rtl_gen_preprocess batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
INFO-FLOW: Preprocessing Module: batch_heap_sort.19.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.19.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.19.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.19.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.19.1 ...
Execute       set_default_model batch_heap_sort.19.1 
Execute       cdfg_preprocess -model batch_heap_sort.19.1 
Execute       rtl_gen_preprocess batch_heap_sort.19.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 ...
Execute       set_default_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
Execute       cdfg_preprocess -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
Execute       rtl_gen_preprocess batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
INFO-FLOW: Preprocessing Module: batch_heap_sort.20.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.20.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.20.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.20.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.20.1 ...
Execute       set_default_model batch_heap_sort.20.1 
Execute       cdfg_preprocess -model batch_heap_sort.20.1 
Execute       rtl_gen_preprocess batch_heap_sort.20.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 ...
Execute       set_default_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
Execute       cdfg_preprocess -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
Execute       rtl_gen_preprocess batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
INFO-FLOW: Preprocessing Module: batch_heap_sort.21.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.21.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.21.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.21.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.21.1 ...
Execute       set_default_model batch_heap_sort.21.1 
Execute       cdfg_preprocess -model batch_heap_sort.21.1 
Execute       rtl_gen_preprocess batch_heap_sort.21.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 ...
Execute       set_default_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
Execute       cdfg_preprocess -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
Execute       rtl_gen_preprocess batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
INFO-FLOW: Preprocessing Module: batch_heap_sort.22.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.22.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.22.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.22.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.22.1 ...
Execute       set_default_model batch_heap_sort.22.1 
Execute       cdfg_preprocess -model batch_heap_sort.22.1 
Execute       rtl_gen_preprocess batch_heap_sort.22.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 ...
Execute       set_default_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
Execute       cdfg_preprocess -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
Execute       rtl_gen_preprocess batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
INFO-FLOW: Preprocessing Module: batch_heap_sort.23.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.23.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.23.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.23.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.23.1 ...
Execute       set_default_model batch_heap_sort.23.1 
Execute       cdfg_preprocess -model batch_heap_sort.23.1 
Execute       rtl_gen_preprocess batch_heap_sort.23.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 ...
Execute       set_default_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
Execute       cdfg_preprocess -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
Execute       rtl_gen_preprocess batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
INFO-FLOW: Preprocessing Module: batch_heap_sort.24.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.24.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.24.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.24.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.24.1 ...
Execute       set_default_model batch_heap_sort.24.1 
Execute       cdfg_preprocess -model batch_heap_sort.24.1 
Execute       rtl_gen_preprocess batch_heap_sort.24.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 ...
Execute       set_default_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
Execute       cdfg_preprocess -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
Execute       rtl_gen_preprocess batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
INFO-FLOW: Preprocessing Module: batch_heap_sort.25.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.25.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.25.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.25.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.25.1 ...
Execute       set_default_model batch_heap_sort.25.1 
Execute       cdfg_preprocess -model batch_heap_sort.25.1 
Execute       rtl_gen_preprocess batch_heap_sort.25.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 ...
Execute       set_default_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
Execute       cdfg_preprocess -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
Execute       rtl_gen_preprocess batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
INFO-FLOW: Preprocessing Module: batch_heap_sort.26.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.26.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.26.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.26.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.26.1 ...
Execute       set_default_model batch_heap_sort.26.1 
Execute       cdfg_preprocess -model batch_heap_sort.26.1 
Execute       rtl_gen_preprocess batch_heap_sort.26.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 ...
Execute       set_default_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
Execute       cdfg_preprocess -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
Execute       rtl_gen_preprocess batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
INFO-FLOW: Preprocessing Module: batch_heap_sort.27.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.27.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.27.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.27.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.27.1 ...
Execute       set_default_model batch_heap_sort.27.1 
Execute       cdfg_preprocess -model batch_heap_sort.27.1 
Execute       rtl_gen_preprocess batch_heap_sort.27.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 ...
Execute       set_default_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
Execute       cdfg_preprocess -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
Execute       rtl_gen_preprocess batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
INFO-FLOW: Preprocessing Module: batch_heap_sort.28.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.28.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.28.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.28.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.28.1 ...
Execute       set_default_model batch_heap_sort.28.1 
Execute       cdfg_preprocess -model batch_heap_sort.28.1 
Execute       rtl_gen_preprocess batch_heap_sort.28.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 ...
Execute       set_default_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
Execute       cdfg_preprocess -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
Execute       rtl_gen_preprocess batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
INFO-FLOW: Preprocessing Module: batch_heap_sort.29.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.29.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.29.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.29.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.29.1 ...
Execute       set_default_model batch_heap_sort.29.1 
Execute       cdfg_preprocess -model batch_heap_sort.29.1 
Execute       rtl_gen_preprocess batch_heap_sort.29.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 ...
Execute       set_default_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
Execute       cdfg_preprocess -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
Execute       rtl_gen_preprocess batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
INFO-FLOW: Preprocessing Module: batch_heap_sort.30.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.30.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.30.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.30.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.30.1 ...
Execute       set_default_model batch_heap_sort.30.1 
Execute       cdfg_preprocess -model batch_heap_sort.30.1 
Execute       rtl_gen_preprocess batch_heap_sort.30.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 ...
Execute       set_default_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
Execute       cdfg_preprocess -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
Execute       rtl_gen_preprocess batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
INFO-FLOW: Preprocessing Module: batch_heap_sort.31.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.31.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.31.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.31.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.31.1 ...
Execute       set_default_model batch_heap_sort.31.1 
Execute       cdfg_preprocess -model batch_heap_sort.31.1 
Execute       rtl_gen_preprocess batch_heap_sort.31.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 ...
Execute       set_default_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
Execute       cdfg_preprocess -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
Execute       rtl_gen_preprocess batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
INFO-FLOW: Preprocessing Module: batch_heap_sort.32.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.32.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.32.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.32.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.32.1 ...
Execute       set_default_model batch_heap_sort.32.1 
Execute       cdfg_preprocess -model batch_heap_sort.32.1 
Execute       rtl_gen_preprocess batch_heap_sort.32.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 ...
Execute       set_default_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
Execute       cdfg_preprocess -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
Execute       rtl_gen_preprocess batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
INFO-FLOW: Preprocessing Module: batch_heap_sort.33.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.33.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.33.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.33.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.33.1 ...
Execute       set_default_model batch_heap_sort.33.1 
Execute       cdfg_preprocess -model batch_heap_sort.33.1 
Execute       rtl_gen_preprocess batch_heap_sort.33.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 ...
Execute       set_default_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
Execute       cdfg_preprocess -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
Execute       rtl_gen_preprocess batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
INFO-FLOW: Preprocessing Module: batch_heap_sort.34.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.34.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.34.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.34.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.34.1 ...
Execute       set_default_model batch_heap_sort.34.1 
Execute       cdfg_preprocess -model batch_heap_sort.34.1 
Execute       rtl_gen_preprocess batch_heap_sort.34.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 ...
Execute       set_default_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
Execute       cdfg_preprocess -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
Execute       rtl_gen_preprocess batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
INFO-FLOW: Preprocessing Module: batch_heap_sort.35.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.35.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.35.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.35.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.35.1 ...
Execute       set_default_model batch_heap_sort.35.1 
Execute       cdfg_preprocess -model batch_heap_sort.35.1 
Execute       rtl_gen_preprocess batch_heap_sort.35.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 ...
Execute       set_default_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
Execute       cdfg_preprocess -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
Execute       rtl_gen_preprocess batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
INFO-FLOW: Preprocessing Module: batch_heap_sort.36.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.36.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.36.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.36.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.36.1 ...
Execute       set_default_model batch_heap_sort.36.1 
Execute       cdfg_preprocess -model batch_heap_sort.36.1 
Execute       rtl_gen_preprocess batch_heap_sort.36.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 ...
Execute       set_default_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
Execute       cdfg_preprocess -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
Execute       rtl_gen_preprocess batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
INFO-FLOW: Preprocessing Module: batch_heap_sort.37.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.37.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.37.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.37.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.37.1 ...
Execute       set_default_model batch_heap_sort.37.1 
Execute       cdfg_preprocess -model batch_heap_sort.37.1 
Execute       rtl_gen_preprocess batch_heap_sort.37.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 ...
Execute       set_default_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
Execute       cdfg_preprocess -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
Execute       rtl_gen_preprocess batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
INFO-FLOW: Preprocessing Module: batch_heap_sort.38.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.38.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.38.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.38.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.38.1 ...
Execute       set_default_model batch_heap_sort.38.1 
Execute       cdfg_preprocess -model batch_heap_sort.38.1 
Execute       rtl_gen_preprocess batch_heap_sort.38.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 ...
Execute       set_default_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
Execute       cdfg_preprocess -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
Execute       rtl_gen_preprocess batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
INFO-FLOW: Preprocessing Module: batch_heap_sort.39.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.39.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.39.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.39.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.39.1 ...
Execute       set_default_model batch_heap_sort.39.1 
Execute       cdfg_preprocess -model batch_heap_sort.39.1 
Execute       rtl_gen_preprocess batch_heap_sort.39.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 ...
Execute       set_default_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
Execute       cdfg_preprocess -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
Execute       rtl_gen_preprocess batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
INFO-FLOW: Preprocessing Module: batch_heap_sort.40.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.40.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.40.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.40.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.40.1 ...
Execute       set_default_model batch_heap_sort.40.1 
Execute       cdfg_preprocess -model batch_heap_sort.40.1 
Execute       rtl_gen_preprocess batch_heap_sort.40.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 ...
Execute       set_default_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
Execute       cdfg_preprocess -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
Execute       rtl_gen_preprocess batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
INFO-FLOW: Preprocessing Module: batch_heap_sort.41.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.41.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.41.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.41.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.41.1 ...
Execute       set_default_model batch_heap_sort.41.1 
Execute       cdfg_preprocess -model batch_heap_sort.41.1 
Execute       rtl_gen_preprocess batch_heap_sort.41.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 ...
Execute       set_default_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
Execute       cdfg_preprocess -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
Execute       rtl_gen_preprocess batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
INFO-FLOW: Preprocessing Module: batch_heap_sort.42.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.42.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.42.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.42.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.42.1 ...
Execute       set_default_model batch_heap_sort.42.1 
Execute       cdfg_preprocess -model batch_heap_sort.42.1 
Execute       rtl_gen_preprocess batch_heap_sort.42.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 ...
Execute       set_default_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
Execute       cdfg_preprocess -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
Execute       rtl_gen_preprocess batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
INFO-FLOW: Preprocessing Module: batch_heap_sort.43.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.43.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.43.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.43.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.43.1 ...
Execute       set_default_model batch_heap_sort.43.1 
Execute       cdfg_preprocess -model batch_heap_sort.43.1 
Execute       rtl_gen_preprocess batch_heap_sort.43.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 ...
Execute       set_default_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
Execute       cdfg_preprocess -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
Execute       rtl_gen_preprocess batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
INFO-FLOW: Preprocessing Module: batch_heap_sort.44.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.44.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.44.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.44.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.44.1 ...
Execute       set_default_model batch_heap_sort.44.1 
Execute       cdfg_preprocess -model batch_heap_sort.44.1 
Execute       rtl_gen_preprocess batch_heap_sort.44.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 ...
Execute       set_default_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
Execute       cdfg_preprocess -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
Execute       rtl_gen_preprocess batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
INFO-FLOW: Preprocessing Module: batch_heap_sort.45.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.45.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.45.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.45.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.45.1 ...
Execute       set_default_model batch_heap_sort.45.1 
Execute       cdfg_preprocess -model batch_heap_sort.45.1 
Execute       rtl_gen_preprocess batch_heap_sort.45.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 ...
Execute       set_default_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
Execute       cdfg_preprocess -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
Execute       rtl_gen_preprocess batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
INFO-FLOW: Preprocessing Module: batch_heap_sort.46.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.46.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.46.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.46.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.46.1 ...
Execute       set_default_model batch_heap_sort.46.1 
Execute       cdfg_preprocess -model batch_heap_sort.46.1 
Execute       rtl_gen_preprocess batch_heap_sort.46.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 ...
Execute       set_default_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
Execute       cdfg_preprocess -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
Execute       rtl_gen_preprocess batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
INFO-FLOW: Preprocessing Module: batch_heap_sort.47.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.47.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.47.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.47.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.47.1 ...
Execute       set_default_model batch_heap_sort.47.1 
Execute       cdfg_preprocess -model batch_heap_sort.47.1 
Execute       rtl_gen_preprocess batch_heap_sort.47.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 ...
Execute       set_default_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
Execute       cdfg_preprocess -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
Execute       rtl_gen_preprocess batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
INFO-FLOW: Preprocessing Module: batch_heap_sort.48.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.48.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.48.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.48.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.48.1 ...
Execute       set_default_model batch_heap_sort.48.1 
Execute       cdfg_preprocess -model batch_heap_sort.48.1 
Execute       rtl_gen_preprocess batch_heap_sort.48.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 ...
Execute       set_default_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
Execute       cdfg_preprocess -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
Execute       rtl_gen_preprocess batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
INFO-FLOW: Preprocessing Module: batch_heap_sort.49.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.49.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.49.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.49.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.49.1 ...
Execute       set_default_model batch_heap_sort.49.1 
Execute       cdfg_preprocess -model batch_heap_sort.49.1 
Execute       rtl_gen_preprocess batch_heap_sort.49.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 ...
Execute       set_default_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
Execute       cdfg_preprocess -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
Execute       rtl_gen_preprocess batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
INFO-FLOW: Preprocessing Module: batch_heap_sort.50.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.50.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.50.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.50.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.50.1 ...
Execute       set_default_model batch_heap_sort.50.1 
Execute       cdfg_preprocess -model batch_heap_sort.50.1 
Execute       rtl_gen_preprocess batch_heap_sort.50.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 ...
Execute       set_default_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
Execute       cdfg_preprocess -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
Execute       rtl_gen_preprocess batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
INFO-FLOW: Preprocessing Module: batch_heap_sort.51.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.51.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.51.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.51.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.51.1 ...
Execute       set_default_model batch_heap_sort.51.1 
Execute       cdfg_preprocess -model batch_heap_sort.51.1 
Execute       rtl_gen_preprocess batch_heap_sort.51.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 ...
Execute       set_default_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
Execute       cdfg_preprocess -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
Execute       rtl_gen_preprocess batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
INFO-FLOW: Preprocessing Module: batch_heap_sort.52.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.52.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.52.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.52.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.52.1 ...
Execute       set_default_model batch_heap_sort.52.1 
Execute       cdfg_preprocess -model batch_heap_sort.52.1 
Execute       rtl_gen_preprocess batch_heap_sort.52.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 ...
Execute       set_default_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
Execute       cdfg_preprocess -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
Execute       rtl_gen_preprocess batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
INFO-FLOW: Preprocessing Module: batch_heap_sort.53.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.53.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.53.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.53.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.53.1 ...
Execute       set_default_model batch_heap_sort.53.1 
Execute       cdfg_preprocess -model batch_heap_sort.53.1 
Execute       rtl_gen_preprocess batch_heap_sort.53.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 ...
Execute       set_default_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
Execute       cdfg_preprocess -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
Execute       rtl_gen_preprocess batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
INFO-FLOW: Preprocessing Module: batch_heap_sort.54.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.54.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.54.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.54.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.54.1 ...
Execute       set_default_model batch_heap_sort.54.1 
Execute       cdfg_preprocess -model batch_heap_sort.54.1 
Execute       rtl_gen_preprocess batch_heap_sort.54.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 ...
Execute       set_default_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
Execute       cdfg_preprocess -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
Execute       rtl_gen_preprocess batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
INFO-FLOW: Preprocessing Module: batch_heap_sort.55.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.55.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.55.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.55.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.55.1 ...
Execute       set_default_model batch_heap_sort.55.1 
Execute       cdfg_preprocess -model batch_heap_sort.55.1 
Execute       rtl_gen_preprocess batch_heap_sort.55.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 ...
Execute       set_default_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
Execute       cdfg_preprocess -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
Execute       rtl_gen_preprocess batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
INFO-FLOW: Preprocessing Module: batch_heap_sort.56.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.56.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.56.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.56.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.56.1 ...
Execute       set_default_model batch_heap_sort.56.1 
Execute       cdfg_preprocess -model batch_heap_sort.56.1 
Execute       rtl_gen_preprocess batch_heap_sort.56.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 ...
Execute       set_default_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
Execute       cdfg_preprocess -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
Execute       rtl_gen_preprocess batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
INFO-FLOW: Preprocessing Module: batch_heap_sort.57.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.57.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.57.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.57.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.57.1 ...
Execute       set_default_model batch_heap_sort.57.1 
Execute       cdfg_preprocess -model batch_heap_sort.57.1 
Execute       rtl_gen_preprocess batch_heap_sort.57.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 ...
Execute       set_default_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
Execute       cdfg_preprocess -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
Execute       rtl_gen_preprocess batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
INFO-FLOW: Preprocessing Module: batch_heap_sort.58.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.58.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.58.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.58.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.58.1 ...
Execute       set_default_model batch_heap_sort.58.1 
Execute       cdfg_preprocess -model batch_heap_sort.58.1 
Execute       rtl_gen_preprocess batch_heap_sort.58.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 ...
Execute       set_default_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
Execute       cdfg_preprocess -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
Execute       rtl_gen_preprocess batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
INFO-FLOW: Preprocessing Module: batch_heap_sort.59.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.59.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.59.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.59.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.59.1 ...
Execute       set_default_model batch_heap_sort.59.1 
Execute       cdfg_preprocess -model batch_heap_sort.59.1 
Execute       rtl_gen_preprocess batch_heap_sort.59.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 ...
Execute       set_default_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
Execute       cdfg_preprocess -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
Execute       rtl_gen_preprocess batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
INFO-FLOW: Preprocessing Module: batch_heap_sort.60.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.60.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.60.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.60.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.60.1 ...
Execute       set_default_model batch_heap_sort.60.1 
Execute       cdfg_preprocess -model batch_heap_sort.60.1 
Execute       rtl_gen_preprocess batch_heap_sort.60.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 ...
Execute       set_default_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
Execute       cdfg_preprocess -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
Execute       rtl_gen_preprocess batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
INFO-FLOW: Preprocessing Module: batch_heap_sort.61.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.61.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.61.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.61.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.61.1 ...
Execute       set_default_model batch_heap_sort.61.1 
Execute       cdfg_preprocess -model batch_heap_sort.61.1 
Execute       rtl_gen_preprocess batch_heap_sort.61.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 ...
Execute       set_default_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
Execute       cdfg_preprocess -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
Execute       rtl_gen_preprocess batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
INFO-FLOW: Preprocessing Module: batch_heap_sort.62.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.62.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.62.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.62.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.62.1 ...
Execute       set_default_model batch_heap_sort.62.1 
Execute       cdfg_preprocess -model batch_heap_sort.62.1 
Execute       rtl_gen_preprocess batch_heap_sort.62.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 ...
Execute       set_default_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
Execute       cdfg_preprocess -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
Execute       rtl_gen_preprocess batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
INFO-FLOW: Preprocessing Module: batch_heap_sort.63.1_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.63.1_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.63.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.63.1_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.63.1 ...
Execute       set_default_model batch_heap_sort.63.1 
Execute       cdfg_preprocess -model batch_heap_sort.63.1 
Execute       rtl_gen_preprocess batch_heap_sort.63.1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 ...
Execute       set_default_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
Execute       cdfg_preprocess -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
Execute       rtl_gen_preprocess batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
INFO-FLOW: Preprocessing Module: batch_heap_sort.1.2_Pipeline_output_data ...
Execute       set_default_model batch_heap_sort.1.2_Pipeline_output_data 
Execute       cdfg_preprocess -model batch_heap_sort.1.2_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.1.2_Pipeline_output_data 
INFO-FLOW: Preprocessing Module: batch_heap_sort.1.2 ...
Execute       set_default_model batch_heap_sort.1.2 
Execute       cdfg_preprocess -model batch_heap_sort.1.2 
Execute       rtl_gen_preprocess batch_heap_sort.1.2 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.64 ...
Execute       set_default_model merge_sort_batch0.64 
Execute       cdfg_preprocess -model merge_sort_batch0.64 
Execute       rtl_gen_preprocess merge_sort_batch0.64 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.65 ...
Execute       set_default_model merge_sort_batch0.65 
Execute       cdfg_preprocess -model merge_sort_batch0.65 
Execute       rtl_gen_preprocess merge_sort_batch0.65 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.66 ...
Execute       set_default_model merge_sort_batch0.66 
Execute       cdfg_preprocess -model merge_sort_batch0.66 
Execute       rtl_gen_preprocess merge_sort_batch0.66 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.67 ...
Execute       set_default_model merge_sort_batch0.67 
Execute       cdfg_preprocess -model merge_sort_batch0.67 
Execute       rtl_gen_preprocess merge_sort_batch0.67 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.68 ...
Execute       set_default_model merge_sort_batch0.68 
Execute       cdfg_preprocess -model merge_sort_batch0.68 
Execute       rtl_gen_preprocess merge_sort_batch0.68 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.69 ...
Execute       set_default_model merge_sort_batch0.69 
Execute       cdfg_preprocess -model merge_sort_batch0.69 
Execute       rtl_gen_preprocess merge_sort_batch0.69 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.70 ...
Execute       set_default_model merge_sort_batch0.70 
Execute       cdfg_preprocess -model merge_sort_batch0.70 
Execute       rtl_gen_preprocess merge_sort_batch0.70 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.71 ...
Execute       set_default_model merge_sort_batch0.71 
Execute       cdfg_preprocess -model merge_sort_batch0.71 
Execute       rtl_gen_preprocess merge_sort_batch0.71 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.72 ...
Execute       set_default_model merge_sort_batch0.72 
Execute       cdfg_preprocess -model merge_sort_batch0.72 
Execute       rtl_gen_preprocess merge_sort_batch0.72 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.73 ...
Execute       set_default_model merge_sort_batch0.73 
Execute       cdfg_preprocess -model merge_sort_batch0.73 
Execute       rtl_gen_preprocess merge_sort_batch0.73 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.74 ...
Execute       set_default_model merge_sort_batch0.74 
Execute       cdfg_preprocess -model merge_sort_batch0.74 
Execute       rtl_gen_preprocess merge_sort_batch0.74 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.75 ...
Execute       set_default_model merge_sort_batch0.75 
Execute       cdfg_preprocess -model merge_sort_batch0.75 
Execute       rtl_gen_preprocess merge_sort_batch0.75 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.76 ...
Execute       set_default_model merge_sort_batch0.76 
Execute       cdfg_preprocess -model merge_sort_batch0.76 
Execute       rtl_gen_preprocess merge_sort_batch0.76 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.77 ...
Execute       set_default_model merge_sort_batch0.77 
Execute       cdfg_preprocess -model merge_sort_batch0.77 
Execute       rtl_gen_preprocess merge_sort_batch0.77 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.78 ...
Execute       set_default_model merge_sort_batch0.78 
Execute       cdfg_preprocess -model merge_sort_batch0.78 
Execute       rtl_gen_preprocess merge_sort_batch0.78 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.79 ...
Execute       set_default_model merge_sort_batch0.79 
Execute       cdfg_preprocess -model merge_sort_batch0.79 
Execute       rtl_gen_preprocess merge_sort_batch0.79 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.80 ...
Execute       set_default_model merge_sort_batch0.80 
Execute       cdfg_preprocess -model merge_sort_batch0.80 
Execute       rtl_gen_preprocess merge_sort_batch0.80 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.81 ...
Execute       set_default_model merge_sort_batch0.81 
Execute       cdfg_preprocess -model merge_sort_batch0.81 
Execute       rtl_gen_preprocess merge_sort_batch0.81 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.82 ...
Execute       set_default_model merge_sort_batch0.82 
Execute       cdfg_preprocess -model merge_sort_batch0.82 
Execute       rtl_gen_preprocess merge_sort_batch0.82 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.83 ...
Execute       set_default_model merge_sort_batch0.83 
Execute       cdfg_preprocess -model merge_sort_batch0.83 
Execute       rtl_gen_preprocess merge_sort_batch0.83 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.84 ...
Execute       set_default_model merge_sort_batch0.84 
Execute       cdfg_preprocess -model merge_sort_batch0.84 
Execute       rtl_gen_preprocess merge_sort_batch0.84 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.85 ...
Execute       set_default_model merge_sort_batch0.85 
Execute       cdfg_preprocess -model merge_sort_batch0.85 
Execute       rtl_gen_preprocess merge_sort_batch0.85 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.86 ...
Execute       set_default_model merge_sort_batch0.86 
Execute       cdfg_preprocess -model merge_sort_batch0.86 
Execute       rtl_gen_preprocess merge_sort_batch0.86 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.87 ...
Execute       set_default_model merge_sort_batch0.87 
Execute       cdfg_preprocess -model merge_sort_batch0.87 
Execute       rtl_gen_preprocess merge_sort_batch0.87 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.88 ...
Execute       set_default_model merge_sort_batch0.88 
Execute       cdfg_preprocess -model merge_sort_batch0.88 
Execute       rtl_gen_preprocess merge_sort_batch0.88 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.89 ...
Execute       set_default_model merge_sort_batch0.89 
Execute       cdfg_preprocess -model merge_sort_batch0.89 
Execute       rtl_gen_preprocess merge_sort_batch0.89 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.90 ...
Execute       set_default_model merge_sort_batch0.90 
Execute       cdfg_preprocess -model merge_sort_batch0.90 
Execute       rtl_gen_preprocess merge_sort_batch0.90 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.91 ...
Execute       set_default_model merge_sort_batch0.91 
Execute       cdfg_preprocess -model merge_sort_batch0.91 
Execute       rtl_gen_preprocess merge_sort_batch0.91 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.92 ...
Execute       set_default_model merge_sort_batch0.92 
Execute       cdfg_preprocess -model merge_sort_batch0.92 
Execute       rtl_gen_preprocess merge_sort_batch0.92 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.93 ...
Execute       set_default_model merge_sort_batch0.93 
Execute       cdfg_preprocess -model merge_sort_batch0.93 
Execute       rtl_gen_preprocess merge_sort_batch0.93 
INFO-FLOW: Preprocessing Module: merge_sort_batch0.94 ...
Execute       set_default_model merge_sort_batch0.94 
Execute       cdfg_preprocess -model merge_sort_batch0.94 
Execute       rtl_gen_preprocess merge_sort_batch0.94 
INFO-FLOW: Preprocessing Module: merge_sort_batch0 ...
Execute       set_default_model merge_sort_batch0 
Execute       cdfg_preprocess -model merge_sort_batch0 
Execute       rtl_gen_preprocess merge_sort_batch0 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.95 ...
Execute       set_default_model merge_sort_batch1.95 
Execute       cdfg_preprocess -model merge_sort_batch1.95 
Execute       rtl_gen_preprocess merge_sort_batch1.95 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.96 ...
Execute       set_default_model merge_sort_batch1.96 
Execute       cdfg_preprocess -model merge_sort_batch1.96 
Execute       rtl_gen_preprocess merge_sort_batch1.96 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.97 ...
Execute       set_default_model merge_sort_batch1.97 
Execute       cdfg_preprocess -model merge_sort_batch1.97 
Execute       rtl_gen_preprocess merge_sort_batch1.97 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.98 ...
Execute       set_default_model merge_sort_batch1.98 
Execute       cdfg_preprocess -model merge_sort_batch1.98 
Execute       rtl_gen_preprocess merge_sort_batch1.98 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.99 ...
Execute       set_default_model merge_sort_batch1.99 
Execute       cdfg_preprocess -model merge_sort_batch1.99 
Execute       rtl_gen_preprocess merge_sort_batch1.99 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.100 ...
Execute       set_default_model merge_sort_batch1.100 
Execute       cdfg_preprocess -model merge_sort_batch1.100 
Execute       rtl_gen_preprocess merge_sort_batch1.100 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.101 ...
Execute       set_default_model merge_sort_batch1.101 
Execute       cdfg_preprocess -model merge_sort_batch1.101 
Execute       rtl_gen_preprocess merge_sort_batch1.101 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.102 ...
Execute       set_default_model merge_sort_batch1.102 
Execute       cdfg_preprocess -model merge_sort_batch1.102 
Execute       rtl_gen_preprocess merge_sort_batch1.102 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.103 ...
Execute       set_default_model merge_sort_batch1.103 
Execute       cdfg_preprocess -model merge_sort_batch1.103 
Execute       rtl_gen_preprocess merge_sort_batch1.103 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.104 ...
Execute       set_default_model merge_sort_batch1.104 
Execute       cdfg_preprocess -model merge_sort_batch1.104 
Execute       rtl_gen_preprocess merge_sort_batch1.104 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.105 ...
Execute       set_default_model merge_sort_batch1.105 
Execute       cdfg_preprocess -model merge_sort_batch1.105 
Execute       rtl_gen_preprocess merge_sort_batch1.105 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.106 ...
Execute       set_default_model merge_sort_batch1.106 
Execute       cdfg_preprocess -model merge_sort_batch1.106 
Execute       rtl_gen_preprocess merge_sort_batch1.106 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.107 ...
Execute       set_default_model merge_sort_batch1.107 
Execute       cdfg_preprocess -model merge_sort_batch1.107 
Execute       rtl_gen_preprocess merge_sort_batch1.107 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.108 ...
Execute       set_default_model merge_sort_batch1.108 
Execute       cdfg_preprocess -model merge_sort_batch1.108 
Execute       rtl_gen_preprocess merge_sort_batch1.108 
INFO-FLOW: Preprocessing Module: merge_sort_batch1.109 ...
Execute       set_default_model merge_sort_batch1.109 
Execute       cdfg_preprocess -model merge_sort_batch1.109 
Execute       rtl_gen_preprocess merge_sort_batch1.109 
INFO-FLOW: Preprocessing Module: merge_sort_batch1 ...
Execute       set_default_model merge_sort_batch1 
Execute       cdfg_preprocess -model merge_sort_batch1 
Execute       rtl_gen_preprocess merge_sort_batch1 
INFO-FLOW: Preprocessing Module: merge_sort_batch2.110 ...
Execute       set_default_model merge_sort_batch2.110 
Execute       cdfg_preprocess -model merge_sort_batch2.110 
Execute       rtl_gen_preprocess merge_sort_batch2.110 
INFO-FLOW: Preprocessing Module: merge_sort_batch2.111 ...
Execute       set_default_model merge_sort_batch2.111 
Execute       cdfg_preprocess -model merge_sort_batch2.111 
Execute       rtl_gen_preprocess merge_sort_batch2.111 
INFO-FLOW: Preprocessing Module: merge_sort_batch2.112 ...
Execute       set_default_model merge_sort_batch2.112 
Execute       cdfg_preprocess -model merge_sort_batch2.112 
Execute       rtl_gen_preprocess merge_sort_batch2.112 
INFO-FLOW: Preprocessing Module: merge_sort_batch2.113 ...
Execute       set_default_model merge_sort_batch2.113 
Execute       cdfg_preprocess -model merge_sort_batch2.113 
Execute       rtl_gen_preprocess merge_sort_batch2.113 
INFO-FLOW: Preprocessing Module: merge_sort_batch2.114 ...
Execute       set_default_model merge_sort_batch2.114 
Execute       cdfg_preprocess -model merge_sort_batch2.114 
Execute       rtl_gen_preprocess merge_sort_batch2.114 
INFO-FLOW: Preprocessing Module: merge_sort_batch2.115 ...
Execute       set_default_model merge_sort_batch2.115 
Execute       cdfg_preprocess -model merge_sort_batch2.115 
Execute       rtl_gen_preprocess merge_sort_batch2.115 
INFO-FLOW: Preprocessing Module: merge_sort_batch2.116 ...
Execute       set_default_model merge_sort_batch2.116 
Execute       cdfg_preprocess -model merge_sort_batch2.116 
Execute       rtl_gen_preprocess merge_sort_batch2.116 
INFO-FLOW: Preprocessing Module: merge_sort_batch2 ...
Execute       set_default_model merge_sort_batch2 
Execute       cdfg_preprocess -model merge_sort_batch2 
Execute       rtl_gen_preprocess merge_sort_batch2 
INFO-FLOW: Preprocessing Module: merge_sort_batch3.117 ...
Execute       set_default_model merge_sort_batch3.117 
Execute       cdfg_preprocess -model merge_sort_batch3.117 
Execute       rtl_gen_preprocess merge_sort_batch3.117 
INFO-FLOW: Preprocessing Module: merge_sort_batch3.118 ...
Execute       set_default_model merge_sort_batch3.118 
Execute       cdfg_preprocess -model merge_sort_batch3.118 
Execute       rtl_gen_preprocess merge_sort_batch3.118 
INFO-FLOW: Preprocessing Module: merge_sort_batch3.119 ...
Execute       set_default_model merge_sort_batch3.119 
Execute       cdfg_preprocess -model merge_sort_batch3.119 
Execute       rtl_gen_preprocess merge_sort_batch3.119 
INFO-FLOW: Preprocessing Module: merge_sort_batch3 ...
Execute       set_default_model merge_sort_batch3 
Execute       cdfg_preprocess -model merge_sort_batch3 
Execute       rtl_gen_preprocess merge_sort_batch3 
INFO-FLOW: Preprocessing Module: merge_sort_batch4.120 ...
Execute       set_default_model merge_sort_batch4.120 
Execute       cdfg_preprocess -model merge_sort_batch4.120 
Execute       rtl_gen_preprocess merge_sort_batch4.120 
INFO-FLOW: Preprocessing Module: merge_sort_batch4 ...
Execute       set_default_model merge_sort_batch4 
Execute       cdfg_preprocess -model merge_sort_batch4 
Execute       rtl_gen_preprocess merge_sort_batch4 
INFO-FLOW: Preprocessing Module: merge_sort_batch5.1 ...
Execute       set_default_model merge_sort_batch5.1 
Execute       cdfg_preprocess -model merge_sort_batch5.1 
Execute       rtl_gen_preprocess merge_sort_batch5.1 
INFO-FLOW: Preprocessing Module: multi_heap_kmerge ...
Execute       set_default_model multi_heap_kmerge 
Execute       cdfg_preprocess -model multi_heap_kmerge 
Execute       rtl_gen_preprocess multi_heap_kmerge 
INFO-FLOW: Model list for synthesis: batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 batch_heap_sort.1.1_Pipeline_output_data batch_heap_sort.1.1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 batch_heap_sort.2.1_Pipeline_output_data batch_heap_sort.2.1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 batch_heap_sort.3.1_Pipeline_output_data batch_heap_sort.3.1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 batch_heap_sort.4.1_Pipeline_output_data batch_heap_sort.4.1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 batch_heap_sort.5.1_Pipeline_output_data batch_heap_sort.5.1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 batch_heap_sort.6.1_Pipeline_output_data batch_heap_sort.6.1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 batch_heap_sort.7.1_Pipeline_output_data batch_heap_sort.7.1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 batch_heap_sort.8.1_Pipeline_output_data batch_heap_sort.8.1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 batch_heap_sort.9.1_Pipeline_output_data batch_heap_sort.9.1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 batch_heap_sort.10.1_Pipeline_output_data batch_heap_sort.10.1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 batch_heap_sort.11.1_Pipeline_output_data batch_heap_sort.11.1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 batch_heap_sort.12.1_Pipeline_output_data batch_heap_sort.12.1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 batch_heap_sort.13.1_Pipeline_output_data batch_heap_sort.13.1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 batch_heap_sort.14.1_Pipeline_output_data batch_heap_sort.14.1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 batch_heap_sort.15.1_Pipeline_output_data batch_heap_sort.15.1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 batch_heap_sort.16.1_Pipeline_output_data batch_heap_sort.16.1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 batch_heap_sort.17.1_Pipeline_output_data batch_heap_sort.17.1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 batch_heap_sort.18.1_Pipeline_output_data batch_heap_sort.18.1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 batch_heap_sort.19.1_Pipeline_output_data batch_heap_sort.19.1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 batch_heap_sort.20.1_Pipeline_output_data batch_heap_sort.20.1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 batch_heap_sort.21.1_Pipeline_output_data batch_heap_sort.21.1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 batch_heap_sort.22.1_Pipeline_output_data batch_heap_sort.22.1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 batch_heap_sort.23.1_Pipeline_output_data batch_heap_sort.23.1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 batch_heap_sort.24.1_Pipeline_output_data batch_heap_sort.24.1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 batch_heap_sort.25.1_Pipeline_output_data batch_heap_sort.25.1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 batch_heap_sort.26.1_Pipeline_output_data batch_heap_sort.26.1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 batch_heap_sort.27.1_Pipeline_output_data batch_heap_sort.27.1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 batch_heap_sort.28.1_Pipeline_output_data batch_heap_sort.28.1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 batch_heap_sort.29.1_Pipeline_output_data batch_heap_sort.29.1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 batch_heap_sort.30.1_Pipeline_output_data batch_heap_sort.30.1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 batch_heap_sort.31.1_Pipeline_output_data batch_heap_sort.31.1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 batch_heap_sort.32.1_Pipeline_output_data batch_heap_sort.32.1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 batch_heap_sort.33.1_Pipeline_output_data batch_heap_sort.33.1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 batch_heap_sort.34.1_Pipeline_output_data batch_heap_sort.34.1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 batch_heap_sort.35.1_Pipeline_output_data batch_heap_sort.35.1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 batch_heap_sort.36.1_Pipeline_output_data batch_heap_sort.36.1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 batch_heap_sort.37.1_Pipeline_output_data batch_heap_sort.37.1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 batch_heap_sort.38.1_Pipeline_output_data batch_heap_sort.38.1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 batch_heap_sort.39.1_Pipeline_output_data batch_heap_sort.39.1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 batch_heap_sort.40.1_Pipeline_output_data batch_heap_sort.40.1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 batch_heap_sort.41.1_Pipeline_output_data batch_heap_sort.41.1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 batch_heap_sort.42.1_Pipeline_output_data batch_heap_sort.42.1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 batch_heap_sort.43.1_Pipeline_output_data batch_heap_sort.43.1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 batch_heap_sort.44.1_Pipeline_output_data batch_heap_sort.44.1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 batch_heap_sort.45.1_Pipeline_output_data batch_heap_sort.45.1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 batch_heap_sort.46.1_Pipeline_output_data batch_heap_sort.46.1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 batch_heap_sort.47.1_Pipeline_output_data batch_heap_sort.47.1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 batch_heap_sort.48.1_Pipeline_output_data batch_heap_sort.48.1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 batch_heap_sort.49.1_Pipeline_output_data batch_heap_sort.49.1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 batch_heap_sort.50.1_Pipeline_output_data batch_heap_sort.50.1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 batch_heap_sort.51.1_Pipeline_output_data batch_heap_sort.51.1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 batch_heap_sort.52.1_Pipeline_output_data batch_heap_sort.52.1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 batch_heap_sort.53.1_Pipeline_output_data batch_heap_sort.53.1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 batch_heap_sort.54.1_Pipeline_output_data batch_heap_sort.54.1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 batch_heap_sort.55.1_Pipeline_output_data batch_heap_sort.55.1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 batch_heap_sort.56.1_Pipeline_output_data batch_heap_sort.56.1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 batch_heap_sort.57.1_Pipeline_output_data batch_heap_sort.57.1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 batch_heap_sort.58.1_Pipeline_output_data batch_heap_sort.58.1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 batch_heap_sort.59.1_Pipeline_output_data batch_heap_sort.59.1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 batch_heap_sort.60.1_Pipeline_output_data batch_heap_sort.60.1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 batch_heap_sort.61.1_Pipeline_output_data batch_heap_sort.61.1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 batch_heap_sort.62.1_Pipeline_output_data batch_heap_sort.62.1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 batch_heap_sort.63.1_Pipeline_output_data batch_heap_sort.63.1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 batch_heap_sort.1.2_Pipeline_output_data batch_heap_sort.1.2 merge_sort_batch0.64 merge_sort_batch0.65 merge_sort_batch0.66 merge_sort_batch0.67 merge_sort_batch0.68 merge_sort_batch0.69 merge_sort_batch0.70 merge_sort_batch0.71 merge_sort_batch0.72 merge_sort_batch0.73 merge_sort_batch0.74 merge_sort_batch0.75 merge_sort_batch0.76 merge_sort_batch0.77 merge_sort_batch0.78 merge_sort_batch0.79 merge_sort_batch0.80 merge_sort_batch0.81 merge_sort_batch0.82 merge_sort_batch0.83 merge_sort_batch0.84 merge_sort_batch0.85 merge_sort_batch0.86 merge_sort_batch0.87 merge_sort_batch0.88 merge_sort_batch0.89 merge_sort_batch0.90 merge_sort_batch0.91 merge_sort_batch0.92 merge_sort_batch0.93 merge_sort_batch0.94 merge_sort_batch0 merge_sort_batch1.95 merge_sort_batch1.96 merge_sort_batch1.97 merge_sort_batch1.98 merge_sort_batch1.99 merge_sort_batch1.100 merge_sort_batch1.101 merge_sort_batch1.102 merge_sort_batch1.103 merge_sort_batch1.104 merge_sort_batch1.105 merge_sort_batch1.106 merge_sort_batch1.107 merge_sort_batch1.108 merge_sort_batch1.109 merge_sort_batch1 merge_sort_batch2.110 merge_sort_batch2.111 merge_sort_batch2.112 merge_sort_batch2.113 merge_sort_batch2.114 merge_sort_batch2.115 merge_sort_batch2.116 merge_sort_batch2 merge_sort_batch3.117 merge_sort_batch3.118 merge_sort_batch3.119 merge_sort_batch3 merge_sort_batch4.120 merge_sort_batch4 merge_sort_batch5.1 multi_heap_kmerge
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_0_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_0_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_0' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_0'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_0_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_0' and 'load' operation ('input_0_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.6 seconds; current allocated memory: 4.212 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.213 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
Execute       schedule -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_0_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_0_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_0' and 'load' operation ('input_0_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_0'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_0_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_0' and 'load' operation ('input_0_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164.
Execute       set_default_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
Execute       bind -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_1_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.1.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.1.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.1.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.1.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.1.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 4.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.1.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.1.1 
Execute       schedule -model batch_heap_sort.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 4.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.1.1.
Execute       set_default_model batch_heap_sort.1.1 
Execute       bind -model batch_heap_sort.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_1_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_1_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_1' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_1'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_1_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_1' and 'load' operation ('input_1_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
Execute       schedule -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_1_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_1_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_1' and 'load' operation ('input_1_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_1'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_1_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_1' and 'load' operation ('input_1_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152.
Execute       set_default_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
Execute       bind -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_2_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.2.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.2.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.2.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.2.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.2.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 4.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.2.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.2.1 
Execute       schedule -model batch_heap_sort.2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.2.1.
Execute       set_default_model batch_heap_sort.2.1 
Execute       bind -model batch_heap_sort.2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_2_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_2_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_2' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_2'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_2_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_2' and 'load' operation ('input_2_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
Execute       schedule -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_2_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_2_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_2' and 'load' operation ('input_2_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_2'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_2_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_2' and 'load' operation ('input_2_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141.
Execute       set_default_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
Execute       bind -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_3_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.3.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.3.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.3.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.3.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.3.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 4.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.3.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.3.1 
Execute       schedule -model batch_heap_sort.3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.3.1.
Execute       set_default_model batch_heap_sort.3.1 
Execute       bind -model batch_heap_sort.3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_3_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_3_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_3' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_3'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_3_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_3' and 'load' operation ('input_3_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
Execute       schedule -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_3_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_3_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_3' and 'load' operation ('input_3_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_3'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_3_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_3' and 'load' operation ('input_3_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.219 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130.
Execute       set_default_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
Execute       bind -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.219 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_4_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.4.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.4.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.219 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.4.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.4.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.4.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 4.219 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.4.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.4.1 
Execute       schedule -model batch_heap_sort.4.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.219 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.4.1.
Execute       set_default_model batch_heap_sort.4.1 
Execute       bind -model batch_heap_sort.4.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.219 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.4.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_4_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_4_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_4' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_4'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_4_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_4' and 'load' operation ('input_4_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.220 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.220 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
Execute       schedule -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_4_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_4_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_4' and 'load' operation ('input_4_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_4'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_4_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_4' and 'load' operation ('input_4_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.221 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119.
Execute       set_default_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
Execute       bind -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.221 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_5_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.5.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.5.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.221 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.5.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.5.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.5.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 4.221 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.5.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.5.1 
Execute       schedule -model batch_heap_sort.5.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.221 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.5.1.
Execute       set_default_model batch_heap_sort.5.1 
Execute       bind -model batch_heap_sort.5.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.221 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.5.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_5_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_5_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_5' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_5'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_5_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_5' and 'load' operation ('input_5_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.222 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.222 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
Execute       schedule -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_5_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_5_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_5' and 'load' operation ('input_5_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_5'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_5_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_5' and 'load' operation ('input_5_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.222 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18.
Execute       set_default_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
Execute       bind -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.223 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_6_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.6.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.6.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.223 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.6.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.6.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.6.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 4.223 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.6.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.6.1 
Execute       schedule -model batch_heap_sort.6.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.223 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.6.1.
Execute       set_default_model batch_heap_sort.6.1 
Execute       bind -model batch_heap_sort.6.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.223 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.6.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_6_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_6_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_6' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_6'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_6_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_6' and 'load' operation ('input_6_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.224 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.224 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
Execute       schedule -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_6_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_6_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_6' and 'load' operation ('input_6_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_6'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_6_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_6' and 'load' operation ('input_6_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.224 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13.
Execute       set_default_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
Execute       bind -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.224 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_7_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.7.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.7.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.224 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.7.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.7.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.7.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 4.225 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.7.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.7.1 
Execute       schedule -model batch_heap_sort.7.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.225 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.7.1.
Execute       set_default_model batch_heap_sort.7.1 
Execute       bind -model batch_heap_sort.7.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.225 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.7.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_7_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_7_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_7' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_7'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_7_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_7' and 'load' operation ('input_7_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.225 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.226 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
Execute       schedule -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_7_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_7_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_7' and 'load' operation ('input_7_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_7'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_7_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_7' and 'load' operation ('input_7_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.226 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12.
Execute       set_default_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
Execute       bind -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.226 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_8_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.8.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.8.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.226 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.8.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.8.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.8.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 4.226 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.8.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.8.1 
Execute       schedule -model batch_heap_sort.8.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.226 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.8.1.
Execute       set_default_model batch_heap_sort.8.1 
Execute       bind -model batch_heap_sort.8.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.227 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.8.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_8_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_8_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_8' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_8'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_8_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_8' and 'load' operation ('input_8_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.227 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.227 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
Execute       schedule -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_8_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_8_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_8' and 'load' operation ('input_8_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_8'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_8_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_8' and 'load' operation ('input_8_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.227 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11.
Execute       set_default_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
Execute       bind -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.227 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_9_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.9.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.9.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.228 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.9.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.9.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.9.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 4.228 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.9.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.9.1 
Execute       schedule -model batch_heap_sort.9.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.228 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.9.1.
Execute       set_default_model batch_heap_sort.9.1 
Execute       bind -model batch_heap_sort.9.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.228 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.9.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_9_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_9_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_9' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_9'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_9_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_9' and 'load' operation ('input_9_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.229 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.229 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
Execute       schedule -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_9_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_9_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_9' and 'load' operation ('input_9_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_9'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_9_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_9' and 'load' operation ('input_9_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.229 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162.
Execute       set_default_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
Execute       bind -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.230 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_10_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.10.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.10.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.230 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.10.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.10.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.10.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 4.230 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.10.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.10.1 
Execute       schedule -model batch_heap_sort.10.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.230 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.10.1.
Execute       set_default_model batch_heap_sort.10.1 
Execute       bind -model batch_heap_sort.10.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.230 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.10.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_10_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_10_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_10' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_10'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_10_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_10' and 'load' operation ('input_10_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.231 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.231 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
Execute       schedule -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_10_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_10_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_10' and 'load' operation ('input_10_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_10'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_10_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_10' and 'load' operation ('input_10_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.231 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161.
Execute       set_default_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
Execute       bind -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.232 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_11_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.11.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.11.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.232 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.11.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.11.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.11.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 4.232 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.11.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.11.1 
Execute       schedule -model batch_heap_sort.11.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.232 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.11.1.
Execute       set_default_model batch_heap_sort.11.1 
Execute       bind -model batch_heap_sort.11.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.232 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.11.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_11_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_11_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_11' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_11'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_11_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_11' and 'load' operation ('input_11_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.232 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.232 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
Execute       schedule -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_11_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_11_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_11' and 'load' operation ('input_11_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_11'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_11_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_11' and 'load' operation ('input_11_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.233 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160.
Execute       set_default_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
Execute       bind -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.233 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_12_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.12.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.12.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.233 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.12.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.12.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.12.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 4.234 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.12.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.12.1 
Execute       schedule -model batch_heap_sort.12.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.234 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.12.1.
Execute       set_default_model batch_heap_sort.12.1 
Execute       bind -model batch_heap_sort.12.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.234 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.12.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_12_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_12_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_12' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_12'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_12_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_12' and 'load' operation ('input_12_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.234 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.234 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
Execute       schedule -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_12_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_12_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_12' and 'load' operation ('input_12_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_12'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_12_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_12' and 'load' operation ('input_12_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.235 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159.
Execute       set_default_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
Execute       bind -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.235 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_13_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.13.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.13.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.235 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.13.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.13.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.13.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 4.235 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.13.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.13.1 
Execute       schedule -model batch_heap_sort.13.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.235 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.13.1.
Execute       set_default_model batch_heap_sort.13.1 
Execute       bind -model batch_heap_sort.13.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.235 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.13.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_13_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_13_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_13' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_13'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_13_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_13' and 'load' operation ('input_13_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.236 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.236 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
Execute       schedule -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_13_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_13_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_13' and 'load' operation ('input_13_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_13'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_13_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_13' and 'load' operation ('input_13_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.236 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158.
Execute       set_default_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
Execute       bind -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.236 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_14_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.14.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.14.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.237 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.14.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.14.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.14.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 4.237 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.14.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.14.1 
Execute       schedule -model batch_heap_sort.14.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.237 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.14.1.
Execute       set_default_model batch_heap_sort.14.1 
Execute       bind -model batch_heap_sort.14.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.238 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.14.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_14_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_14_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_14' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_14'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_14_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_14' and 'load' operation ('input_14_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.238 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.238 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
Execute       schedule -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_14_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_14_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_14' and 'load' operation ('input_14_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_14'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_14_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_14' and 'load' operation ('input_14_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.238 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157.
Execute       set_default_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
Execute       bind -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.238 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_15_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.15.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.15.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.238 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.15.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.15.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.15.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 4.239 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.15.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.15.1 
Execute       schedule -model batch_heap_sort.15.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.239 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.15.1.
Execute       set_default_model batch_heap_sort.15.1 
Execute       bind -model batch_heap_sort.15.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.239 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.15.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_15_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_15_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_15' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_15'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_15_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_15' and 'load' operation ('input_15_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.240 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.240 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
Execute       schedule -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_15_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_15_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_15' and 'load' operation ('input_15_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_15'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_15_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_15' and 'load' operation ('input_15_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.240 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156.
Execute       set_default_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
Execute       bind -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.240 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_16_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.16.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.16.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.240 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.16.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.16.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.16.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.241 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.16.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.16.1 
Execute       schedule -model batch_heap_sort.16.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.241 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.16.1.
Execute       set_default_model batch_heap_sort.16.1 
Execute       bind -model batch_heap_sort.16.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.241 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.16.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_16_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_16_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_16' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_16'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_16_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_16' and 'load' operation ('input_16_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.241 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.241 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
Execute       schedule -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_16_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_16_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_16' and 'load' operation ('input_16_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_16'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_16_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_16' and 'load' operation ('input_16_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.242 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155.
Execute       set_default_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
Execute       bind -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.242 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_17_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.17.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.17.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.242 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.17.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.17.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.17.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.243 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.17.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.17.1 
Execute       schedule -model batch_heap_sort.17.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.243 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.17.1.
Execute       set_default_model batch_heap_sort.17.1 
Execute       bind -model batch_heap_sort.17.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.243 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.17.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_17_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_17_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_17' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_17'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_17_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_17' and 'load' operation ('input_17_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.243 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.243 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
Execute       schedule -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_17_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_17_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_17' and 'load' operation ('input_17_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_17'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_17_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_17' and 'load' operation ('input_17_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154.
Execute       set_default_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
Execute       bind -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_18_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.18.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.18.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.18.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.18.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.18.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.18.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.18.1 
Execute       schedule -model batch_heap_sort.18.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.18.1.
Execute       set_default_model batch_heap_sort.18.1 
Execute       bind -model batch_heap_sort.18.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.18.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_18_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_18_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_18' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_18'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_18_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_18' and 'load' operation ('input_18_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
Execute       schedule -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_18_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_18_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_18' and 'load' operation ('input_18_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_18'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_18_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_18' and 'load' operation ('input_18_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153.
Execute       set_default_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
Execute       bind -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_19_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.19.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.19.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.19.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.19.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.19.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.19.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.19.1 
Execute       schedule -model batch_heap_sort.19.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.19.1.
Execute       set_default_model batch_heap_sort.19.1 
Execute       bind -model batch_heap_sort.19.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.19.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_19_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_19_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_19' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_19'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_19_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_19' and 'load' operation ('input_19_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
Execute       schedule -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_19_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_19_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_19' and 'load' operation ('input_19_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_19'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_19_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_19' and 'load' operation ('input_19_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151.
Execute       set_default_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
Execute       bind -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_20_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.20.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.20.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.249 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.20.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.20.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.20.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.249 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.20.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.20.1 
Execute       schedule -model batch_heap_sort.20.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.249 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.20.1.
Execute       set_default_model batch_heap_sort.20.1 
Execute       bind -model batch_heap_sort.20.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.249 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.20.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_20_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_20_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_20' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_20'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_20_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_20' and 'load' operation ('input_20_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.250 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.250 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
Execute       schedule -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_20_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_20_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_20' and 'load' operation ('input_20_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_20'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_20_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_20' and 'load' operation ('input_20_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.250 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150.
Execute       set_default_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
Execute       bind -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.250 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_21_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.21.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.21.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.250 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.21.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.21.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.21.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.250 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.21.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.21.1 
Execute       schedule -model batch_heap_sort.21.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.250 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.21.1.
Execute       set_default_model batch_heap_sort.21.1 
Execute       bind -model batch_heap_sort.21.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.251 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.21.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_21_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_21_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_21' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_21'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_21_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_21' and 'load' operation ('input_21_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.251 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.251 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
Execute       schedule -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_21_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_21_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_21' and 'load' operation ('input_21_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_21'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_21_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_21' and 'load' operation ('input_21_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.252 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149.
Execute       set_default_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
Execute       bind -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.252 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_22_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.22.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.22.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.252 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.22.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.22.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.22.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.252 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.22.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.22.1 
Execute       schedule -model batch_heap_sort.22.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.252 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.22.1.
Execute       set_default_model batch_heap_sort.22.1 
Execute       bind -model batch_heap_sort.22.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.253 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.22.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_22_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_22_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_22' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_22'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_22_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_22' and 'load' operation ('input_22_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.253 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.253 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
Execute       schedule -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_22_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_22_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_22' and 'load' operation ('input_22_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_22'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_22_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_22' and 'load' operation ('input_22_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.254 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148.
Execute       set_default_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
Execute       bind -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.254 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_23_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.23.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.23.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.254 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.23.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.23.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.23.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.254 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.23.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.23.1 
Execute       schedule -model batch_heap_sort.23.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.254 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.23.1.
Execute       set_default_model batch_heap_sort.23.1 
Execute       bind -model batch_heap_sort.23.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.254 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.23.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_23_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_23_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_23' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_23'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_23_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_23' and 'load' operation ('input_23_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.255 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.255 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
Execute       schedule -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_23_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_23_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_23' and 'load' operation ('input_23_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_23'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_23_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_23' and 'load' operation ('input_23_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.256 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147.
Execute       set_default_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
Execute       bind -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.256 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_24_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.24.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.24.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.256 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.24.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.24.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.24.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.256 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.24.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.24.1 
Execute       schedule -model batch_heap_sort.24.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.256 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.24.1.
Execute       set_default_model batch_heap_sort.24.1 
Execute       bind -model batch_heap_sort.24.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.256 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.24.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_24_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_24_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_24' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_24'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_24_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_24' and 'load' operation ('input_24_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.257 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.257 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
Execute       schedule -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_24_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_24_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_24' and 'load' operation ('input_24_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_24'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_24_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_24' and 'load' operation ('input_24_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.257 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146.
Execute       set_default_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
Execute       bind -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.257 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_25_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.25.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.25.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.257 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.25.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.25.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.25.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.258 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.25.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.25.1 
Execute       schedule -model batch_heap_sort.25.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.258 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.25.1.
Execute       set_default_model batch_heap_sort.25.1 
Execute       bind -model batch_heap_sort.25.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.258 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.25.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_25_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_25_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_25' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_25'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_25_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_25' and 'load' operation ('input_25_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.258 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.258 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
Execute       schedule -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_25_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_25_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_25' and 'load' operation ('input_25_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_25'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_25_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_25' and 'load' operation ('input_25_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.259 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145.
Execute       set_default_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
Execute       bind -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.259 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_26_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.26.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.26.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.259 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.26.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.26.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.26.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.259 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.26.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.26.1 
Execute       schedule -model batch_heap_sort.26.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.259 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.26.1.
Execute       set_default_model batch_heap_sort.26.1 
Execute       bind -model batch_heap_sort.26.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.260 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.26.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_26_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_26_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_26' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_26'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_26_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_26' and 'load' operation ('input_26_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.260 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.260 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
Execute       schedule -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_26_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_26_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_26' and 'load' operation ('input_26_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_26'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_26_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_26' and 'load' operation ('input_26_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.261 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144.
Execute       set_default_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
Execute       bind -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.261 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_27_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.27.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.27.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.261 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.27.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.27.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.27.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.261 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.27.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.27.1 
Execute       schedule -model batch_heap_sort.27.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.261 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.27.1.
Execute       set_default_model batch_heap_sort.27.1 
Execute       bind -model batch_heap_sort.27.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.262 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.27.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_27_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_27_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_27' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_27'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_27_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_27' and 'load' operation ('input_27_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.262 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.262 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
Execute       schedule -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_27_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_27_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_27' and 'load' operation ('input_27_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_27'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_27_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_27' and 'load' operation ('input_27_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.262 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143.
Execute       set_default_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
Execute       bind -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.263 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_28_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.28.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.28.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.263 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.28.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.28.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.28.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.263 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.28.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.28.1 
Execute       schedule -model batch_heap_sort.28.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.263 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.28.1.
Execute       set_default_model batch_heap_sort.28.1 
Execute       bind -model batch_heap_sort.28.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.263 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.28.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_28_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_28_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_28' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_28'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_28_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_28' and 'load' operation ('input_28_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.264 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.264 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
Execute       schedule -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_28_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_28_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_28' and 'load' operation ('input_28_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_28'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_28_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_28' and 'load' operation ('input_28_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.264 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142.
Execute       set_default_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
Execute       bind -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.264 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_29_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.29.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.29.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.265 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.29.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.29.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.29.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.265 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.29.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.29.1 
Execute       schedule -model batch_heap_sort.29.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.265 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.29.1.
Execute       set_default_model batch_heap_sort.29.1 
Execute       bind -model batch_heap_sort.29.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.265 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.29.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_29_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_29_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_29' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_29'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_29_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_29' and 'load' operation ('input_29_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.265 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.266 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
Execute       schedule -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_29_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_29_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_29' and 'load' operation ('input_29_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_29'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_29_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_29' and 'load' operation ('input_29_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.266 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140.
Execute       set_default_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
Execute       bind -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.266 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_30_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.30.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.30.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.266 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.30.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.30.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.30.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.266 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.30.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.30.1 
Execute       schedule -model batch_heap_sort.30.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.266 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.30.1.
Execute       set_default_model batch_heap_sort.30.1 
Execute       bind -model batch_heap_sort.30.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.267 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.30.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_30_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_30_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_30' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_30'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_30_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_30' and 'load' operation ('input_30_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.267 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.267 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
Execute       schedule -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_30_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_30_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_30' and 'load' operation ('input_30_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_30'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_30_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_30' and 'load' operation ('input_30_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.268 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139.
Execute       set_default_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
Execute       bind -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.268 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_31_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.31.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.31.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.268 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.31.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.31.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.31.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.268 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.31.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.31.1 
Execute       schedule -model batch_heap_sort.31.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.268 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.31.1.
Execute       set_default_model batch_heap_sort.31.1 
Execute       bind -model batch_heap_sort.31.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.269 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.31.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_31_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_31_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_31' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_31'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_31_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_31' and 'load' operation ('input_31_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.269 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.269 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
Execute       schedule -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_31_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_31_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_31' and 'load' operation ('input_31_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_31'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_31_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_31' and 'load' operation ('input_31_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.270 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138.
Execute       set_default_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
Execute       bind -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.270 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_32_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.32.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.32.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.270 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.32.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.32.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.32.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.270 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.32.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.32.1 
Execute       schedule -model batch_heap_sort.32.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.270 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.32.1.
Execute       set_default_model batch_heap_sort.32.1 
Execute       bind -model batch_heap_sort.32.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.270 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.32.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_32_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_32_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_32' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_32'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_32_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_32' and 'load' operation ('input_32_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.271 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.271 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
Execute       schedule -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_32_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_32_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_32' and 'load' operation ('input_32_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_32'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_32_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_32' and 'load' operation ('input_32_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.271 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137.
Execute       set_default_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
Execute       bind -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.272 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_33_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.33.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.33.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.272 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.33.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.33.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.33.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.272 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.33.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.33.1 
Execute       schedule -model batch_heap_sort.33.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.272 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.33.1.
Execute       set_default_model batch_heap_sort.33.1 
Execute       bind -model batch_heap_sort.33.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.272 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.33.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_33_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_33_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_33' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_33'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_33_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_33' and 'load' operation ('input_33_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.273 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.273 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
Execute       schedule -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_33_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_33_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_33' and 'load' operation ('input_33_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_33'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_33_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_33' and 'load' operation ('input_33_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.273 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136.
Execute       set_default_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
Execute       bind -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.273 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_34_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.34.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.34.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.273 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.34.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.34.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.34.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.274 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.34.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.34.1 
Execute       schedule -model batch_heap_sort.34.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.274 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.34.1.
Execute       set_default_model batch_heap_sort.34.1 
Execute       bind -model batch_heap_sort.34.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.274 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.34.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_34_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_34_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_34' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_34'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_34_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_34' and 'load' operation ('input_34_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_34'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.275 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.275 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
Execute       schedule -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_34_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_34_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_34' and 'load' operation ('input_34_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_34'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_34_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_34' and 'load' operation ('input_34_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_34'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.275 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135.
Execute       set_default_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
Execute       bind -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.275 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_35_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.35.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.35.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.275 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.35.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.35.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.35.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.275 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.35.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.35.1 
Execute       schedule -model batch_heap_sort.35.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.275 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.35.1.
Execute       set_default_model batch_heap_sort.35.1 
Execute       bind -model batch_heap_sort.35.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.276 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.35.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_35_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_35_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_35' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_35'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_35_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_35' and 'load' operation ('input_35_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.276 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.276 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
Execute       schedule -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_35_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_35_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_35' and 'load' operation ('input_35_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_35'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_35_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_35' and 'load' operation ('input_35_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.277 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134.
Execute       set_default_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
Execute       bind -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.277 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_36_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.36.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.36.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.277 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.36.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.36.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.36.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.277 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.36.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.36.1 
Execute       schedule -model batch_heap_sort.36.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.277 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.36.1.
Execute       set_default_model batch_heap_sort.36.1 
Execute       bind -model batch_heap_sort.36.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.278 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.36.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_36_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_36_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_36' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_36'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_36_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_36' and 'load' operation ('input_36_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.278 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.278 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
Execute       schedule -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_36_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_36_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_36' and 'load' operation ('input_36_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_36'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_36_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_36' and 'load' operation ('input_36_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.279 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133.
Execute       set_default_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
Execute       bind -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.279 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_37_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.37.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.37.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.279 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.37.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.37.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.37.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.279 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.37.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.37.1 
Execute       schedule -model batch_heap_sort.37.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.279 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.37.1.
Execute       set_default_model batch_heap_sort.37.1 
Execute       bind -model batch_heap_sort.37.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.279 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.37.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_37_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_37_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_37' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_37'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_37_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_37' and 'load' operation ('input_37_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_37'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.280 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.280 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
Execute       schedule -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_37_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_37_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_37' and 'load' operation ('input_37_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_37'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_37_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_37' and 'load' operation ('input_37_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_37'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.280 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132.
Execute       set_default_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
Execute       bind -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.281 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_38_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.38.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.38.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.281 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.38.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.38.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.38.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.281 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.38.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.38.1 
Execute       schedule -model batch_heap_sort.38.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.281 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.38.1.
Execute       set_default_model batch_heap_sort.38.1 
Execute       bind -model batch_heap_sort.38.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.281 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.38.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_38_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_38_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_38' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_38'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_38_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_38' and 'load' operation ('input_38_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_38'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.281 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.282 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
Execute       schedule -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_38_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_38_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_38' and 'load' operation ('input_38_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_38'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_38_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_38' and 'load' operation ('input_38_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_38'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.282 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131.
Execute       set_default_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
Execute       bind -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.282 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_39_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.39.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.39.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.283 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.39.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.39.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.39.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.283 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.39.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.39.1 
Execute       schedule -model batch_heap_sort.39.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.283 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.39.1.
Execute       set_default_model batch_heap_sort.39.1 
Execute       bind -model batch_heap_sort.39.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.283 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.39.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_39_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_39_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_39' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_39'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_39_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_39' and 'load' operation ('input_39_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.284 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.284 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
Execute       schedule -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_39_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_39_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_39' and 'load' operation ('input_39_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_39'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_39_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_39' and 'load' operation ('input_39_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.284 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129.
Execute       set_default_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
Execute       bind -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.284 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_40_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.40.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.40.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.284 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.40.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.40.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.40.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.284 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.40.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.40.1 
Execute       schedule -model batch_heap_sort.40.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.284 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.40.1.
Execute       set_default_model batch_heap_sort.40.1 
Execute       bind -model batch_heap_sort.40.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.285 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.40.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_40_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_40_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_40' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_40'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_40_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_40' and 'load' operation ('input_40_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_40'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.285 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.285 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
Execute       schedule -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_40_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_40_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_40' and 'load' operation ('input_40_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_40'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_40_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_40' and 'load' operation ('input_40_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_40'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.286 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128.
Execute       set_default_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
Execute       bind -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.286 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_41_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.41.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.41.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.286 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.41.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.41.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.41.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.286 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.41.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.41.1 
Execute       schedule -model batch_heap_sort.41.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.286 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.41.1.
Execute       set_default_model batch_heap_sort.41.1 
Execute       bind -model batch_heap_sort.41.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.287 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.41.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_41_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_41_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_41' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_41'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_41_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_41' and 'load' operation ('input_41_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_41'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.287 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.287 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
Execute       schedule -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_41_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_41_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_41' and 'load' operation ('input_41_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_41'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_41_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_41' and 'load' operation ('input_41_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_41'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.288 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127.
Execute       set_default_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
Execute       bind -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.288 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_42_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.42.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.42.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.288 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.42.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.42.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.42.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.288 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.42.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.42.1 
Execute       schedule -model batch_heap_sort.42.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.288 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.42.1.
Execute       set_default_model batch_heap_sort.42.1 
Execute       bind -model batch_heap_sort.42.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.288 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.42.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_42_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_42_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_42' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_42'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_42_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_42' and 'load' operation ('input_42_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.289 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.289 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
Execute       schedule -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_42_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_42_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_42' and 'load' operation ('input_42_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_42'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_42_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_42' and 'load' operation ('input_42_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.289 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126.
Execute       set_default_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
Execute       bind -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.289 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_43_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.43.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.43.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.43.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.43.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.43.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.43.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.43.1 
Execute       schedule -model batch_heap_sort.43.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.43.1.
Execute       set_default_model batch_heap_sort.43.1 
Execute       bind -model batch_heap_sort.43.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.43.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_43_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_43_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_43' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_43'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_43_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_43' and 'load' operation ('input_43_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_43'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
Execute       schedule -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_43_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_43_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_43' and 'load' operation ('input_43_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_43'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_43_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_43' and 'load' operation ('input_43_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_43'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125.
Execute       set_default_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
Execute       bind -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_44_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.44.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.44.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.44.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.44.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.44.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.44.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.44.1 
Execute       schedule -model batch_heap_sort.44.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.290 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.44.1.
Execute       set_default_model batch_heap_sort.44.1 
Execute       bind -model batch_heap_sort.44.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.292 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.44.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_44_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_44_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_44' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_44'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_44_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_44' and 'load' operation ('input_44_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_44'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.292 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.292 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
Execute       schedule -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_44_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_44_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_44' and 'load' operation ('input_44_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_44'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_44_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_44' and 'load' operation ('input_44_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_44'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.293 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124.
Execute       set_default_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
Execute       bind -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.293 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_45_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.45.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.45.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.293 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.45.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.45.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.45.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.293 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.45.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.45.1 
Execute       schedule -model batch_heap_sort.45.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.293 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.45.1.
Execute       set_default_model batch_heap_sort.45.1 
Execute       bind -model batch_heap_sort.45.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.294 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.45.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_45_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_45_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_45' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_45'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_45_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_45' and 'load' operation ('input_45_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.294 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.294 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
Execute       schedule -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_45_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_45_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_45' and 'load' operation ('input_45_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_45'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_45_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_45' and 'load' operation ('input_45_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.295 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123.
Execute       set_default_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
Execute       bind -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.295 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_46_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.46.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.46.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.295 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.46.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.46.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.46.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.295 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.46.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.46.1 
Execute       schedule -model batch_heap_sort.46.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.295 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.46.1.
Execute       set_default_model batch_heap_sort.46.1 
Execute       bind -model batch_heap_sort.46.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.296 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.46.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_46_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_46_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_46' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_46'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_46_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_46' and 'load' operation ('input_46_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_46'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.296 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.296 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
Execute       schedule -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_46_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_46_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_46' and 'load' operation ('input_46_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_46'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_46_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_46' and 'load' operation ('input_46_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_46'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.296 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122.
Execute       set_default_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
Execute       bind -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.296 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_47_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.47.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.47.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.297 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.47.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.47.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.47.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.297 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.47.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.47.1 
Execute       schedule -model batch_heap_sort.47.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.297 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.47.1.
Execute       set_default_model batch_heap_sort.47.1 
Execute       bind -model batch_heap_sort.47.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.297 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.47.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_47_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_47_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_47' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_47'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_47_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_47' and 'load' operation ('input_47_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_47'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.298 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.298 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
Execute       schedule -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_47_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_47_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_47' and 'load' operation ('input_47_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_47'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_47_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_47' and 'load' operation ('input_47_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_47'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.298 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121.
Execute       set_default_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
Execute       bind -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.298 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_48_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.48.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.48.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.298 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.48.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.48.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.48.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.298 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.48.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.48.1 
Execute       schedule -model batch_heap_sort.48.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.298 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.48.1.
Execute       set_default_model batch_heap_sort.48.1 
Execute       bind -model batch_heap_sort.48.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.299 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.48.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_48_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_48_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_48' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_48'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_48_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_48' and 'load' operation ('input_48_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.299 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.300 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
Execute       schedule -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_48_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_48_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_48' and 'load' operation ('input_48_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_48'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_48_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_48' and 'load' operation ('input_48_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.300 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120.
Execute       set_default_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
Execute       bind -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.300 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_49_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.49.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.49.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.300 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.49.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.49.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.49.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.301 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.49.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.49.1 
Execute       schedule -model batch_heap_sort.49.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.301 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.49.1.
Execute       set_default_model batch_heap_sort.49.1 
Execute       bind -model batch_heap_sort.49.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.301 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.49.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_49_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_49_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_49' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_49'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_49_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_49' and 'load' operation ('input_49_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_49'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.301 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.301 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
Execute       schedule -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_49_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_49_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_49' and 'load' operation ('input_49_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_49'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_49_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_49' and 'load' operation ('input_49_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_49'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.302 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118.
Execute       set_default_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
Execute       bind -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.302 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_50_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.50.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.50.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.302 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.50.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.50.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.50.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.302 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.50.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.50.1 
Execute       schedule -model batch_heap_sort.50.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.302 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.50.1.
Execute       set_default_model batch_heap_sort.50.1 
Execute       bind -model batch_heap_sort.50.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.303 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.50.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_50_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_50_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_50' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_50'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_50_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_50' and 'load' operation ('input_50_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_50'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.303 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.303 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
Execute       schedule -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_50_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_50_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_50' and 'load' operation ('input_50_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_50'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_50_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_50' and 'load' operation ('input_50_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_50'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.304 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117.
Execute       set_default_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
Execute       bind -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.304 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_51_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.51.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.51.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.304 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.51.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.51.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.51.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.304 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.51.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.51.1 
Execute       schedule -model batch_heap_sort.51.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.304 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.51.1.
Execute       set_default_model batch_heap_sort.51.1 
Execute       bind -model batch_heap_sort.51.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.304 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.51.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_51_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_51_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_51' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_51'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_51_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_51' and 'load' operation ('input_51_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.305 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.305 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
Execute       schedule -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_51_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_51_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_51' and 'load' operation ('input_51_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_51'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_51_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_51' and 'load' operation ('input_51_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.306 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116.
Execute       set_default_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
Execute       bind -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.306 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_52_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.52.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.52.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.306 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.52.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.52.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.52.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.306 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.52.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.52.1 
Execute       schedule -model batch_heap_sort.52.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.306 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.52.1.
Execute       set_default_model batch_heap_sort.52.1 
Execute       bind -model batch_heap_sort.52.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.306 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.52.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_52_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_52_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_52' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_52'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_52_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_52' and 'load' operation ('input_52_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_52'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.307 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.307 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
Execute       schedule -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_52_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_52_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_52' and 'load' operation ('input_52_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_52'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_52_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_52' and 'load' operation ('input_52_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_52'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.307 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115.
Execute       set_default_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
Execute       bind -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.307 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_53_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.53.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.53.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.307 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.53.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.53.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.53.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.307 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.53.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.53.1 
Execute       schedule -model batch_heap_sort.53.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.307 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.53.1.
Execute       set_default_model batch_heap_sort.53.1 
Execute       bind -model batch_heap_sort.53.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.308 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.53.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_53_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_53_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_53' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_53'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_53_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_53' and 'load' operation ('input_53_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_53'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.308 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.309 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
Execute       schedule -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_53_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_53_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_53' and 'load' operation ('input_53_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_53'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_53_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_53' and 'load' operation ('input_53_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_53'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.309 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114.
Execute       set_default_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
Execute       bind -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.309 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_54_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.54.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.54.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.309 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.54.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.54.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.54.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 4.309 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.54.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.54.1 
Execute       schedule -model batch_heap_sort.54.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.309 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.54.1.
Execute       set_default_model batch_heap_sort.54.1 
Execute       bind -model batch_heap_sort.54.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.310 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.54.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_54_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_54_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_54' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_54'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_54_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_54' and 'load' operation ('input_54_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.310 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.310 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
Execute       schedule -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_54_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_54_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_54' and 'load' operation ('input_54_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_54'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_54_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_54' and 'load' operation ('input_54_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.311 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113.
Execute       set_default_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
Execute       bind -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.311 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_55_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.55.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.55.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.311 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.55.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.55.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.55.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.311 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.55.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.55.1 
Execute       schedule -model batch_heap_sort.55.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.311 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.55.1.
Execute       set_default_model batch_heap_sort.55.1 
Execute       bind -model batch_heap_sort.55.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.312 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.55.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_55_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_55_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_55' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_55'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_55_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_55' and 'load' operation ('input_55_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_55'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.312 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.312 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
Execute       schedule -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_55_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_55_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_55' and 'load' operation ('input_55_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_55'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_55_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_55' and 'load' operation ('input_55_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_55'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.313 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112.
Execute       set_default_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
Execute       bind -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.313 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_56_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.56.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.56.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.313 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.56.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.56.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.56.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.313 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.56.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.56.1 
Execute       schedule -model batch_heap_sort.56.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.313 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.56.1.
Execute       set_default_model batch_heap_sort.56.1 
Execute       bind -model batch_heap_sort.56.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.313 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.56.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_56_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_56_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_56' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_56'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_56_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_56' and 'load' operation ('input_56_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_56'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.314 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.314 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
Execute       schedule -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_56_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_56_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_56' and 'load' operation ('input_56_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_56'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_56_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_56' and 'load' operation ('input_56_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_56'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.315 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111.
Execute       set_default_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
Execute       bind -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.315 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_57_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.57.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.57.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.315 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.57.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.57.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.57.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.315 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.57.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.57.1 
Execute       schedule -model batch_heap_sort.57.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.315 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.57.1.
Execute       set_default_model batch_heap_sort.57.1 
Execute       bind -model batch_heap_sort.57.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.315 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.57.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_57_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_57_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_57' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_57'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_57_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_57' and 'load' operation ('input_57_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.316 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.316 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
Execute       schedule -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_57_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_57_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_57' and 'load' operation ('input_57_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_57'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_57_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_57' and 'load' operation ('input_57_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.316 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110.
Execute       set_default_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
Execute       bind -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.316 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_58_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.58.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.58.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.316 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.58.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.58.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.58.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.316 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.58.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.58.1 
Execute       schedule -model batch_heap_sort.58.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.316 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.58.1.
Execute       set_default_model batch_heap_sort.58.1 
Execute       bind -model batch_heap_sort.58.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.317 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.58.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_58_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_58_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_58' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_58'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_58_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_58' and 'load' operation ('input_58_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_58'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.319 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.320 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
Execute       schedule -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_58_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_58_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_58' and 'load' operation ('input_58_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_58'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_58_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_58' and 'load' operation ('input_58_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_58'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.320 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19.
Execute       set_default_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
Execute       bind -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.320 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_59_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.59.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.59.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.320 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.59.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.59.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.59.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.320 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.59.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.59.1 
Execute       schedule -model batch_heap_sort.59.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.320 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.59.1.
Execute       set_default_model batch_heap_sort.59.1 
Execute       bind -model batch_heap_sort.59.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.321 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.59.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_59_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_59_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_59' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_59'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_59_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_59' and 'load' operation ('input_59_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_59'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.321 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.321 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
Execute       schedule -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_59_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_59_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_59' and 'load' operation ('input_59_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_59'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_59_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_59' and 'load' operation ('input_59_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_59'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.322 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17.
Execute       set_default_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
Execute       bind -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.322 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_60_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.60.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.60.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.322 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.60.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.60.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.60.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.322 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.60.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.60.1 
Execute       schedule -model batch_heap_sort.60.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.322 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.60.1.
Execute       set_default_model batch_heap_sort.60.1 
Execute       bind -model batch_heap_sort.60.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.323 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.60.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_60_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_60_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_60' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_60'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_60_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_60' and 'load' operation ('input_60_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.323 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.323 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
Execute       schedule -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_60_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_60_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_60' and 'load' operation ('input_60_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_60'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_60_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_60' and 'load' operation ('input_60_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.324 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16.
Execute       set_default_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
Execute       bind -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.324 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_61_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.61.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.61.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.324 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.61.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.61.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.61.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.324 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.61.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.61.1 
Execute       schedule -model batch_heap_sort.61.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.324 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.61.1.
Execute       set_default_model batch_heap_sort.61.1 
Execute       bind -model batch_heap_sort.61.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.324 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.61.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_61_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_61_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_61' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_61'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_61_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_61' and 'load' operation ('input_61_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_61'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.325 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.325 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
Execute       schedule -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_61_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_61_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_61' and 'load' operation ('input_61_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_61'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_61_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_61' and 'load' operation ('input_61_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_61'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.326 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15.
Execute       set_default_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
Execute       bind -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.326 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_62_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.62.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.62.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.326 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.62.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.62.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.62.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.326 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.62.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.62.1 
Execute       schedule -model batch_heap_sort.62.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.326 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.62.1.
Execute       set_default_model batch_heap_sort.62.1 
Execute       bind -model batch_heap_sort.62.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.326 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.62.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_62_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_62_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_62' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_62'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_62_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_62' and 'load' operation ('input_62_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_62'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.327 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.327 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
Execute       schedule -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_62_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_62_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_62' and 'load' operation ('input_62_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_62'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_62_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_62' and 'load' operation ('input_62_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_62'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.327 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14.
Execute       set_default_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
Execute       bind -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.327 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_63_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.63.1_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.63.1_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.327 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.63.1_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.63.1_Pipeline_output_data 
Execute       bind -model batch_heap_sort.63.1_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.328 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.63.1_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.63.1 
Execute       schedule -model batch_heap_sort.63.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.328 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.63.1.
Execute       set_default_model batch_heap_sort.63.1 
Execute       bind -model batch_heap_sort.63.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.328 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.63.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_63_addr_3_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_63_load', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_63' and 'load' operation ('temp', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_63'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_63_addr_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:26 on array 'input_63' and 'load' operation ('input_63_load_1', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_63'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
Execute       schedule -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', sort_seperate_bucket/multi_heap_kmerge.c:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('input_63_addr_4_write_ln10', sort_seperate_bucket/multi_heap_kmerge.c:10) of variable 'input_63_load_5', sort_seperate_bucket/multi_heap_kmerge.c:10 on array 'input_63' and 'load' operation ('input_63_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_63'.
WARNING: [HLS 200-880] The II Violation in module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('input_63_addr_5_write_ln11', sort_seperate_bucket/multi_heap_kmerge.c:11) of variable 'temp', sort_seperate_bucket/multi_heap_kmerge.c:9 on array 'input_63' and 'load' operation ('input_63_load', sort_seperate_bucket/multi_heap_kmerge.c:26) on array 'input_63'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163.
Execute       set_default_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
Execute       bind -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_1_2_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.1.2_Pipeline_output_data 
Execute       schedule -model batch_heap_sort.1.2_Pipeline_output_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.1.2_Pipeline_output_data.
Execute       set_default_model batch_heap_sort.1.2_Pipeline_output_data 
Execute       bind -model batch_heap_sort.1.2_Pipeline_output_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.1.2_Pipeline_output_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_heap_sort_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_heap_sort.1.2 
Execute       schedule -model batch_heap_sort.1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.329 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling batch_heap_sort.1.2.
Execute       set_default_model batch_heap_sort.1.2 
Execute       bind -model batch_heap_sort.1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.330 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.bind.adb -f 
INFO-FLOW: Finish binding batch_heap_sort.1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.64 
Execute       schedule -model merge_sort_batch0.64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.330 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.64.
Execute       set_default_model merge_sort_batch0.64 
Execute       bind -model merge_sort_batch0.64 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.330 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.65 
Execute       schedule -model merge_sort_batch0.65 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.331 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.65.
Execute       set_default_model merge_sort_batch0.65 
Execute       bind -model merge_sort_batch0.65 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.331 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.65.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.66 
Execute       schedule -model merge_sort_batch0.66 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.331 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.66.
Execute       set_default_model merge_sort_batch0.66 
Execute       bind -model merge_sort_batch0.66 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.331 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.66.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.67 
Execute       schedule -model merge_sort_batch0.67 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.332 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.67.
Execute       set_default_model merge_sort_batch0.67 
Execute       bind -model merge_sort_batch0.67 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.332 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.67.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.68 
Execute       schedule -model merge_sort_batch0.68 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.68.
Execute       set_default_model merge_sort_batch0.68 
Execute       bind -model merge_sort_batch0.68 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.68.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.69 
Execute       schedule -model merge_sort_batch0.69 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.69.
Execute       set_default_model merge_sort_batch0.69 
Execute       bind -model merge_sort_batch0.69 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.69.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.70 
Execute       schedule -model merge_sort_batch0.70 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.333 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.70.
Execute       set_default_model merge_sort_batch0.70 
Execute       bind -model merge_sort_batch0.70 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.334 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.70.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.71 
Execute       schedule -model merge_sort_batch0.71 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.334 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.71.
Execute       set_default_model merge_sort_batch0.71 
Execute       bind -model merge_sort_batch0.71 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.334 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.71.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.72 
Execute       schedule -model merge_sort_batch0.72 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.335 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.72.
Execute       set_default_model merge_sort_batch0.72 
Execute       bind -model merge_sort_batch0.72 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.335 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.72.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.73 
Execute       schedule -model merge_sort_batch0.73 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.335 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.73.
Execute       set_default_model merge_sort_batch0.73 
Execute       bind -model merge_sort_batch0.73 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.335 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.73.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.74 
Execute       schedule -model merge_sort_batch0.74 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.336 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.74.
Execute       set_default_model merge_sort_batch0.74 
Execute       bind -model merge_sort_batch0.74 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.336 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.74.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.75 
Execute       schedule -model merge_sort_batch0.75 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.336 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.75.
Execute       set_default_model merge_sort_batch0.75 
Execute       bind -model merge_sort_batch0.75 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.336 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.75.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.76 
Execute       schedule -model merge_sort_batch0.76 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.336 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.76.
Execute       set_default_model merge_sort_batch0.76 
Execute       bind -model merge_sort_batch0.76 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.337 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.76.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.77 
Execute       schedule -model merge_sort_batch0.77 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.337 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.77.
Execute       set_default_model merge_sort_batch0.77 
Execute       bind -model merge_sort_batch0.77 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.337 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.77.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.78 
Execute       schedule -model merge_sort_batch0.78 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.338 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.78.
Execute       set_default_model merge_sort_batch0.78 
Execute       bind -model merge_sort_batch0.78 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.338 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.78.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.79 
Execute       schedule -model merge_sort_batch0.79 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.338 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.79.
Execute       set_default_model merge_sort_batch0.79 
Execute       bind -model merge_sort_batch0.79 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.338 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.79.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.80 
Execute       schedule -model merge_sort_batch0.80 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.339 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.80.
Execute       set_default_model merge_sort_batch0.80 
Execute       bind -model merge_sort_batch0.80 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.339 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.80.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.81 
Execute       schedule -model merge_sort_batch0.81 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.339 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.81.
Execute       set_default_model merge_sort_batch0.81 
Execute       bind -model merge_sort_batch0.81 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.339 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.81.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.82 
Execute       schedule -model merge_sort_batch0.82 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.340 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.82.
Execute       set_default_model merge_sort_batch0.82 
Execute       bind -model merge_sort_batch0.82 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.340 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.82.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.83 
Execute       schedule -model merge_sort_batch0.83 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.340 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.83.
Execute       set_default_model merge_sort_batch0.83 
Execute       bind -model merge_sort_batch0.83 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.340 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.83.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.84 
Execute       schedule -model merge_sort_batch0.84 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.341 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.84.
Execute       set_default_model merge_sort_batch0.84 
Execute       bind -model merge_sort_batch0.84 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.341 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.84.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.85 
Execute       schedule -model merge_sort_batch0.85 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.342 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.85.
Execute       set_default_model merge_sort_batch0.85 
Execute       bind -model merge_sort_batch0.85 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.342 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.85.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.86 
Execute       schedule -model merge_sort_batch0.86 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.342 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.86.
Execute       set_default_model merge_sort_batch0.86 
Execute       bind -model merge_sort_batch0.86 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.342 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.86.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.87 
Execute       schedule -model merge_sort_batch0.87 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.343 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.87.
Execute       set_default_model merge_sort_batch0.87 
Execute       bind -model merge_sort_batch0.87 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.343 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.87.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.88 
Execute       schedule -model merge_sort_batch0.88 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.343 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.88.
Execute       set_default_model merge_sort_batch0.88 
Execute       bind -model merge_sort_batch0.88 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.343 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.88.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.89 
Execute       schedule -model merge_sort_batch0.89 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.343 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.89.
Execute       set_default_model merge_sort_batch0.89 
Execute       bind -model merge_sort_batch0.89 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.344 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.89.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.90 
Execute       schedule -model merge_sort_batch0.90 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.344 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.90.
Execute       set_default_model merge_sort_batch0.90 
Execute       bind -model merge_sort_batch0.90 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.344 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.90.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.91 
Execute       schedule -model merge_sort_batch0.91 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.345 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.91.
Execute       set_default_model merge_sort_batch0.91 
Execute       bind -model merge_sort_batch0.91 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.345 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.91.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.92 
Execute       schedule -model merge_sort_batch0.92 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.345 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.92.
Execute       set_default_model merge_sort_batch0.92 
Execute       bind -model merge_sort_batch0.92 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.345 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.92.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.93 
Execute       schedule -model merge_sort_batch0.93 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.346 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.93.
Execute       set_default_model merge_sort_batch0.93 
Execute       bind -model merge_sort_batch0.93 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.346 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.93.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0.94 
Execute       schedule -model merge_sort_batch0.94 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.346 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.94.
Execute       set_default_model merge_sort_batch0.94 
Execute       bind -model merge_sort_batch0.94 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.346 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.94.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch0 
Execute       schedule -model merge_sort_batch0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.347 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch0.
Execute       set_default_model merge_sort_batch0 
Execute       bind -model merge_sort_batch0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.347 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.95 
Execute       schedule -model merge_sort_batch1.95 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.347 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.95.
Execute       set_default_model merge_sort_batch1.95 
Execute       bind -model merge_sort_batch1.95 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.347 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.95.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.96 
Execute       schedule -model merge_sort_batch1.96 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.348 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.96.
Execute       set_default_model merge_sort_batch1.96 
Execute       bind -model merge_sort_batch1.96 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.348 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.96.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.97 
Execute       schedule -model merge_sort_batch1.97 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.348 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.97.
Execute       set_default_model merge_sort_batch1.97 
Execute       bind -model merge_sort_batch1.97 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.348 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.97.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.98 
Execute       schedule -model merge_sort_batch1.98 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.349 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.98.
Execute       set_default_model merge_sort_batch1.98 
Execute       bind -model merge_sort_batch1.98 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.349 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.98.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.99 
Execute       schedule -model merge_sort_batch1.99 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.349 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.99.
Execute       set_default_model merge_sort_batch1.99 
Execute       bind -model merge_sort_batch1.99 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.350 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.99.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.100 
Execute       schedule -model merge_sort_batch1.100 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.350 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.100.
Execute       set_default_model merge_sort_batch1.100 
Execute       bind -model merge_sort_batch1.100 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.350 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.100.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.101 
Execute       schedule -model merge_sort_batch1.101 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.351 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.101.
Execute       set_default_model merge_sort_batch1.101 
Execute       bind -model merge_sort_batch1.101 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.351 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.101.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.102 
Execute       schedule -model merge_sort_batch1.102 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.351 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.102.
Execute       set_default_model merge_sort_batch1.102 
Execute       bind -model merge_sort_batch1.102 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.351 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.102.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.103 
Execute       schedule -model merge_sort_batch1.103 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.352 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.103.
Execute       set_default_model merge_sort_batch1.103 
Execute       bind -model merge_sort_batch1.103 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.352 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.103.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.104 
Execute       schedule -model merge_sort_batch1.104 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.352 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.104.
Execute       set_default_model merge_sort_batch1.104 
Execute       bind -model merge_sort_batch1.104 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.352 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.104.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.105 
Execute       schedule -model merge_sort_batch1.105 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.105.
Execute       set_default_model merge_sort_batch1.105 
Execute       bind -model merge_sort_batch1.105 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.105.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.106 
Execute       schedule -model merge_sort_batch1.106 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.106.
Execute       set_default_model merge_sort_batch1.106 
Execute       bind -model merge_sort_batch1.106 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.106.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.107 
Execute       schedule -model merge_sort_batch1.107 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.107.
Execute       set_default_model merge_sort_batch1.107 
Execute       bind -model merge_sort_batch1.107 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.107.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.108 
Execute       schedule -model merge_sort_batch1.108 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.108.
Execute       set_default_model merge_sort_batch1.108 
Execute       bind -model merge_sort_batch1.108 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.108.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1.109 
Execute       schedule -model merge_sort_batch1.109 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.109.
Execute       set_default_model merge_sort_batch1.109 
Execute       bind -model merge_sort_batch1.109 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.109.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch1 
Execute       schedule -model merge_sort_batch1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch1.
Execute       set_default_model merge_sort_batch1 
Execute       bind -model merge_sort_batch1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch2_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch2.110 
Execute       schedule -model merge_sort_batch2.110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch2.110.
Execute       set_default_model merge_sort_batch2.110 
Execute       bind -model merge_sort_batch2.110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.353 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch2.110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch2_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch2.111 
Execute       schedule -model merge_sort_batch2.111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.356 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch2.111.
Execute       set_default_model merge_sort_batch2.111 
Execute       bind -model merge_sort_batch2.111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.356 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch2.111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch2_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch2.112 
Execute       schedule -model merge_sort_batch2.112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.357 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch2.112.
Execute       set_default_model merge_sort_batch2.112 
Execute       bind -model merge_sort_batch2.112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.357 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch2.112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch2_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch2.113 
Execute       schedule -model merge_sort_batch2.113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.357 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch2.113.
Execute       set_default_model merge_sort_batch2.113 
Execute       bind -model merge_sort_batch2.113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.358 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch2.113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch2_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch2.114 
Execute       schedule -model merge_sort_batch2.114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.358 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch2.114.
Execute       set_default_model merge_sort_batch2.114 
Execute       bind -model merge_sort_batch2.114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.358 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch2.114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch2_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch2.115 
Execute       schedule -model merge_sort_batch2.115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.358 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch2.115.
Execute       set_default_model merge_sort_batch2.115 
Execute       bind -model merge_sort_batch2.115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.359 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch2.115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch2_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch2.116 
Execute       schedule -model merge_sort_batch2.116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.359 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch2.116.
Execute       set_default_model merge_sort_batch2.116 
Execute       bind -model merge_sort_batch2.116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.359 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch2.116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch2 
Execute       schedule -model merge_sort_batch2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.360 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch2.
Execute       set_default_model merge_sort_batch2 
Execute       bind -model merge_sort_batch2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.360 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch3_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch3.117 
Execute       schedule -model merge_sort_batch3.117 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.360 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch3.117.
Execute       set_default_model merge_sort_batch3.117 
Execute       bind -model merge_sort_batch3.117 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.360 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch3.117.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch3_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch3.118 
Execute       schedule -model merge_sort_batch3.118 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.361 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch3.118.
Execute       set_default_model merge_sort_batch3.118 
Execute       bind -model merge_sort_batch3.118 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.361 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch3.118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch3_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch3.119 
Execute       schedule -model merge_sort_batch3.119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.361 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch3.119.
Execute       set_default_model merge_sort_batch3.119 
Execute       bind -model merge_sort_batch3.119 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.361 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch3.119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch3 
Execute       schedule -model merge_sort_batch3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.362 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch3.
Execute       set_default_model merge_sort_batch3 
Execute       bind -model merge_sort_batch3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.362 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch4_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch4.120 
Execute       schedule -model merge_sort_batch4.120 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.362 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch4.120.
Execute       set_default_model merge_sort_batch4.120 
Execute       bind -model merge_sort_batch4.120 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.362 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch4.120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch4 
Execute       schedule -model merge_sort_batch4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.363 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch4.
Execute       set_default_model merge_sort_batch4 
Execute       bind -model merge_sort_batch4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.363 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_batch5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_batch5.1 
Execute       schedule -model merge_sort_batch5.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.363 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_batch5.1.
Execute       set_default_model merge_sort_batch5.1 
Execute       bind -model merge_sort_batch5.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.364 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_batch5.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_heap_kmerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multi_heap_kmerge 
Execute       schedule -model multi_heap_kmerge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.364 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.sched.adb -f 
INFO-FLOW: Finish scheduling multi_heap_kmerge.
Execute       set_default_model multi_heap_kmerge 
Execute       bind -model multi_heap_kmerge 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.63 seconds; current allocated memory: 4.365 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 6.86 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.bind.adb -f 
INFO-FLOW: Finish binding multi_heap_kmerge.
Execute       get_model_list multi_heap_kmerge -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 
Execute       rtl_gen_preprocess batch_heap_sort.1.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.1.1 
Execute       rtl_gen_preprocess batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 
Execute       rtl_gen_preprocess batch_heap_sort.2.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.2.1 
Execute       rtl_gen_preprocess batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 
Execute       rtl_gen_preprocess batch_heap_sort.3.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.3.1 
Execute       rtl_gen_preprocess batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 
Execute       rtl_gen_preprocess batch_heap_sort.4.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.4.1 
Execute       rtl_gen_preprocess batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 
Execute       rtl_gen_preprocess batch_heap_sort.5.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.5.1 
Execute       rtl_gen_preprocess batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 
Execute       rtl_gen_preprocess batch_heap_sort.6.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.6.1 
Execute       rtl_gen_preprocess batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 
Execute       rtl_gen_preprocess batch_heap_sort.7.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.7.1 
Execute       rtl_gen_preprocess batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 
Execute       rtl_gen_preprocess batch_heap_sort.8.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.8.1 
Execute       rtl_gen_preprocess batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 
Execute       rtl_gen_preprocess batch_heap_sort.9.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.9.1 
Execute       rtl_gen_preprocess batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 
Execute       rtl_gen_preprocess batch_heap_sort.10.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.10.1 
Execute       rtl_gen_preprocess batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 
Execute       rtl_gen_preprocess batch_heap_sort.11.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.11.1 
Execute       rtl_gen_preprocess batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 
Execute       rtl_gen_preprocess batch_heap_sort.12.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.12.1 
Execute       rtl_gen_preprocess batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 
Execute       rtl_gen_preprocess batch_heap_sort.13.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.13.1 
Execute       rtl_gen_preprocess batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 
Execute       rtl_gen_preprocess batch_heap_sort.14.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.14.1 
Execute       rtl_gen_preprocess batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 
Execute       rtl_gen_preprocess batch_heap_sort.15.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.15.1 
Execute       rtl_gen_preprocess batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 
Execute       rtl_gen_preprocess batch_heap_sort.16.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.16.1 
Execute       rtl_gen_preprocess batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 
Execute       rtl_gen_preprocess batch_heap_sort.17.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.17.1 
Execute       rtl_gen_preprocess batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 
Execute       rtl_gen_preprocess batch_heap_sort.18.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.18.1 
Execute       rtl_gen_preprocess batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 
Execute       rtl_gen_preprocess batch_heap_sort.19.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.19.1 
Execute       rtl_gen_preprocess batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 
Execute       rtl_gen_preprocess batch_heap_sort.20.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.20.1 
Execute       rtl_gen_preprocess batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 
Execute       rtl_gen_preprocess batch_heap_sort.21.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.21.1 
Execute       rtl_gen_preprocess batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 
Execute       rtl_gen_preprocess batch_heap_sort.22.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.22.1 
Execute       rtl_gen_preprocess batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 
Execute       rtl_gen_preprocess batch_heap_sort.23.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.23.1 
Execute       rtl_gen_preprocess batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 
Execute       rtl_gen_preprocess batch_heap_sort.24.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.24.1 
Execute       rtl_gen_preprocess batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 
Execute       rtl_gen_preprocess batch_heap_sort.25.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.25.1 
Execute       rtl_gen_preprocess batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 
Execute       rtl_gen_preprocess batch_heap_sort.26.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.26.1 
Execute       rtl_gen_preprocess batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 
Execute       rtl_gen_preprocess batch_heap_sort.27.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.27.1 
Execute       rtl_gen_preprocess batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 
Execute       rtl_gen_preprocess batch_heap_sort.28.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.28.1 
Execute       rtl_gen_preprocess batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 
Execute       rtl_gen_preprocess batch_heap_sort.29.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.29.1 
Execute       rtl_gen_preprocess batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 
Execute       rtl_gen_preprocess batch_heap_sort.30.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.30.1 
Execute       rtl_gen_preprocess batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 
Execute       rtl_gen_preprocess batch_heap_sort.31.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.31.1 
Execute       rtl_gen_preprocess batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 
Execute       rtl_gen_preprocess batch_heap_sort.32.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.32.1 
Execute       rtl_gen_preprocess batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 
Execute       rtl_gen_preprocess batch_heap_sort.33.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.33.1 
Execute       rtl_gen_preprocess batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 
Execute       rtl_gen_preprocess batch_heap_sort.34.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.34.1 
Execute       rtl_gen_preprocess batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 
Execute       rtl_gen_preprocess batch_heap_sort.35.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.35.1 
Execute       rtl_gen_preprocess batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 
Execute       rtl_gen_preprocess batch_heap_sort.36.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.36.1 
Execute       rtl_gen_preprocess batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 
Execute       rtl_gen_preprocess batch_heap_sort.37.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.37.1 
Execute       rtl_gen_preprocess batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 
Execute       rtl_gen_preprocess batch_heap_sort.38.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.38.1 
Execute       rtl_gen_preprocess batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 
Execute       rtl_gen_preprocess batch_heap_sort.39.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.39.1 
Execute       rtl_gen_preprocess batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 
Execute       rtl_gen_preprocess batch_heap_sort.40.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.40.1 
Execute       rtl_gen_preprocess batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 
Execute       rtl_gen_preprocess batch_heap_sort.41.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.41.1 
Execute       rtl_gen_preprocess batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 
Execute       rtl_gen_preprocess batch_heap_sort.42.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.42.1 
Execute       rtl_gen_preprocess batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 
Execute       rtl_gen_preprocess batch_heap_sort.43.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.43.1 
Execute       rtl_gen_preprocess batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 
Execute       rtl_gen_preprocess batch_heap_sort.44.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.44.1 
Execute       rtl_gen_preprocess batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 
Execute       rtl_gen_preprocess batch_heap_sort.45.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.45.1 
Execute       rtl_gen_preprocess batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 
Execute       rtl_gen_preprocess batch_heap_sort.46.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.46.1 
Execute       rtl_gen_preprocess batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 
Execute       rtl_gen_preprocess batch_heap_sort.47.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.47.1 
Execute       rtl_gen_preprocess batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 
Execute       rtl_gen_preprocess batch_heap_sort.48.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.48.1 
Execute       rtl_gen_preprocess batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 
Execute       rtl_gen_preprocess batch_heap_sort.49.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.49.1 
Execute       rtl_gen_preprocess batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 
Execute       rtl_gen_preprocess batch_heap_sort.50.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.50.1 
Execute       rtl_gen_preprocess batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 
Execute       rtl_gen_preprocess batch_heap_sort.51.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.51.1 
Execute       rtl_gen_preprocess batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 
Execute       rtl_gen_preprocess batch_heap_sort.52.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.52.1 
Execute       rtl_gen_preprocess batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 
Execute       rtl_gen_preprocess batch_heap_sort.53.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.53.1 
Execute       rtl_gen_preprocess batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 
Execute       rtl_gen_preprocess batch_heap_sort.54.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.54.1 
Execute       rtl_gen_preprocess batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 
Execute       rtl_gen_preprocess batch_heap_sort.55.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.55.1 
Execute       rtl_gen_preprocess batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 
Execute       rtl_gen_preprocess batch_heap_sort.56.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.56.1 
Execute       rtl_gen_preprocess batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 
Execute       rtl_gen_preprocess batch_heap_sort.57.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.57.1 
Execute       rtl_gen_preprocess batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 
Execute       rtl_gen_preprocess batch_heap_sort.58.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.58.1 
Execute       rtl_gen_preprocess batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 
Execute       rtl_gen_preprocess batch_heap_sort.59.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.59.1 
Execute       rtl_gen_preprocess batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 
Execute       rtl_gen_preprocess batch_heap_sort.60.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.60.1 
Execute       rtl_gen_preprocess batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 
Execute       rtl_gen_preprocess batch_heap_sort.61.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.61.1 
Execute       rtl_gen_preprocess batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 
Execute       rtl_gen_preprocess batch_heap_sort.62.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.62.1 
Execute       rtl_gen_preprocess batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 
Execute       rtl_gen_preprocess batch_heap_sort.63.1_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.63.1 
Execute       rtl_gen_preprocess batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 
Execute       rtl_gen_preprocess batch_heap_sort.1.2_Pipeline_output_data 
Execute       rtl_gen_preprocess batch_heap_sort.1.2 
Execute       rtl_gen_preprocess merge_sort_batch0.64 
Execute       rtl_gen_preprocess merge_sort_batch0.65 
Execute       rtl_gen_preprocess merge_sort_batch0.66 
Execute       rtl_gen_preprocess merge_sort_batch0.67 
Execute       rtl_gen_preprocess merge_sort_batch0.68 
Execute       rtl_gen_preprocess merge_sort_batch0.69 
Execute       rtl_gen_preprocess merge_sort_batch0.70 
Execute       rtl_gen_preprocess merge_sort_batch0.71 
Execute       rtl_gen_preprocess merge_sort_batch0.72 
Execute       rtl_gen_preprocess merge_sort_batch0.73 
Execute       rtl_gen_preprocess merge_sort_batch0.74 
Execute       rtl_gen_preprocess merge_sort_batch0.75 
Execute       rtl_gen_preprocess merge_sort_batch0.76 
Execute       rtl_gen_preprocess merge_sort_batch0.77 
Execute       rtl_gen_preprocess merge_sort_batch0.78 
Execute       rtl_gen_preprocess merge_sort_batch0.79 
Execute       rtl_gen_preprocess merge_sort_batch0.80 
Execute       rtl_gen_preprocess merge_sort_batch0.81 
Execute       rtl_gen_preprocess merge_sort_batch0.82 
Execute       rtl_gen_preprocess merge_sort_batch0.83 
Execute       rtl_gen_preprocess merge_sort_batch0.84 
Execute       rtl_gen_preprocess merge_sort_batch0.85 
Execute       rtl_gen_preprocess merge_sort_batch0.86 
Execute       rtl_gen_preprocess merge_sort_batch0.87 
Execute       rtl_gen_preprocess merge_sort_batch0.88 
Execute       rtl_gen_preprocess merge_sort_batch0.89 
Execute       rtl_gen_preprocess merge_sort_batch0.90 
Execute       rtl_gen_preprocess merge_sort_batch0.91 
Execute       rtl_gen_preprocess merge_sort_batch0.92 
Execute       rtl_gen_preprocess merge_sort_batch0.93 
Execute       rtl_gen_preprocess merge_sort_batch0.94 
Execute       rtl_gen_preprocess merge_sort_batch0 
Execute       rtl_gen_preprocess merge_sort_batch1.95 
Execute       rtl_gen_preprocess merge_sort_batch1.96 
Execute       rtl_gen_preprocess merge_sort_batch1.97 
Execute       rtl_gen_preprocess merge_sort_batch1.98 
Execute       rtl_gen_preprocess merge_sort_batch1.99 
Execute       rtl_gen_preprocess merge_sort_batch1.100 
Execute       rtl_gen_preprocess merge_sort_batch1.101 
Execute       rtl_gen_preprocess merge_sort_batch1.102 
Execute       rtl_gen_preprocess merge_sort_batch1.103 
Execute       rtl_gen_preprocess merge_sort_batch1.104 
Execute       rtl_gen_preprocess merge_sort_batch1.105 
Execute       rtl_gen_preprocess merge_sort_batch1.106 
Execute       rtl_gen_preprocess merge_sort_batch1.107 
Execute       rtl_gen_preprocess merge_sort_batch1.108 
Execute       rtl_gen_preprocess merge_sort_batch1.109 
Execute       rtl_gen_preprocess merge_sort_batch1 
Execute       rtl_gen_preprocess merge_sort_batch2.110 
Execute       rtl_gen_preprocess merge_sort_batch2.111 
Execute       rtl_gen_preprocess merge_sort_batch2.112 
Execute       rtl_gen_preprocess merge_sort_batch2.113 
Execute       rtl_gen_preprocess merge_sort_batch2.114 
Execute       rtl_gen_preprocess merge_sort_batch2.115 
Execute       rtl_gen_preprocess merge_sort_batch2.116 
Execute       rtl_gen_preprocess merge_sort_batch2 
Execute       rtl_gen_preprocess merge_sort_batch3.117 
Execute       rtl_gen_preprocess merge_sort_batch3.118 
Execute       rtl_gen_preprocess merge_sort_batch3.119 
Execute       rtl_gen_preprocess merge_sort_batch3 
Execute       rtl_gen_preprocess merge_sort_batch4.120 
Execute       rtl_gen_preprocess merge_sort_batch4 
Execute       rtl_gen_preprocess merge_sort_batch5.1 
Execute       rtl_gen_preprocess multi_heap_kmerge 
INFO-FLOW: Model list for RTL generation: batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 batch_heap_sort.1.1_Pipeline_output_data batch_heap_sort.1.1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 batch_heap_sort.2.1_Pipeline_output_data batch_heap_sort.2.1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 batch_heap_sort.3.1_Pipeline_output_data batch_heap_sort.3.1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 batch_heap_sort.4.1_Pipeline_output_data batch_heap_sort.4.1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 batch_heap_sort.5.1_Pipeline_output_data batch_heap_sort.5.1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 batch_heap_sort.6.1_Pipeline_output_data batch_heap_sort.6.1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 batch_heap_sort.7.1_Pipeline_output_data batch_heap_sort.7.1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 batch_heap_sort.8.1_Pipeline_output_data batch_heap_sort.8.1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 batch_heap_sort.9.1_Pipeline_output_data batch_heap_sort.9.1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 batch_heap_sort.10.1_Pipeline_output_data batch_heap_sort.10.1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 batch_heap_sort.11.1_Pipeline_output_data batch_heap_sort.11.1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 batch_heap_sort.12.1_Pipeline_output_data batch_heap_sort.12.1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 batch_heap_sort.13.1_Pipeline_output_data batch_heap_sort.13.1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 batch_heap_sort.14.1_Pipeline_output_data batch_heap_sort.14.1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 batch_heap_sort.15.1_Pipeline_output_data batch_heap_sort.15.1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 batch_heap_sort.16.1_Pipeline_output_data batch_heap_sort.16.1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 batch_heap_sort.17.1_Pipeline_output_data batch_heap_sort.17.1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 batch_heap_sort.18.1_Pipeline_output_data batch_heap_sort.18.1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 batch_heap_sort.19.1_Pipeline_output_data batch_heap_sort.19.1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 batch_heap_sort.20.1_Pipeline_output_data batch_heap_sort.20.1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 batch_heap_sort.21.1_Pipeline_output_data batch_heap_sort.21.1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 batch_heap_sort.22.1_Pipeline_output_data batch_heap_sort.22.1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 batch_heap_sort.23.1_Pipeline_output_data batch_heap_sort.23.1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 batch_heap_sort.24.1_Pipeline_output_data batch_heap_sort.24.1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 batch_heap_sort.25.1_Pipeline_output_data batch_heap_sort.25.1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 batch_heap_sort.26.1_Pipeline_output_data batch_heap_sort.26.1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 batch_heap_sort.27.1_Pipeline_output_data batch_heap_sort.27.1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 batch_heap_sort.28.1_Pipeline_output_data batch_heap_sort.28.1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 batch_heap_sort.29.1_Pipeline_output_data batch_heap_sort.29.1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 batch_heap_sort.30.1_Pipeline_output_data batch_heap_sort.30.1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 batch_heap_sort.31.1_Pipeline_output_data batch_heap_sort.31.1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 batch_heap_sort.32.1_Pipeline_output_data batch_heap_sort.32.1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 batch_heap_sort.33.1_Pipeline_output_data batch_heap_sort.33.1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 batch_heap_sort.34.1_Pipeline_output_data batch_heap_sort.34.1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 batch_heap_sort.35.1_Pipeline_output_data batch_heap_sort.35.1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 batch_heap_sort.36.1_Pipeline_output_data batch_heap_sort.36.1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 batch_heap_sort.37.1_Pipeline_output_data batch_heap_sort.37.1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 batch_heap_sort.38.1_Pipeline_output_data batch_heap_sort.38.1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 batch_heap_sort.39.1_Pipeline_output_data batch_heap_sort.39.1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 batch_heap_sort.40.1_Pipeline_output_data batch_heap_sort.40.1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 batch_heap_sort.41.1_Pipeline_output_data batch_heap_sort.41.1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 batch_heap_sort.42.1_Pipeline_output_data batch_heap_sort.42.1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 batch_heap_sort.43.1_Pipeline_output_data batch_heap_sort.43.1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 batch_heap_sort.44.1_Pipeline_output_data batch_heap_sort.44.1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 batch_heap_sort.45.1_Pipeline_output_data batch_heap_sort.45.1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 batch_heap_sort.46.1_Pipeline_output_data batch_heap_sort.46.1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 batch_heap_sort.47.1_Pipeline_output_data batch_heap_sort.47.1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 batch_heap_sort.48.1_Pipeline_output_data batch_heap_sort.48.1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 batch_heap_sort.49.1_Pipeline_output_data batch_heap_sort.49.1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 batch_heap_sort.50.1_Pipeline_output_data batch_heap_sort.50.1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 batch_heap_sort.51.1_Pipeline_output_data batch_heap_sort.51.1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 batch_heap_sort.52.1_Pipeline_output_data batch_heap_sort.52.1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 batch_heap_sort.53.1_Pipeline_output_data batch_heap_sort.53.1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 batch_heap_sort.54.1_Pipeline_output_data batch_heap_sort.54.1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 batch_heap_sort.55.1_Pipeline_output_data batch_heap_sort.55.1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 batch_heap_sort.56.1_Pipeline_output_data batch_heap_sort.56.1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 batch_heap_sort.57.1_Pipeline_output_data batch_heap_sort.57.1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 batch_heap_sort.58.1_Pipeline_output_data batch_heap_sort.58.1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 batch_heap_sort.59.1_Pipeline_output_data batch_heap_sort.59.1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 batch_heap_sort.60.1_Pipeline_output_data batch_heap_sort.60.1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 batch_heap_sort.61.1_Pipeline_output_data batch_heap_sort.61.1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 batch_heap_sort.62.1_Pipeline_output_data batch_heap_sort.62.1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 batch_heap_sort.63.1_Pipeline_output_data batch_heap_sort.63.1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 batch_heap_sort.1.2_Pipeline_output_data batch_heap_sort.1.2 merge_sort_batch0.64 merge_sort_batch0.65 merge_sort_batch0.66 merge_sort_batch0.67 merge_sort_batch0.68 merge_sort_batch0.69 merge_sort_batch0.70 merge_sort_batch0.71 merge_sort_batch0.72 merge_sort_batch0.73 merge_sort_batch0.74 merge_sort_batch0.75 merge_sort_batch0.76 merge_sort_batch0.77 merge_sort_batch0.78 merge_sort_batch0.79 merge_sort_batch0.80 merge_sort_batch0.81 merge_sort_batch0.82 merge_sort_batch0.83 merge_sort_batch0.84 merge_sort_batch0.85 merge_sort_batch0.86 merge_sort_batch0.87 merge_sort_batch0.88 merge_sort_batch0.89 merge_sort_batch0.90 merge_sort_batch0.91 merge_sort_batch0.92 merge_sort_batch0.93 merge_sort_batch0.94 merge_sort_batch0 merge_sort_batch1.95 merge_sort_batch1.96 merge_sort_batch1.97 merge_sort_batch1.98 merge_sort_batch1.99 merge_sort_batch1.100 merge_sort_batch1.101 merge_sort_batch1.102 merge_sort_batch1.103 merge_sort_batch1.104 merge_sort_batch1.105 merge_sort_batch1.106 merge_sort_batch1.107 merge_sort_batch1.108 merge_sort_batch1.109 merge_sort_batch1 merge_sort_batch2.110 merge_sort_batch2.111 merge_sort_batch2.112 merge_sort_batch2.113 merge_sort_batch2.114 merge_sort_batch2.115 merge_sort_batch2.116 merge_sort_batch2 merge_sort_batch3.117 merge_sort_batch3.118 merge_sort_batch3.119 merge_sort_batch3 merge_sort_batch4.120 merge_sort_batch4 merge_sort_batch5.1 multi_heap_kmerge
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.32 seconds; current allocated memory: 4.366 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.367 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164 
Execute       gen_rtl batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164 
Execute       syn_report -csynth -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.adb 
Execute       db_write -model batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_1_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.1.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_1_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_1_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.369 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.1.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_1_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.1.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_1_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.1.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.1.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.1.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.1.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.1.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.1.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.1.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.370 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.1.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_1_1 
Execute       gen_rtl batch_heap_sort.1.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_1_1 
Execute       syn_report -csynth -model batch_heap_sort.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.1.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.adb 
Execute       db_write -model batch_heap_sort.1.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.1.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.372 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.373 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152 
Execute       gen_rtl batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152 
Execute       syn_report -csynth -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.adb 
Execute       db_write -model batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_2_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.2.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_2_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_2_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.375 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.2.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_2_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.2.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_2_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.2.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_2_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.2.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_2_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.2.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.2.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.2.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.2.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.2.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.376 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.2.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_2_1 
Execute       gen_rtl batch_heap_sort.2.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_2_1 
Execute       syn_report -csynth -model batch_heap_sort.2.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_2_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.2.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_2_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.2.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.2.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.adb 
Execute       db_write -model batch_heap_sort.2.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.2.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.378 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.380 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141 
Execute       gen_rtl batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141 
Execute       syn_report -csynth -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.adb 
Execute       db_write -model batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_3_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.3.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_3_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_3_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.381 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.3.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_3_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.3.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_3_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.3.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_3_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.3.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_3_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.3.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.3.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.3.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.3.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.3.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.383 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.3.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_3_1 
Execute       gen_rtl batch_heap_sort.3.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_3_1 
Execute       syn_report -csynth -model batch_heap_sort.3.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_3_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.3.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_3_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.3.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.3.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.adb 
Execute       db_write -model batch_heap_sort.3.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.3.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.384 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.386 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130 
Execute       gen_rtl batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130 
Execute       syn_report -csynth -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.adb 
Execute       db_write -model batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_4_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.4.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_4_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_4_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.388 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.4.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_4_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.4.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_4_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.4.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_4_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.4.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_4_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.4.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.4.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.4.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.4.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.4.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.389 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.4.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_4_1 
Execute       gen_rtl batch_heap_sort.4.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_4_1 
Execute       syn_report -csynth -model batch_heap_sort.4.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_4_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.4.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_4_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.4.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.4.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.adb 
Execute       db_write -model batch_heap_sort.4.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.4.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.390 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.392 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119 
Execute       gen_rtl batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119 
Execute       syn_report -csynth -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.adb 
Execute       db_write -model batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_5_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.5.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_5_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_5_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.394 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.5.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_5_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.5.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_5_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.5.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_5_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.5.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_5_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.5.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.5.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.5.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.5.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.5.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.395 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.5.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_5_1 
Execute       gen_rtl batch_heap_sort.5.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_5_1 
Execute       syn_report -csynth -model batch_heap_sort.5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_5_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_5_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.5.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.adb 
Execute       db_write -model batch_heap_sort.5.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.5.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.397 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.399 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18 
Execute       gen_rtl batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18 
Execute       syn_report -csynth -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.adb 
Execute       db_write -model batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_6_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.6.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_6_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_6_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.400 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.6.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_6_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.6.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_6_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.6.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_6_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.6.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_6_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.6.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.6.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.6.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.6.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.6.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.401 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.6.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_6_1 
Execute       gen_rtl batch_heap_sort.6.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_6_1 
Execute       syn_report -csynth -model batch_heap_sort.6.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_6_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.6.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_6_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.6.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.6.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.adb 
Execute       db_write -model batch_heap_sort.6.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.6.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.403 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.405 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13 
Execute       gen_rtl batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13 
Execute       syn_report -csynth -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.adb 
Execute       db_write -model batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_7_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.7.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_7_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_7_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.407 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.7.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_7_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.7.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_7_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.7.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_7_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.7.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_7_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.7.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.7.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.7.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.7.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.7.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.408 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.7.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_7_1 
Execute       gen_rtl batch_heap_sort.7.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_7_1 
Execute       syn_report -csynth -model batch_heap_sort.7.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_7_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.7.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_7_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.7.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.7.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.adb 
Execute       db_write -model batch_heap_sort.7.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.7.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.409 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.411 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12 
Execute       gen_rtl batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12 
Execute       syn_report -csynth -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.adb 
Execute       db_write -model batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_8_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.8.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_8_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_8_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.413 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.8.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_8_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.8.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_8_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.8.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_8_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.8.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_8_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.8.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.8.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.8.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.8.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.8.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.414 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.8.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_8_1 
Execute       gen_rtl batch_heap_sort.8.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_8_1 
Execute       syn_report -csynth -model batch_heap_sort.8.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_8_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.8.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_8_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.8.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.8.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.adb 
Execute       db_write -model batch_heap_sort.8.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.8.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.416 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.418 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11 
Execute       gen_rtl batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11 
Execute       syn_report -csynth -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.adb 
Execute       db_write -model batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_9_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.9.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_9_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_9_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.419 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.9.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_9_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.9.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_9_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.9.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_9_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.9.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_9_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.9.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.9.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.9.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.9.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.9.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.420 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.9.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_9_1 
Execute       gen_rtl batch_heap_sort.9.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_9_1 
Execute       syn_report -csynth -model batch_heap_sort.9.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_9_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.9.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_9_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.9.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.9.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.adb 
Execute       db_write -model batch_heap_sort.9.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.9.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.422 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.424 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162 
Execute       gen_rtl batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162 
Execute       syn_report -csynth -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.adb 
Execute       db_write -model batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_10_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.10.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_10_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_10_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.426 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.10.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_10_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.10.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_10_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.10.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_10_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.10.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_10_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.10.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.10.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.10.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.10.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.10.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_10_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.427 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.10.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_10_1 
Execute       gen_rtl batch_heap_sort.10.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_10_1 
Execute       syn_report -csynth -model batch_heap_sort.10.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_10_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.10.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_10_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.10.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.10.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.adb 
Execute       db_write -model batch_heap_sort.10.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.10.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.429 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.430 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161 
Execute       gen_rtl batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161 
Execute       syn_report -csynth -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.adb 
Execute       db_write -model batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_11_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.11.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_11_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_11_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.432 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.11.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_11_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.11.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_11_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.11.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_11_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.11.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_11_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.11.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.11.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.11.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.11.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.11.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.433 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.11.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_11_1 
Execute       gen_rtl batch_heap_sort.11.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_11_1 
Execute       syn_report -csynth -model batch_heap_sort.11.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_11_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.11.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_11_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.11.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.11.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.adb 
Execute       db_write -model batch_heap_sort.11.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.11.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.435 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.437 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160 
Execute       gen_rtl batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160 
Execute       syn_report -csynth -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.adb 
Execute       db_write -model batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_12_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.12.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_12_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_12_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.438 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.12.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_12_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.12.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_12_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.12.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_12_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.12.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_12_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.12.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.12.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.12.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.12.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.12.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.440 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.12.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_12_1 
Execute       gen_rtl batch_heap_sort.12.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_12_1 
Execute       syn_report -csynth -model batch_heap_sort.12.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_12_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.12.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_12_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.12.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.12.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.adb 
Execute       db_write -model batch_heap_sort.12.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.12.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.441 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.443 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159 
Execute       gen_rtl batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159 
Execute       syn_report -csynth -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.adb 
Execute       db_write -model batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_13_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.13.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_13_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_13_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.445 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.13.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_13_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.13.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_13_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.13.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_13_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.13.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_13_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.13.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.13.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.13.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.13.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.13.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.446 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.13.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_13_1 
Execute       gen_rtl batch_heap_sort.13.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_13_1 
Execute       syn_report -csynth -model batch_heap_sort.13.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_13_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.13.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_13_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.13.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.13.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.adb 
Execute       db_write -model batch_heap_sort.13.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.13.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.448 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.449 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158 
Execute       gen_rtl batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158 
Execute       syn_report -csynth -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.adb 
Execute       db_write -model batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_14_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.14.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_14_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_14_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.451 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.14.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_14_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.14.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_14_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.14.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_14_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.14.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_14_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.14.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.14.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.14.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.14.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.14.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.453 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.14.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_14_1 
Execute       gen_rtl batch_heap_sort.14.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_14_1 
Execute       syn_report -csynth -model batch_heap_sort.14.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_14_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.14.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_14_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.14.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.14.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.adb 
Execute       db_write -model batch_heap_sort.14.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.14.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.456 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.457 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157 
Execute       gen_rtl batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157 
Execute       syn_report -csynth -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.adb 
Execute       db_write -model batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_15_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.15.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_15_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_15_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.459 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.15.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_15_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.15.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_15_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.15.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_15_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.15.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_15_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.15.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.15.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.15.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.15.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.15.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.459 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.15.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_15_1 
Execute       gen_rtl batch_heap_sort.15.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_15_1 
Execute       syn_report -csynth -model batch_heap_sort.15.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_15_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.15.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_15_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.15.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.15.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.adb 
Execute       db_write -model batch_heap_sort.15.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.15.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.462 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.463 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156 
Execute       gen_rtl batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156 
Execute       syn_report -csynth -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.adb 
Execute       db_write -model batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_16_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.16.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_16_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_16_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.466 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.16.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_16_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.16.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_16_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.16.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_16_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.16.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_16_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.16.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.16.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.16.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.16.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.16.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.466 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.16.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_16_1 
Execute       gen_rtl batch_heap_sort.16.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_16_1 
Execute       syn_report -csynth -model batch_heap_sort.16.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_16_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.16.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_16_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.16.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.16.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.adb 
Execute       db_write -model batch_heap_sort.16.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.16.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.469 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.470 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155 
Execute       gen_rtl batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155 
Execute       syn_report -csynth -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.adb 
Execute       db_write -model batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_17_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.17.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_17_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_17_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.472 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.17.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_17_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.17.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_17_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.17.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_17_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.17.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_17_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.17.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.17.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.17.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.17.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.17.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.472 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.17.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_17_1 
Execute       gen_rtl batch_heap_sort.17.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_17_1 
Execute       syn_report -csynth -model batch_heap_sort.17.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_17_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.17.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_17_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.17.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.17.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.adb 
Execute       db_write -model batch_heap_sort.17.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.17.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.474 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.477 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154 
Execute       gen_rtl batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154 
Execute       syn_report -csynth -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.adb 
Execute       db_write -model batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_18_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.18.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_18_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_18_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.477 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.18.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_18_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.18.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_18_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.18.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_18_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.18.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_18_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.18.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.18.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.18.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.18.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.18.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.477 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.18.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_18_1 
Execute       gen_rtl batch_heap_sort.18.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_18_1 
Execute       syn_report -csynth -model batch_heap_sort.18.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_18_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.18.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_18_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.18.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.18.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.adb 
Execute       db_write -model batch_heap_sort.18.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.18.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.480 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.483 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153 
Execute       gen_rtl batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153 
Execute       syn_report -csynth -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.adb 
Execute       db_write -model batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_19_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.19.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_19_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_19_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.484 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.19.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_19_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.19.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_19_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.19.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_19_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.19.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_19_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.19.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.19.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.19.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.19.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.19.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.485 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.19.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_19_1 
Execute       gen_rtl batch_heap_sort.19.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_19_1 
Execute       syn_report -csynth -model batch_heap_sort.19.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_19_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.19.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_19_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.19.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.19.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.adb 
Execute       db_write -model batch_heap_sort.19.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.19.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.488 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.489 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151 
Execute       gen_rtl batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151 
Execute       syn_report -csynth -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.adb 
Execute       db_write -model batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_20_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.20.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_20_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_20_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.492 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.20.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_20_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.20.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_20_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.20.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_20_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.20.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_20_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.20.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.20.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.20.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.20.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.20.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.492 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.20.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_20_1 
Execute       gen_rtl batch_heap_sort.20.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_20_1 
Execute       syn_report -csynth -model batch_heap_sort.20.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.20.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.20.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.20.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.adb 
Execute       db_write -model batch_heap_sort.20.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.20.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.493 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.496 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150 
Execute       gen_rtl batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150 
Execute       syn_report -csynth -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.adb 
Execute       db_write -model batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_21_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.21.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_21_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_21_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.498 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.21.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_21_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.21.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_21_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.21.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_21_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.21.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_21_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.21.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.21.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.21.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.21.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.21.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.498 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.21.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_21_1 
Execute       gen_rtl batch_heap_sort.21.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_21_1 
Execute       syn_report -csynth -model batch_heap_sort.21.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.21.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_21_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.21.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.21.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.adb 
Execute       db_write -model batch_heap_sort.21.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.21.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.500 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.503 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149 
Execute       gen_rtl batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149 
Execute       syn_report -csynth -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.adb 
Execute       db_write -model batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_22_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.22.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_22_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_22_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.504 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.22.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_22_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.22.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_22_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.22.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_22_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.22.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_22_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.22.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.22.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.22.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.22.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.22.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.504 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.22.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_22_1 
Execute       gen_rtl batch_heap_sort.22.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_22_1 
Execute       syn_report -csynth -model batch_heap_sort.22.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_22_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.22.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_22_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.22.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.22.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.adb 
Execute       db_write -model batch_heap_sort.22.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.22.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.507 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.508 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148 
Execute       gen_rtl batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148 
Execute       syn_report -csynth -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.adb 
Execute       db_write -model batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_23_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.23.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_23_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_23_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.511 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.23.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_23_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.23.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_23_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.23.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_23_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.23.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_23_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.23.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.23.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.23.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.23.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.23.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.511 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.23.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_23_1 
Execute       gen_rtl batch_heap_sort.23.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_23_1 
Execute       syn_report -csynth -model batch_heap_sort.23.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_23_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.23.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_23_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.23.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.23.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.adb 
Execute       db_write -model batch_heap_sort.23.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.23.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.514 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.515 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147 
Execute       gen_rtl batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147 
Execute       syn_report -csynth -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.adb 
Execute       db_write -model batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_24_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.24.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_24_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_24_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.518 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.24.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_24_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.24.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_24_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.24.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_24_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.24.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_24_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.24.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.24.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.24.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.24.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.24.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_24_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.518 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.24.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_24_1 
Execute       gen_rtl batch_heap_sort.24.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_24_1 
Execute       syn_report -csynth -model batch_heap_sort.24.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_24_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.24.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_24_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.24.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.24.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.adb 
Execute       db_write -model batch_heap_sort.24.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.24.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.520 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.521 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146 
Execute       gen_rtl batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146 
Execute       syn_report -csynth -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.adb 
Execute       db_write -model batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_25_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.25.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_25_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_25_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.524 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.25.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_25_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.25.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_25_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.25.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_25_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.25.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_25_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.25.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.25.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.25.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.25.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.25.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.524 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.25.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_25_1 
Execute       gen_rtl batch_heap_sort.25.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_25_1 
Execute       syn_report -csynth -model batch_heap_sort.25.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_25_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.25.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_25_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.25.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.25.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.adb 
Execute       db_write -model batch_heap_sort.25.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.25.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.527 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.527 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145 
Execute       gen_rtl batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145 
Execute       syn_report -csynth -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.adb 
Execute       db_write -model batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_26_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.26.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_26_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_26_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.531 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.26.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_26_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.26.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_26_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.26.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_26_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.26.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_26_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.26.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.26.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.26.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.26.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.26.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.531 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.26.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_26_1 
Execute       gen_rtl batch_heap_sort.26.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_26_1 
Execute       syn_report -csynth -model batch_heap_sort.26.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_26_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.26.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_26_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.26.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.26.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.adb 
Execute       db_write -model batch_heap_sort.26.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.26.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.533 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.534 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144 
Execute       gen_rtl batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144 
Execute       syn_report -csynth -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.adb 
Execute       db_write -model batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_27_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.27.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_27_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_27_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.537 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.27.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_27_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.27.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_27_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.27.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_27_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.27.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_27_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.27.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.27.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.27.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.27.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.27.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.537 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.27.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_27_1 
Execute       gen_rtl batch_heap_sort.27.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_27_1 
Execute       syn_report -csynth -model batch_heap_sort.27.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_27_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.27.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_27_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.27.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.27.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.adb 
Execute       db_write -model batch_heap_sort.27.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.27.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.538 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.542 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143 
Execute       gen_rtl batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143 
Execute       syn_report -csynth -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.adb 
Execute       db_write -model batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_28_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.28.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_28_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_28_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.544 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.28.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_28_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.28.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_28_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.28.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_28_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.28.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_28_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.28.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.28.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.28.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.28.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.28.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.544 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.28.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_28_1 
Execute       gen_rtl batch_heap_sort.28.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_28_1 
Execute       syn_report -csynth -model batch_heap_sort.28.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_28_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.28.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_28_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.28.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.28.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.adb 
Execute       db_write -model batch_heap_sort.28.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.28.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.547 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.547 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142 
Execute       gen_rtl batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142 
Execute       syn_report -csynth -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.adb 
Execute       db_write -model batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_29_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.29.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_29_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_29_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.550 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.29.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_29_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.29.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_29_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.29.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_29_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.29.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_29_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.29.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.29.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.29.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.29.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.29.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.550 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.29.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_29_1 
Execute       gen_rtl batch_heap_sort.29.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_29_1 
Execute       syn_report -csynth -model batch_heap_sort.29.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_29_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.29.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_29_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.29.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.29.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.adb 
Execute       db_write -model batch_heap_sort.29.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.29.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.553 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.553 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140 
Execute       gen_rtl batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140 
Execute       syn_report -csynth -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.adb 
Execute       db_write -model batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_30_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.30.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_30_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_30_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.557 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.30.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_30_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.30.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_30_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.30.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_30_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.30.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_30_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.30.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.30.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.30.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.30.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.30.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.557 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.30.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_30_1 
Execute       gen_rtl batch_heap_sort.30.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_30_1 
Execute       syn_report -csynth -model batch_heap_sort.30.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_30_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.30.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_30_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.30.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.30.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.adb 
Execute       db_write -model batch_heap_sort.30.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.30.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.558 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.560 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139 
Execute       gen_rtl batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139 
Execute       syn_report -csynth -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.adb 
Execute       db_write -model batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_31_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.31.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_31_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_31_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.564 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.31.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_31_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.31.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_31_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.31.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_31_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.31.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_31_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.31.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.31.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.31.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.31.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.31.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.564 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.31.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_31_1 
Execute       gen_rtl batch_heap_sort.31.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_31_1 
Execute       syn_report -csynth -model batch_heap_sort.31.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_31_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.31.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_31_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.31.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.31.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.adb 
Execute       db_write -model batch_heap_sort.31.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.31.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.566 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.567 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138 
Execute       gen_rtl batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138 
Execute       syn_report -csynth -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.adb 
Execute       db_write -model batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_32_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.32.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_32_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_32_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.568 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.32.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_32_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.32.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_32_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.32.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_32_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.32.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_32_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.32.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.32.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.32.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.32.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.32.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.570 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.32.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_32_1 
Execute       gen_rtl batch_heap_sort.32.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_32_1 
Execute       syn_report -csynth -model batch_heap_sort.32.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_32_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.32.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_32_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.32.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.32.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.adb 
Execute       db_write -model batch_heap_sort.32.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.32.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.571 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.573 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137 
Execute       gen_rtl batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137 
Execute       syn_report -csynth -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.adb 
Execute       db_write -model batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_33_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.33.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_33_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_33_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.575 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.33.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_33_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.33.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_33_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.33.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_33_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.33.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_33_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.33.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.33.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.33.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.33.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.33.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.576 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.33.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_33_1 
Execute       gen_rtl batch_heap_sort.33.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_33_1 
Execute       syn_report -csynth -model batch_heap_sort.33.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_33_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.33.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_33_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.33.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.33.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.adb 
Execute       db_write -model batch_heap_sort.33.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.33.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.580 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.580 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136 
Execute       gen_rtl batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136 
Execute       syn_report -csynth -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.adb 
Execute       db_write -model batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_34_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.34.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_34_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_34_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.582 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.34.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_34_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.34.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_34_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.34.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_34_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.34.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_34_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.34.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.34.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.34.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.34.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.34.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.583 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.34.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_34_1 
Execute       gen_rtl batch_heap_sort.34.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_34_1 
Execute       syn_report -csynth -model batch_heap_sort.34.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_34_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.34.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_34_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.34.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.34.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.adb 
Execute       db_write -model batch_heap_sort.34.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.34.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.585 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.586 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135 
Execute       gen_rtl batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135 
Execute       syn_report -csynth -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.adb 
Execute       db_write -model batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_35_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.35.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_35_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_35_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.588 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.35.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_35_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.35.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_35_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.35.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_35_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.35.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_35_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.35.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.35.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.35.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.35.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.35.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.589 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.35.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_35_1 
Execute       gen_rtl batch_heap_sort.35.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_35_1 
Execute       syn_report -csynth -model batch_heap_sort.35.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_35_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.35.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_35_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.35.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.35.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.adb 
Execute       db_write -model batch_heap_sort.35.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.35.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.591 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.593 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134 
Execute       gen_rtl batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134 
Execute       syn_report -csynth -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.adb 
Execute       db_write -model batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_36_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.36.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_36_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_36_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.595 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.36.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_36_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.36.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_36_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.36.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_36_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.36.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_36_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.36.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.36.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.36.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.36.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.36.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.596 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.36.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_36_1 
Execute       gen_rtl batch_heap_sort.36.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_36_1 
Execute       syn_report -csynth -model batch_heap_sort.36.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_36_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.36.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_36_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.36.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.36.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.adb 
Execute       db_write -model batch_heap_sort.36.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.36.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.598 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.600 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133 
Execute       gen_rtl batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133 
Execute       syn_report -csynth -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.adb 
Execute       db_write -model batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_37_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.37.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_37_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_37_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.602 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.37.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_37_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.37.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_37_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.37.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_37_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.37.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_37_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.37.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.37.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.37.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.37.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.37.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.603 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.37.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_37_1 
Execute       gen_rtl batch_heap_sort.37.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_37_1 
Execute       syn_report -csynth -model batch_heap_sort.37.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_37_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.37.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_37_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.37.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.37.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.adb 
Execute       db_write -model batch_heap_sort.37.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.37.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.605 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.606 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132 
Execute       gen_rtl batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132 
Execute       syn_report -csynth -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.adb 
Execute       db_write -model batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_38_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.38.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_38_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_38_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.608 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.38.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_38_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.38.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_38_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.38.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_38_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.38.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_38_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.38.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.38.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.38.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.38.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.38.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.609 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.38.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_38_1 
Execute       gen_rtl batch_heap_sort.38.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_38_1 
Execute       syn_report -csynth -model batch_heap_sort.38.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_38_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.38.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_38_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.38.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.38.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.adb 
Execute       db_write -model batch_heap_sort.38.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.38.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.611 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.613 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131 
Execute       gen_rtl batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131 
Execute       syn_report -csynth -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.adb 
Execute       db_write -model batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_39_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.39.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_39_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_39_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.615 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.39.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_39_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.39.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_39_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.39.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_39_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.39.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_39_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.39.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.39.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.39.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.39.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.39.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.616 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.39.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_39_1 
Execute       gen_rtl batch_heap_sort.39.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_39_1 
Execute       syn_report -csynth -model batch_heap_sort.39.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_39_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.39.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_39_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.39.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.39.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.adb 
Execute       db_write -model batch_heap_sort.39.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.39.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.618 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.620 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129 
Execute       gen_rtl batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129 
Execute       syn_report -csynth -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.adb 
Execute       db_write -model batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_40_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.40.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_40_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_40_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.621 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.40.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_40_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.40.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_40_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.40.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_40_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.40.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_40_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.40.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.40.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.40.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.40.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.40.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.623 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.40.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_40_1 
Execute       gen_rtl batch_heap_sort.40.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_40_1 
Execute       syn_report -csynth -model batch_heap_sort.40.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.40.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_40_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.40.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.40.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.adb 
Execute       db_write -model batch_heap_sort.40.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.40.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.625 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.626 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128 
Execute       gen_rtl batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128 
Execute       syn_report -csynth -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.adb 
Execute       db_write -model batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_41_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.41.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_41_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_41_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.628 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.41.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_41_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.41.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_41_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.41.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_41_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.41.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_41_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.41.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.41.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.41.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.41.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.41.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.630 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.41.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_41_1 
Execute       gen_rtl batch_heap_sort.41.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_41_1 
Execute       syn_report -csynth -model batch_heap_sort.41.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_41_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.41.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_41_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.41.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.41.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.adb 
Execute       db_write -model batch_heap_sort.41.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.41.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.631 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.633 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127 
Execute       gen_rtl batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127 
Execute       syn_report -csynth -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.adb 
Execute       db_write -model batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_42_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.42.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_42_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_42_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.635 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.42.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_42_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.42.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_42_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.42.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_42_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.42.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_42_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.42.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.42.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.42.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.42.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.42.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.636 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.42.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_42_1 
Execute       gen_rtl batch_heap_sort.42.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_42_1 
Execute       syn_report -csynth -model batch_heap_sort.42.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_42_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.42.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_42_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.42.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.42.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.adb 
Execute       db_write -model batch_heap_sort.42.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.42.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.638 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.640 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126 
Execute       gen_rtl batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126 
Execute       syn_report -csynth -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.adb 
Execute       db_write -model batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_43_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.43.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_43_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_43_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.642 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.43.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_43_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.43.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_43_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.43.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_43_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.43.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_43_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.43.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.43.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.43.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.43.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.43.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.643 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.43.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_43_1 
Execute       gen_rtl batch_heap_sort.43.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_43_1 
Execute       syn_report -csynth -model batch_heap_sort.43.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_43_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.43.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_43_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.43.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.43.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.adb 
Execute       db_write -model batch_heap_sort.43.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.43.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.645 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.647 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125 
Execute       gen_rtl batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125 
Execute       syn_report -csynth -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.adb 
Execute       db_write -model batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_44_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.44.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_44_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_44_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.648 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.44.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_44_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.44.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_44_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.44.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_44_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.44.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_44_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.44.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.44.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.44.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.44.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.44.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.650 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.44.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_44_1 
Execute       gen_rtl batch_heap_sort.44.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_44_1 
Execute       syn_report -csynth -model batch_heap_sort.44.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_44_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.44.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_44_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.44.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.44.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.adb 
Execute       db_write -model batch_heap_sort.44.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.44.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.651 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.653 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124 
Execute       gen_rtl batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124 
Execute       syn_report -csynth -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.adb 
Execute       db_write -model batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_45_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.45.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_45_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_45_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.655 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.45.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_45_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.45.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_45_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.45.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_45_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.45.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_45_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.45.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.45.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.45.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.45.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.45.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.656 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.45.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_45_1 
Execute       gen_rtl batch_heap_sort.45.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_45_1 
Execute       syn_report -csynth -model batch_heap_sort.45.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_45_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.45.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_45_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.45.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.45.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.adb 
Execute       db_write -model batch_heap_sort.45.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.45.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.658 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.660 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123 
Execute       gen_rtl batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123 
Execute       syn_report -csynth -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.adb 
Execute       db_write -model batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_46_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.46.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_46_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_46_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.662 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.46.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_46_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.46.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_46_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.46.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_46_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.46.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_46_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.46.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.46.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.46.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.46.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.46.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.663 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.46.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_46_1 
Execute       gen_rtl batch_heap_sort.46.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_46_1 
Execute       syn_report -csynth -model batch_heap_sort.46.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_46_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.46.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_46_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.46.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.46.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.adb 
Execute       db_write -model batch_heap_sort.46.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.46.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.665 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.667 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122 
Execute       gen_rtl batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122 
Execute       syn_report -csynth -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.adb 
Execute       db_write -model batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_47_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.47.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_47_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_47_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.669 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.47.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_47_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.47.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_47_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.47.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_47_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.47.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_47_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.47.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.47.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.47.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.47.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.47.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.670 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.47.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_47_1 
Execute       gen_rtl batch_heap_sort.47.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_47_1 
Execute       syn_report -csynth -model batch_heap_sort.47.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_47_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.47.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_47_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.47.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.47.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.adb 
Execute       db_write -model batch_heap_sort.47.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.47.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.672 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.674 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121 
Execute       gen_rtl batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121 
Execute       syn_report -csynth -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.adb 
Execute       db_write -model batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_48_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.48.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_48_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_48_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.675 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.48.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_48_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.48.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_48_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.48.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_48_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.48.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_48_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.48.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.48.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.48.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.48.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.48.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.677 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.48.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_48_1 
Execute       gen_rtl batch_heap_sort.48.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_48_1 
Execute       syn_report -csynth -model batch_heap_sort.48.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_48_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.48.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_48_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.48.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.48.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.adb 
Execute       db_write -model batch_heap_sort.48.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.48.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.678 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.680 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120 
Execute       gen_rtl batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120 
Execute       syn_report -csynth -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.adb 
Execute       db_write -model batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_49_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.49.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_49_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_49_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.682 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.49.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_49_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.49.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_49_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.49.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_49_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.49.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_49_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.49.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.49.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.49.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.49.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.49.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.683 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.49.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_49_1 
Execute       gen_rtl batch_heap_sort.49.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_49_1 
Execute       syn_report -csynth -model batch_heap_sort.49.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_49_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.49.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_49_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.49.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.49.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.adb 
Execute       db_write -model batch_heap_sort.49.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.49.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.685 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.687 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118 
Execute       gen_rtl batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118 
Execute       syn_report -csynth -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.adb 
Execute       db_write -model batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_50_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.50.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_50_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_50_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.689 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.50.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_50_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.50.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_50_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.50.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_50_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.50.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_50_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.50.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.50.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.50.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.50.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.50.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.690 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.50.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_50_1 
Execute       gen_rtl batch_heap_sort.50.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_50_1 
Execute       syn_report -csynth -model batch_heap_sort.50.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_50_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.50.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_50_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.50.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.50.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.adb 
Execute       db_write -model batch_heap_sort.50.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.50.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.692 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.694 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117 
Execute       gen_rtl batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117 
Execute       syn_report -csynth -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.adb 
Execute       db_write -model batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_51_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.51.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_51_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_51_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.696 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.51.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_51_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.51.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_51_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.51.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_51_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.51.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_51_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.51.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.51.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.51.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.51.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.51.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.697 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.51.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_51_1 
Execute       gen_rtl batch_heap_sort.51.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_51_1 
Execute       syn_report -csynth -model batch_heap_sort.51.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_51_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.51.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_51_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.51.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.51.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.adb 
Execute       db_write -model batch_heap_sort.51.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.51.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.699 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.701 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116 
Execute       gen_rtl batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116 
Execute       syn_report -csynth -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.adb 
Execute       db_write -model batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_52_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.52.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_52_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_52_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.703 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.52.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_52_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.52.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_52_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.52.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_52_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.52.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_52_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.52.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.52.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.52.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.52.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.52.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.704 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.52.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_52_1 
Execute       gen_rtl batch_heap_sort.52.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_52_1 
Execute       syn_report -csynth -model batch_heap_sort.52.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_52_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.52.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_52_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.52.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.52.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.adb 
Execute       db_write -model batch_heap_sort.52.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.52.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.706 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.708 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115 
Execute       gen_rtl batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115 
Execute       syn_report -csynth -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.adb 
Execute       db_write -model batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_53_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.53.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_53_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_53_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.709 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.53.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_53_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.53.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_53_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.53.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_53_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.53.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_53_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.53.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.53.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.53.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.53.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.53.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.711 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.53.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_53_1 
Execute       gen_rtl batch_heap_sort.53.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_53_1 
Execute       syn_report -csynth -model batch_heap_sort.53.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_53_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.53.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_53_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.53.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.53.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.adb 
Execute       db_write -model batch_heap_sort.53.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.53.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.712 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.714 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114 
Execute       gen_rtl batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114 
Execute       syn_report -csynth -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.adb 
Execute       db_write -model batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_54_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.54.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_54_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_54_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.716 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.54.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_54_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.54.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_54_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.54.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_54_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.54.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_54_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.54.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.54.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.54.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.54.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.54.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.718 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.54.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_54_1 
Execute       gen_rtl batch_heap_sort.54.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_54_1 
Execute       syn_report -csynth -model batch_heap_sort.54.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_54_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.54.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_54_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.54.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.54.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.adb 
Execute       db_write -model batch_heap_sort.54.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.54.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.719 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.721 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113 
Execute       gen_rtl batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113 
Execute       syn_report -csynth -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.adb 
Execute       db_write -model batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_55_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.55.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_55_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_55_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.723 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.55.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_55_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.55.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_55_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.55.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_55_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.55.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_55_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.55.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.55.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.55.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.55.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.55.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_55_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.724 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.55.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_55_1 
Execute       gen_rtl batch_heap_sort.55.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_55_1 
Execute       syn_report -csynth -model batch_heap_sort.55.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_55_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.55.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_55_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.55.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.55.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.adb 
Execute       db_write -model batch_heap_sort.55.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.55.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.726 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.728 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112 
Execute       gen_rtl batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112 
Execute       syn_report -csynth -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.adb 
Execute       db_write -model batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_56_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.56.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_56_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_56_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.730 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.56.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_56_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.56.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_56_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.56.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_56_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.56.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_56_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.56.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.56.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.56.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.56.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.56.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.731 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.56.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_56_1 
Execute       gen_rtl batch_heap_sort.56.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_56_1 
Execute       syn_report -csynth -model batch_heap_sort.56.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_56_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.56.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_56_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.56.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.56.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.adb 
Execute       db_write -model batch_heap_sort.56.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.56.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.733 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.735 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111 
Execute       gen_rtl batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111 
Execute       syn_report -csynth -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.adb 
Execute       db_write -model batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_57_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.57.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_57_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_57_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.737 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.57.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_57_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.57.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_57_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.57.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_57_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.57.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_57_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.57.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.57.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.57.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.57.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.57.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.738 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.57.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_57_1 
Execute       gen_rtl batch_heap_sort.57.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_57_1 
Execute       syn_report -csynth -model batch_heap_sort.57.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_57_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.57.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_57_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.57.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model batch_heap_sort.57.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.adb 
Execute       db_write -model batch_heap_sort.57.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.57.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.740 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.742 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110 
Execute       gen_rtl batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110 
Execute       syn_report -csynth -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.adb 
Execute       db_write -model batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_58_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.58.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_58_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_58_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.744 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.58.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_58_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.58.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_58_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.58.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_58_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.58.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_58_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.58.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.58.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.58.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.58.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.58.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.745 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.58.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_58_1 
Execute       gen_rtl batch_heap_sort.58.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_58_1 
Execute       syn_report -csynth -model batch_heap_sort.58.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_58_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.58.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_58_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.58.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.58.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.adb 
Execute       db_write -model batch_heap_sort.58.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.58.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.747 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.749 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19 
Execute       gen_rtl batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19 
Execute       syn_report -csynth -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.adb 
Execute       db_write -model batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_59_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.59.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_59_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_59_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.751 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.59.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_59_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.59.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_59_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.59.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_59_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.59.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_59_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.59.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.59.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.59.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.59.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.59.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.752 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.59.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_59_1 
Execute       gen_rtl batch_heap_sort.59.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_59_1 
Execute       syn_report -csynth -model batch_heap_sort.59.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_59_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.59.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_59_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.59.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.59.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.adb 
Execute       db_write -model batch_heap_sort.59.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.59.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.754 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.756 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17 
Execute       gen_rtl batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17 
Execute       syn_report -csynth -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.adb 
Execute       db_write -model batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_60_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.60.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_60_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_60_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.757 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.60.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_60_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.60.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_60_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.60.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_60_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.60.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_60_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.60.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.60.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.60.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.60.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.60.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.759 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.60.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_60_1 
Execute       gen_rtl batch_heap_sort.60.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_60_1 
Execute       syn_report -csynth -model batch_heap_sort.60.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_60_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.60.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_60_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.60.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.60.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.adb 
Execute       db_write -model batch_heap_sort.60.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.60.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.761 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.763 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16 
Execute       gen_rtl batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16 
Execute       syn_report -csynth -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.adb 
Execute       db_write -model batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_61_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.61.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_61_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_61_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.764 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.61.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_61_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.61.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_61_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.61.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_61_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.61.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_61_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.61.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.61.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.61.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.61.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.61.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_61_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.766 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.61.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_61_1 
Execute       gen_rtl batch_heap_sort.61.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_61_1 
Execute       syn_report -csynth -model batch_heap_sort.61.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_61_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.61.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_61_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.61.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.61.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.adb 
Execute       db_write -model batch_heap_sort.61.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.61.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.768 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.769 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15 
Execute       gen_rtl batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15 
Execute       syn_report -csynth -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.adb 
Execute       db_write -model batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_62_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.62.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_62_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_62_1_Pipeline_output_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.771 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.62.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_62_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.62.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_62_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.62.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_62_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.62.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_62_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.62.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.62.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.62.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.62.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.62.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.773 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.62.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_62_1 
Execute       gen_rtl batch_heap_sort.62.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_62_1 
Execute       syn_report -csynth -model batch_heap_sort.62.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_62_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.62.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_62_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.62.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.62.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.adb 
Execute       db_write -model batch_heap_sort.62.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.62.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.774 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.776 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14 
Execute       gen_rtl batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14 
Execute       syn_report -csynth -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.adb 
Execute       db_write -model batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_63_1_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.63.1_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_63_1_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_63_1_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.778 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.63.1_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_63_1_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.63.1_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_63_1_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.63.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_63_1_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.63.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_63_1_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.63.1_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.63.1_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.63.1_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.63.1_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.63.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_63_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.780 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.63.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_63_1 
Execute       gen_rtl batch_heap_sort.63.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_63_1 
Execute       syn_report -csynth -model batch_heap_sort.63.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_63_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.63.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_63_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.63.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.63.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.adb 
Execute       db_write -model batch_heap_sort.63.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.63.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.781 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.783 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163 
Execute       gen_rtl batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163 
Execute       syn_report -csynth -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.adb 
Execute       db_write -model batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_1_2_Pipeline_output_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.1.2_Pipeline_output_data -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'batch_heap_sort_1_2_Pipeline_output_data' pipeline 'output_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_1_2_Pipeline_output_data'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.785 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.1.2_Pipeline_output_data -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_1_2_Pipeline_output_data 
Execute       gen_rtl batch_heap_sort.1.2_Pipeline_output_data -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_1_2_Pipeline_output_data 
Execute       syn_report -csynth -model batch_heap_sort.1.2_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_2_Pipeline_output_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.1.2_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_2_Pipeline_output_data_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.1.2_Pipeline_output_data -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.1.2_Pipeline_output_data -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.adb 
Execute       db_write -model batch_heap_sort.1.2_Pipeline_output_data -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.1.2_Pipeline_output_data -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_heap_sort_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model batch_heap_sort.1.2 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_heap_sort_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.787 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_heap_sort.1.2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_batch_heap_sort_1_2 
Execute       gen_rtl batch_heap_sort.1.2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_batch_heap_sort_1_2 
Execute       syn_report -csynth -model batch_heap_sort.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model batch_heap_sort.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/batch_heap_sort_1_2_csynth.xml 
Execute       syn_report -verbosereport -model batch_heap_sort.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model batch_heap_sort.1.2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.adb 
Execute       db_write -model batch_heap_sort.1.2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info batch_heap_sort.1.2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.64 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_64' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_64'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.788 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.64 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_64 
Execute       gen_rtl merge_sort_batch0.64 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_64 
Execute       syn_report -csynth -model merge_sort_batch0.64 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_64_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.64 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_64_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.64 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.64 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.adb 
Execute       db_write -model merge_sort_batch0.64 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.64 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.65 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_65' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_65'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.790 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.65 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_65 
Execute       gen_rtl merge_sort_batch0.65 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_65 
Execute       syn_report -csynth -model merge_sort_batch0.65 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_65_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.65 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_65_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.65 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.65 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.adb 
Execute       db_write -model merge_sort_batch0.65 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.65 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.66 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_66' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_66'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.792 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.66 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_66 
Execute       gen_rtl merge_sort_batch0.66 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_66 
Execute       syn_report -csynth -model merge_sort_batch0.66 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_66_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.66 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_66_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.66 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.66 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.adb 
Execute       db_write -model merge_sort_batch0.66 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.66 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.67 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_67' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_67'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.794 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.67 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_67 
Execute       gen_rtl merge_sort_batch0.67 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_67 
Execute       syn_report -csynth -model merge_sort_batch0.67 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_67_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.67 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_67_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.67 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.67 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.adb 
Execute       db_write -model merge_sort_batch0.67 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.67 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.68 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_68' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_68'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.796 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.68 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_68 
Execute       gen_rtl merge_sort_batch0.68 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_68 
Execute       syn_report -csynth -model merge_sort_batch0.68 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_68_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.68 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_68_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.68 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.68 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.adb 
Execute       db_write -model merge_sort_batch0.68 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.68 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.69 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_69' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_69'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.798 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.69 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_69 
Execute       gen_rtl merge_sort_batch0.69 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_69 
Execute       syn_report -csynth -model merge_sort_batch0.69 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_69_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.69 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_69_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.69 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.69 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.adb 
Execute       db_write -model merge_sort_batch0.69 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.69 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.70 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_70' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_70'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.800 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.70 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_70 
Execute       gen_rtl merge_sort_batch0.70 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_70 
Execute       syn_report -csynth -model merge_sort_batch0.70 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_70_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.70 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_70_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.70 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.70 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.adb 
Execute       db_write -model merge_sort_batch0.70 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.70 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.71 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_71' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_71'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.802 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.71 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_71 
Execute       gen_rtl merge_sort_batch0.71 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_71 
Execute       syn_report -csynth -model merge_sort_batch0.71 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_71_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.71 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_71_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.71 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.71 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.adb 
Execute       db_write -model merge_sort_batch0.71 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.71 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.72 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_72' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_72'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.804 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.72 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_72 
Execute       gen_rtl merge_sort_batch0.72 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_72 
Execute       syn_report -csynth -model merge_sort_batch0.72 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_72_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.72 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_72_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.72 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.72 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.adb 
Execute       db_write -model merge_sort_batch0.72 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.72 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.73 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_73' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_73'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.806 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.73 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_73 
Execute       gen_rtl merge_sort_batch0.73 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_73 
Execute       syn_report -csynth -model merge_sort_batch0.73 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_73_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.73 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_73_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.73 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.73 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.adb 
Execute       db_write -model merge_sort_batch0.73 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.73 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.74 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_74' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_74'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.808 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.74 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_74 
Execute       gen_rtl merge_sort_batch0.74 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_74 
Execute       syn_report -csynth -model merge_sort_batch0.74 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_74_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.74 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_74_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.74 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.74 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.adb 
Execute       db_write -model merge_sort_batch0.74 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.74 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.75 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_75' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_75'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.810 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.75 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_75 
Execute       gen_rtl merge_sort_batch0.75 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_75 
Execute       syn_report -csynth -model merge_sort_batch0.75 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_75_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.75 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_75_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.75 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.75 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.adb 
Execute       db_write -model merge_sort_batch0.75 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.75 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.76 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_76' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_76'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.812 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.76 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_76 
Execute       gen_rtl merge_sort_batch0.76 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_76 
Execute       syn_report -csynth -model merge_sort_batch0.76 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_76_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.76 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_76_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.76 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.76 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.adb 
Execute       db_write -model merge_sort_batch0.76 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.76 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.77 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_77' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_77'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.814 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.77 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_77 
Execute       gen_rtl merge_sort_batch0.77 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_77 
Execute       syn_report -csynth -model merge_sort_batch0.77 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_77_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.77 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_77_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.77 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.77 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.adb 
Execute       db_write -model merge_sort_batch0.77 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.77 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.78 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_78' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_78'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.816 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.78 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_78 
Execute       gen_rtl merge_sort_batch0.78 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_78 
Execute       syn_report -csynth -model merge_sort_batch0.78 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_78_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.78 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_78_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.78 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.78 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.adb 
Execute       db_write -model merge_sort_batch0.78 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.78 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.79 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_79' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_79'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.818 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.79 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_79 
Execute       gen_rtl merge_sort_batch0.79 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_79 
Execute       syn_report -csynth -model merge_sort_batch0.79 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_79_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.79 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_79_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.79 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.79 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.adb 
Execute       db_write -model merge_sort_batch0.79 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.79 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.80 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_80' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_80'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.820 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.80 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_80 
Execute       gen_rtl merge_sort_batch0.80 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_80 
Execute       syn_report -csynth -model merge_sort_batch0.80 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_80_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.80 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_80_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.80 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.80 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.adb 
Execute       db_write -model merge_sort_batch0.80 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.80 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.81 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_81' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_81'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.822 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.81 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_81 
Execute       gen_rtl merge_sort_batch0.81 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_81 
Execute       syn_report -csynth -model merge_sort_batch0.81 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_81_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.81 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_81_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.81 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.81 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.adb 
Execute       db_write -model merge_sort_batch0.81 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.81 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.82 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_82' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_82'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.824 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.82 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_82 
Execute       gen_rtl merge_sort_batch0.82 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_82 
Execute       syn_report -csynth -model merge_sort_batch0.82 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_82_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.82 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_82_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.82 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.82 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.adb 
Execute       db_write -model merge_sort_batch0.82 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.82 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.83 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_83' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_83'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.826 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.83 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_83 
Execute       gen_rtl merge_sort_batch0.83 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_83 
Execute       syn_report -csynth -model merge_sort_batch0.83 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_83_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.83 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_83_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.83 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.83 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.adb 
Execute       db_write -model merge_sort_batch0.83 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.83 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.84 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_84' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_84'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.828 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.84 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_84 
Execute       gen_rtl merge_sort_batch0.84 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_84 
Execute       syn_report -csynth -model merge_sort_batch0.84 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_84_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.84 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_84_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.84 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.84 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.adb 
Execute       db_write -model merge_sort_batch0.84 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.84 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.85 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_85' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_85'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.830 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.85 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_85 
Execute       gen_rtl merge_sort_batch0.85 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_85 
Execute       syn_report -csynth -model merge_sort_batch0.85 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_85_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.85 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_85_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.85 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.85 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.adb 
Execute       db_write -model merge_sort_batch0.85 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.85 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.86 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_86' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_86'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.832 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.86 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_86 
Execute       gen_rtl merge_sort_batch0.86 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_86 
Execute       syn_report -csynth -model merge_sort_batch0.86 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_86_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.86 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_86_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.86 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.86 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.adb 
Execute       db_write -model merge_sort_batch0.86 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.86 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.87 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_87' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_87'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.834 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.87 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_87 
Execute       gen_rtl merge_sort_batch0.87 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_87 
Execute       syn_report -csynth -model merge_sort_batch0.87 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_87_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.87 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_87_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.87 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.87 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.adb 
Execute       db_write -model merge_sort_batch0.87 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.87 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.88 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_88' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_88'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.836 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.88 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_88 
Execute       gen_rtl merge_sort_batch0.88 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_88 
Execute       syn_report -csynth -model merge_sort_batch0.88 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_88_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.88 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_88_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.88 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.88 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.adb 
Execute       db_write -model merge_sort_batch0.88 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.88 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.89 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_89' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_89'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.838 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.89 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_89 
Execute       gen_rtl merge_sort_batch0.89 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_89 
Execute       syn_report -csynth -model merge_sort_batch0.89 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_89_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.89 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_89_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.89 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.89 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.adb 
Execute       db_write -model merge_sort_batch0.89 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.89 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.90 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_90' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_90'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.840 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.90 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_90 
Execute       gen_rtl merge_sort_batch0.90 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_90 
Execute       syn_report -csynth -model merge_sort_batch0.90 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_90_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.90 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_90_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.90 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.90 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.adb 
Execute       db_write -model merge_sort_batch0.90 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.90 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.91 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_91' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_91'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.842 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.91 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_91 
Execute       gen_rtl merge_sort_batch0.91 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_91 
Execute       syn_report -csynth -model merge_sort_batch0.91 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_91_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.91 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_91_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.91 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.91 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.adb 
Execute       db_write -model merge_sort_batch0.91 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.91 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.92 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_92' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_92'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.844 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.92 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_92 
Execute       gen_rtl merge_sort_batch0.92 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_92 
Execute       syn_report -csynth -model merge_sort_batch0.92 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_92_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.92 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_92_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.92 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.92 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.adb 
Execute       db_write -model merge_sort_batch0.92 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.92 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.93 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_93' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_93'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.846 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.93 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_93 
Execute       gen_rtl merge_sort_batch0.93 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_93 
Execute       syn_report -csynth -model merge_sort_batch0.93 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_93_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.93 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_93_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.93 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.93 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.adb 
Execute       db_write -model merge_sort_batch0.93 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.93 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0.94 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0_94' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0_94'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.848 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0.94 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0_94 
Execute       gen_rtl merge_sort_batch0.94 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0_94 
Execute       syn_report -csynth -model merge_sort_batch0.94 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_94_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0.94 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_94_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0.94 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0.94 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.adb 
Execute       db_write -model merge_sort_batch0.94 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0.94 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch0 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch0' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch0'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.850 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch0 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch0 
Execute       gen_rtl merge_sort_batch0 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch0 
Execute       syn_report -csynth -model merge_sort_batch0 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch0 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch0_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch0 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch0 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.adb 
Execute       db_write -model merge_sort_batch0 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch0 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.95 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_95' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_95'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.852 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.95 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_95 
Execute       gen_rtl merge_sort_batch1.95 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_95 
Execute       syn_report -csynth -model merge_sort_batch1.95 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_95_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.95 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_95_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.95 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.95 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.adb 
Execute       db_write -model merge_sort_batch1.95 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.95 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.96 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_96' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_96'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.854 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.96 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_96 
Execute       gen_rtl merge_sort_batch1.96 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_96 
Execute       syn_report -csynth -model merge_sort_batch1.96 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_96_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.96 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_96_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.96 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.96 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.adb 
Execute       db_write -model merge_sort_batch1.96 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.96 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.97 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_97' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_97'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.856 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.97 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_97 
Execute       gen_rtl merge_sort_batch1.97 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_97 
Execute       syn_report -csynth -model merge_sort_batch1.97 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_97_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.97 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_97_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.97 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.97 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.adb 
Execute       db_write -model merge_sort_batch1.97 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.97 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.98 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_98' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_98'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.858 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.98 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_98 
Execute       gen_rtl merge_sort_batch1.98 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_98 
Execute       syn_report -csynth -model merge_sort_batch1.98 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_98_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.98 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_98_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.98 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.98 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.adb 
Execute       db_write -model merge_sort_batch1.98 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.98 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.99 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_99' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_99'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.860 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.99 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_99 
Execute       gen_rtl merge_sort_batch1.99 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_99 
Execute       syn_report -csynth -model merge_sort_batch1.99 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_99_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.99 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_99_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.99 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.99 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.adb 
Execute       db_write -model merge_sort_batch1.99 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.99 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.100 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_100' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_100'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.862 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.100 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_100 
Execute       gen_rtl merge_sort_batch1.100 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_100 
Execute       syn_report -csynth -model merge_sort_batch1.100 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_100_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.100 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_100_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.100 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.100 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.adb 
Execute       db_write -model merge_sort_batch1.100 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.100 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.101 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_101' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_101'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.864 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.101 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_101 
Execute       gen_rtl merge_sort_batch1.101 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_101 
Execute       syn_report -csynth -model merge_sort_batch1.101 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_101_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.101 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_101_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.101 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.101 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.adb 
Execute       db_write -model merge_sort_batch1.101 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.101 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.102 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_102' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_102'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.866 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.102 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_102 
Execute       gen_rtl merge_sort_batch1.102 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_102 
Execute       syn_report -csynth -model merge_sort_batch1.102 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_102_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.102 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_102_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.102 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.102 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.adb 
Execute       db_write -model merge_sort_batch1.102 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.102 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.103 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_103' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_103'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.868 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.103 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_103 
Execute       gen_rtl merge_sort_batch1.103 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_103 
Execute       syn_report -csynth -model merge_sort_batch1.103 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_103_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.103 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_103_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.103 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.103 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.adb 
Execute       db_write -model merge_sort_batch1.103 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.103 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.104 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_104' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_104'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.870 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.104 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_104 
Execute       gen_rtl merge_sort_batch1.104 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_104 
Execute       syn_report -csynth -model merge_sort_batch1.104 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_104_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.104 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_104_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.104 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.104 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.adb 
Execute       db_write -model merge_sort_batch1.104 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.104 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.105 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_105' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_105'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.872 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.105 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_105 
Execute       gen_rtl merge_sort_batch1.105 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_105 
Execute       syn_report -csynth -model merge_sort_batch1.105 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_105_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.105 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_105_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.105 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.105 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.adb 
Execute       db_write -model merge_sort_batch1.105 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.105 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.106 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_106' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_106'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.874 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.106 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_106 
Execute       gen_rtl merge_sort_batch1.106 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_106 
Execute       syn_report -csynth -model merge_sort_batch1.106 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_106_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.106 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_106_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.106 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.106 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.adb 
Execute       db_write -model merge_sort_batch1.106 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.106 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.107 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_107' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_107'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.876 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.107 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_107 
Execute       gen_rtl merge_sort_batch1.107 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_107 
Execute       syn_report -csynth -model merge_sort_batch1.107 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_107_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.107 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_107_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.107 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.107 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.adb 
Execute       db_write -model merge_sort_batch1.107 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.107 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.108 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_108' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_108'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.878 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.108 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_108 
Execute       gen_rtl merge_sort_batch1.108 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_108 
Execute       syn_report -csynth -model merge_sort_batch1.108 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_108_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.108 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_108_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.108 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.108 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.adb 
Execute       db_write -model merge_sort_batch1.108 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.108 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1.109 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1_109' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1_109'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.880 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1.109 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1_109 
Execute       gen_rtl merge_sort_batch1.109 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1_109 
Execute       syn_report -csynth -model merge_sort_batch1.109 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_109_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1.109 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_109_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1.109 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1.109 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.adb 
Execute       db_write -model merge_sort_batch1.109 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1.109 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch1' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.882 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch1 
Execute       gen_rtl merge_sort_batch1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch1 
Execute       syn_report -csynth -model merge_sort_batch1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch1_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.adb 
Execute       db_write -model merge_sort_batch1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch2_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch2.110 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch2_110' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch2_110'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.884 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch2.110 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch2_110 
Execute       gen_rtl merge_sort_batch2.110 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch2_110 
Execute       syn_report -csynth -model merge_sort_batch2.110 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch2.110 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_110_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch2.110 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch2.110 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.adb 
Execute       db_write -model merge_sort_batch2.110 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch2.110 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch2_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch2.111 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch2_111' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch2_111'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.886 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch2.111 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch2_111 
Execute       gen_rtl merge_sort_batch2.111 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch2_111 
Execute       syn_report -csynth -model merge_sort_batch2.111 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch2.111 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_111_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch2.111 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch2.111 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.adb 
Execute       db_write -model merge_sort_batch2.111 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch2.111 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch2_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch2.112 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch2_112' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch2_112'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.888 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch2.112 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch2_112 
Execute       gen_rtl merge_sort_batch2.112 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch2_112 
Execute       syn_report -csynth -model merge_sort_batch2.112 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch2.112 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_112_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch2.112 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch2.112 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.adb 
Execute       db_write -model merge_sort_batch2.112 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch2.112 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch2_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch2.113 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch2_113' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch2_113'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.890 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch2.113 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch2_113 
Execute       gen_rtl merge_sort_batch2.113 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch2_113 
Execute       syn_report -csynth -model merge_sort_batch2.113 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch2.113 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_113_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch2.113 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch2.113 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.adb 
Execute       db_write -model merge_sort_batch2.113 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch2.113 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch2_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch2.114 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch2_114' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch2_114'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.892 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch2.114 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch2_114 
Execute       gen_rtl merge_sort_batch2.114 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch2_114 
Execute       syn_report -csynth -model merge_sort_batch2.114 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch2.114 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_114_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch2.114 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch2.114 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.adb 
Execute       db_write -model merge_sort_batch2.114 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch2.114 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch2_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch2.115 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch2_115' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch2_115'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.894 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch2.115 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch2_115 
Execute       gen_rtl merge_sort_batch2.115 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch2_115 
Execute       syn_report -csynth -model merge_sort_batch2.115 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch2.115 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_115_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch2.115 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch2.115 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.adb 
Execute       db_write -model merge_sort_batch2.115 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch2.115 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch2_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch2.116 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch2_116' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch2_116'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.896 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch2.116 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch2_116 
Execute       gen_rtl merge_sort_batch2.116 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch2_116 
Execute       syn_report -csynth -model merge_sort_batch2.116 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_116_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch2.116 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_116_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch2.116 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch2.116 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.adb 
Execute       db_write -model merge_sort_batch2.116 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch2.116 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch2 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch2' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch2'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.898 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch2 
Execute       gen_rtl merge_sort_batch2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch2 
Execute       syn_report -csynth -model merge_sort_batch2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch2_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.adb 
Execute       db_write -model merge_sort_batch2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch3_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch3.117 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch3_117' pipeline 'VITIS_LOOP_189_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch3_117'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.900 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch3.117 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch3_117 
Execute       gen_rtl merge_sort_batch3.117 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch3_117 
Execute       syn_report -csynth -model merge_sort_batch3.117 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch3_117_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch3.117 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch3_117_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch3.117 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch3.117 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.adb 
Execute       db_write -model merge_sort_batch3.117 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch3.117 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch3_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch3.118 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch3_118' pipeline 'VITIS_LOOP_189_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch3_118'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.902 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch3.118 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch3_118 
Execute       gen_rtl merge_sort_batch3.118 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch3_118 
Execute       syn_report -csynth -model merge_sort_batch3.118 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch3_118_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch3.118 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch3_118_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch3.118 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch3.118 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.adb 
Execute       db_write -model merge_sort_batch3.118 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch3.118 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch3_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch3.119 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch3_119' pipeline 'VITIS_LOOP_189_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch3_119'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.904 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch3.119 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch3_119 
Execute       gen_rtl merge_sort_batch3.119 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch3_119 
Execute       syn_report -csynth -model merge_sort_batch3.119 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch3_119_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch3.119 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch3_119_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch3.119 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch3.119 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.adb 
Execute       db_write -model merge_sort_batch3.119 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch3.119 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch3 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch3' pipeline 'VITIS_LOOP_189_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch3'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.906 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch3 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch3 
Execute       gen_rtl merge_sort_batch3 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch3 
Execute       syn_report -csynth -model merge_sort_batch3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch3_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch3 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch3 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.adb 
Execute       db_write -model merge_sort_batch3 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch3 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch4_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch4.120 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch4_120' pipeline 'VITIS_LOOP_217_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch4_120'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.908 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch4.120 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch4_120 
Execute       gen_rtl merge_sort_batch4.120 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch4_120 
Execute       syn_report -csynth -model merge_sort_batch4.120 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch4_120_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch4.120 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch4_120_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch4.120 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch4.120 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.adb 
Execute       db_write -model merge_sort_batch4.120 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch4.120 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch4 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch4' pipeline 'VITIS_LOOP_217_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch4'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.910 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch4 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch4 
Execute       gen_rtl merge_sort_batch4 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch4 
Execute       syn_report -csynth -model merge_sort_batch4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch4_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch4 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch4 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.adb 
Execute       db_write -model merge_sort_batch4 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch4 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_batch5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_batch5.1 -top_prefix multi_heap_kmerge_ -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_batch5_1' pipeline 'VITIS_LOOP_245_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_batch5_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.912 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_batch5.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge_merge_sort_batch5_1 
Execute       gen_rtl merge_sort_batch5.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge_merge_sort_batch5_1 
Execute       syn_report -csynth -model merge_sort_batch5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch5_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_batch5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_batch5_1_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_batch5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort_batch5.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.adb 
Execute       db_write -model merge_sort_batch5.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_batch5.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_heap_kmerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multi_heap_kmerge -top_prefix  -sub_prefix multi_heap_kmerge_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/input_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_heap_kmerge/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multi_heap_kmerge' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_heap_kmerge'.
INFO: [HLS 200-741] Implementing PIPO multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
Command       create_rtl_model done; 5.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.25 seconds. CPU system time: 0.24 seconds. Elapsed time: 5.5 seconds; current allocated memory: 4.934 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       gen_rtl multi_heap_kmerge -istop -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/multi_heap_kmerge 
Command       gen_rtl done; 2.12 sec.
Execute       gen_rtl multi_heap_kmerge -istop -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/multi_heap_kmerge 
Command       gen_rtl done; 1.09 sec.
Execute       syn_report -csynth -model multi_heap_kmerge -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/multi_heap_kmerge_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.08 sec.
Execute       syn_report -rtlxml -model multi_heap_kmerge -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/multi_heap_kmerge_csynth.xml 
Command       syn_report done; 1.06 sec.
Execute       syn_report -verbosereport -model multi_heap_kmerge -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 7.95 sec.
Execute       db_write -model multi_heap_kmerge -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.adb 
Command       db_write done; 1.09 sec.
Execute       db_write -model multi_heap_kmerge -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multi_heap_kmerge -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge 
Execute       export_constraint_db -f -tool general -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.constraint.tcl 
Execute       syn_report -designview -model multi_heap_kmerge -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.design.xml 
Command       syn_report done; 8.95 sec.
Execute       syn_report -csynthDesign -model multi_heap_kmerge -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model multi_heap_kmerge -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model multi_heap_kmerge -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.protoinst 
Execute       sc_get_clocks multi_heap_kmerge 
Execute       sc_get_portdomain multi_heap_kmerge 
INFO-FLOW: Model list for RTL component generation: batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.1_Pipeline_VITIS_LOOP_20_164 batch_heap_sort.1.1_Pipeline_output_data batch_heap_sort.1.1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.2.1_Pipeline_VITIS_LOOP_20_152 batch_heap_sort.2.1_Pipeline_output_data batch_heap_sort.2.1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.3.1_Pipeline_VITIS_LOOP_20_141 batch_heap_sort.3.1_Pipeline_output_data batch_heap_sort.3.1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.4.1_Pipeline_VITIS_LOOP_20_130 batch_heap_sort.4.1_Pipeline_output_data batch_heap_sort.4.1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.5.1_Pipeline_VITIS_LOOP_20_119 batch_heap_sort.5.1_Pipeline_output_data batch_heap_sort.5.1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.6.1_Pipeline_VITIS_LOOP_20_18 batch_heap_sort.6.1_Pipeline_output_data batch_heap_sort.6.1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.7.1_Pipeline_VITIS_LOOP_20_13 batch_heap_sort.7.1_Pipeline_output_data batch_heap_sort.7.1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.8.1_Pipeline_VITIS_LOOP_20_12 batch_heap_sort.8.1_Pipeline_output_data batch_heap_sort.8.1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.9.1_Pipeline_VITIS_LOOP_20_11 batch_heap_sort.9.1_Pipeline_output_data batch_heap_sort.9.1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.10.1_Pipeline_VITIS_LOOP_20_162 batch_heap_sort.10.1_Pipeline_output_data batch_heap_sort.10.1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.11.1_Pipeline_VITIS_LOOP_20_161 batch_heap_sort.11.1_Pipeline_output_data batch_heap_sort.11.1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.12.1_Pipeline_VITIS_LOOP_20_160 batch_heap_sort.12.1_Pipeline_output_data batch_heap_sort.12.1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.13.1_Pipeline_VITIS_LOOP_20_159 batch_heap_sort.13.1_Pipeline_output_data batch_heap_sort.13.1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.14.1_Pipeline_VITIS_LOOP_20_158 batch_heap_sort.14.1_Pipeline_output_data batch_heap_sort.14.1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.15.1_Pipeline_VITIS_LOOP_20_157 batch_heap_sort.15.1_Pipeline_output_data batch_heap_sort.15.1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.16.1_Pipeline_VITIS_LOOP_20_156 batch_heap_sort.16.1_Pipeline_output_data batch_heap_sort.16.1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.17.1_Pipeline_VITIS_LOOP_20_155 batch_heap_sort.17.1_Pipeline_output_data batch_heap_sort.17.1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.18.1_Pipeline_VITIS_LOOP_20_154 batch_heap_sort.18.1_Pipeline_output_data batch_heap_sort.18.1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.19.1_Pipeline_VITIS_LOOP_20_153 batch_heap_sort.19.1_Pipeline_output_data batch_heap_sort.19.1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.20.1_Pipeline_VITIS_LOOP_20_151 batch_heap_sort.20.1_Pipeline_output_data batch_heap_sort.20.1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.21.1_Pipeline_VITIS_LOOP_20_150 batch_heap_sort.21.1_Pipeline_output_data batch_heap_sort.21.1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.22.1_Pipeline_VITIS_LOOP_20_149 batch_heap_sort.22.1_Pipeline_output_data batch_heap_sort.22.1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.23.1_Pipeline_VITIS_LOOP_20_148 batch_heap_sort.23.1_Pipeline_output_data batch_heap_sort.23.1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.24.1_Pipeline_VITIS_LOOP_20_147 batch_heap_sort.24.1_Pipeline_output_data batch_heap_sort.24.1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.25.1_Pipeline_VITIS_LOOP_20_146 batch_heap_sort.25.1_Pipeline_output_data batch_heap_sort.25.1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.26.1_Pipeline_VITIS_LOOP_20_145 batch_heap_sort.26.1_Pipeline_output_data batch_heap_sort.26.1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.27.1_Pipeline_VITIS_LOOP_20_144 batch_heap_sort.27.1_Pipeline_output_data batch_heap_sort.27.1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.28.1_Pipeline_VITIS_LOOP_20_143 batch_heap_sort.28.1_Pipeline_output_data batch_heap_sort.28.1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.29.1_Pipeline_VITIS_LOOP_20_142 batch_heap_sort.29.1_Pipeline_output_data batch_heap_sort.29.1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.30.1_Pipeline_VITIS_LOOP_20_140 batch_heap_sort.30.1_Pipeline_output_data batch_heap_sort.30.1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.31.1_Pipeline_VITIS_LOOP_20_139 batch_heap_sort.31.1_Pipeline_output_data batch_heap_sort.31.1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.32.1_Pipeline_VITIS_LOOP_20_138 batch_heap_sort.32.1_Pipeline_output_data batch_heap_sort.32.1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.33.1_Pipeline_VITIS_LOOP_20_137 batch_heap_sort.33.1_Pipeline_output_data batch_heap_sort.33.1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.34.1_Pipeline_VITIS_LOOP_20_136 batch_heap_sort.34.1_Pipeline_output_data batch_heap_sort.34.1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.35.1_Pipeline_VITIS_LOOP_20_135 batch_heap_sort.35.1_Pipeline_output_data batch_heap_sort.35.1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.36.1_Pipeline_VITIS_LOOP_20_134 batch_heap_sort.36.1_Pipeline_output_data batch_heap_sort.36.1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.37.1_Pipeline_VITIS_LOOP_20_133 batch_heap_sort.37.1_Pipeline_output_data batch_heap_sort.37.1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.38.1_Pipeline_VITIS_LOOP_20_132 batch_heap_sort.38.1_Pipeline_output_data batch_heap_sort.38.1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.39.1_Pipeline_VITIS_LOOP_20_131 batch_heap_sort.39.1_Pipeline_output_data batch_heap_sort.39.1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.40.1_Pipeline_VITIS_LOOP_20_129 batch_heap_sort.40.1_Pipeline_output_data batch_heap_sort.40.1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.41.1_Pipeline_VITIS_LOOP_20_128 batch_heap_sort.41.1_Pipeline_output_data batch_heap_sort.41.1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.42.1_Pipeline_VITIS_LOOP_20_127 batch_heap_sort.42.1_Pipeline_output_data batch_heap_sort.42.1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.43.1_Pipeline_VITIS_LOOP_20_126 batch_heap_sort.43.1_Pipeline_output_data batch_heap_sort.43.1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.44.1_Pipeline_VITIS_LOOP_20_125 batch_heap_sort.44.1_Pipeline_output_data batch_heap_sort.44.1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.45.1_Pipeline_VITIS_LOOP_20_124 batch_heap_sort.45.1_Pipeline_output_data batch_heap_sort.45.1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.46.1_Pipeline_VITIS_LOOP_20_123 batch_heap_sort.46.1_Pipeline_output_data batch_heap_sort.46.1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.47.1_Pipeline_VITIS_LOOP_20_122 batch_heap_sort.47.1_Pipeline_output_data batch_heap_sort.47.1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.48.1_Pipeline_VITIS_LOOP_20_121 batch_heap_sort.48.1_Pipeline_output_data batch_heap_sort.48.1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.49.1_Pipeline_VITIS_LOOP_20_120 batch_heap_sort.49.1_Pipeline_output_data batch_heap_sort.49.1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.50.1_Pipeline_VITIS_LOOP_20_118 batch_heap_sort.50.1_Pipeline_output_data batch_heap_sort.50.1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.51.1_Pipeline_VITIS_LOOP_20_117 batch_heap_sort.51.1_Pipeline_output_data batch_heap_sort.51.1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.52.1_Pipeline_VITIS_LOOP_20_116 batch_heap_sort.52.1_Pipeline_output_data batch_heap_sort.52.1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.53.1_Pipeline_VITIS_LOOP_20_115 batch_heap_sort.53.1_Pipeline_output_data batch_heap_sort.53.1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.54.1_Pipeline_VITIS_LOOP_20_114 batch_heap_sort.54.1_Pipeline_output_data batch_heap_sort.54.1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.55.1_Pipeline_VITIS_LOOP_20_113 batch_heap_sort.55.1_Pipeline_output_data batch_heap_sort.55.1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.56.1_Pipeline_VITIS_LOOP_20_112 batch_heap_sort.56.1_Pipeline_output_data batch_heap_sort.56.1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.57.1_Pipeline_VITIS_LOOP_20_111 batch_heap_sort.57.1_Pipeline_output_data batch_heap_sort.57.1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.58.1_Pipeline_VITIS_LOOP_20_110 batch_heap_sort.58.1_Pipeline_output_data batch_heap_sort.58.1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.59.1_Pipeline_VITIS_LOOP_20_19 batch_heap_sort.59.1_Pipeline_output_data batch_heap_sort.59.1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.60.1_Pipeline_VITIS_LOOP_20_17 batch_heap_sort.60.1_Pipeline_output_data batch_heap_sort.60.1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.61.1_Pipeline_VITIS_LOOP_20_16 batch_heap_sort.61.1_Pipeline_output_data batch_heap_sort.61.1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.62.1_Pipeline_VITIS_LOOP_20_15 batch_heap_sort.62.1_Pipeline_output_data batch_heap_sort.62.1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.63.1_Pipeline_VITIS_LOOP_20_14 batch_heap_sort.63.1_Pipeline_output_data batch_heap_sort.63.1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_1 batch_heap_sort.1.2_Pipeline_VITIS_LOOP_20_163 batch_heap_sort.1.2_Pipeline_output_data batch_heap_sort.1.2 merge_sort_batch0.64 merge_sort_batch0.65 merge_sort_batch0.66 merge_sort_batch0.67 merge_sort_batch0.68 merge_sort_batch0.69 merge_sort_batch0.70 merge_sort_batch0.71 merge_sort_batch0.72 merge_sort_batch0.73 merge_sort_batch0.74 merge_sort_batch0.75 merge_sort_batch0.76 merge_sort_batch0.77 merge_sort_batch0.78 merge_sort_batch0.79 merge_sort_batch0.80 merge_sort_batch0.81 merge_sort_batch0.82 merge_sort_batch0.83 merge_sort_batch0.84 merge_sort_batch0.85 merge_sort_batch0.86 merge_sort_batch0.87 merge_sort_batch0.88 merge_sort_batch0.89 merge_sort_batch0.90 merge_sort_batch0.91 merge_sort_batch0.92 merge_sort_batch0.93 merge_sort_batch0.94 merge_sort_batch0 merge_sort_batch1.95 merge_sort_batch1.96 merge_sort_batch1.97 merge_sort_batch1.98 merge_sort_batch1.99 merge_sort_batch1.100 merge_sort_batch1.101 merge_sort_batch1.102 merge_sort_batch1.103 merge_sort_batch1.104 merge_sort_batch1.105 merge_sort_batch1.106 merge_sort_batch1.107 merge_sort_batch1.108 merge_sort_batch1.109 merge_sort_batch1 merge_sort_batch2.110 merge_sort_batch2.111 merge_sort_batch2.112 merge_sort_batch2.113 merge_sort_batch2.114 merge_sort_batch2.115 merge_sort_batch2.116 merge_sort_batch2 merge_sort_batch3.117 merge_sort_batch3.118 merge_sort_batch3.119 merge_sort_batch3 merge_sort_batch4.120 merge_sort_batch4 merge_sort_batch5.1 multi_heap_kmerge
INFO-FLOW: Handling components in module [batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_1_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_1_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_2_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_2_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_3_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_3_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_4_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_4_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_5_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_5_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_6_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_6_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_7_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_7_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_8_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_8_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_9_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_9_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_10_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_10_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_11_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_11_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_12_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_12_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_13_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_13_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_14_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_14_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_15_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_15_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_16_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_16_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_17_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_17_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_18_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_18_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_19_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_19_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_20_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_21_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_21_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_22_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_22_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_23_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_23_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_24_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_24_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_25_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_25_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_26_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_26_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_27_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_27_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_28_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_28_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_29_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_29_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_30_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_30_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_31_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_31_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_32_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_32_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_33_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_33_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_34_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_34_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_35_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_35_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_36_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_36_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_37_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_37_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_38_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_38_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_39_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_39_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_40_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_40_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_41_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_41_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_42_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_42_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_43_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_43_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_44_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_44_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_45_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_45_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_46_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_46_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_47_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_47_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_48_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_48_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_49_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_49_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_50_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_50_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_51_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_51_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_52_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_52_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_53_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_53_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_54_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_54_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_55_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_55_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_56_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_56_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_57_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_57_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_58_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_58_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_59_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_59_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_60_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_60_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_61_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_61_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_62_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_62_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_63_1_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_63_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.compgen.tcl 
INFO-FLOW: Handling components in module [batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_1_2_Pipeline_output_data] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [batch_heap_sort_1_2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.compgen.tcl 
INFO-FLOW: Handling components in module [merge_sort_batch0_64] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_65] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_66] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_67] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_68] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_69] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_70] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_71] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_72] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_73] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_74] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_75] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_76] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_77] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_78] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_79] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_80] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_81] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_82] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_83] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_84] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_85] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_86] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_87] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_88] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_89] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_90] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_91] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_92] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_93] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0_94] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch0] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_95] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_96] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_97] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_98] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_99] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_100] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_101] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_102] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_103] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_104] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_105] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_106] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_107] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_108] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1_109] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch2_110] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch2_111] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch2_112] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch2_113] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch2_114] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch2_115] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch2_116] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch3_117] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch3_118] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch3_119] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch3] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch4_120] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch4] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [merge_sort_batch5_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_flow_control_loop_pipe.
INFO-FLOW: Append model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: Handling components in module [multi_heap_kmerge] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.compgen.tcl 
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W
INFO-FLOW: Append model batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164
INFO-FLOW: Append model batch_heap_sort_1_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_1_1
INFO-FLOW: Append model batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152
INFO-FLOW: Append model batch_heap_sort_2_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_2_1
INFO-FLOW: Append model batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141
INFO-FLOW: Append model batch_heap_sort_3_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_3_1
INFO-FLOW: Append model batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130
INFO-FLOW: Append model batch_heap_sort_4_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_4_1
INFO-FLOW: Append model batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119
INFO-FLOW: Append model batch_heap_sort_5_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_5_1
INFO-FLOW: Append model batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18
INFO-FLOW: Append model batch_heap_sort_6_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_6_1
INFO-FLOW: Append model batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13
INFO-FLOW: Append model batch_heap_sort_7_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_7_1
INFO-FLOW: Append model batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12
INFO-FLOW: Append model batch_heap_sort_8_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_8_1
INFO-FLOW: Append model batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11
INFO-FLOW: Append model batch_heap_sort_9_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_9_1
INFO-FLOW: Append model batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162
INFO-FLOW: Append model batch_heap_sort_10_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_10_1
INFO-FLOW: Append model batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161
INFO-FLOW: Append model batch_heap_sort_11_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_11_1
INFO-FLOW: Append model batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160
INFO-FLOW: Append model batch_heap_sort_12_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_12_1
INFO-FLOW: Append model batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159
INFO-FLOW: Append model batch_heap_sort_13_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_13_1
INFO-FLOW: Append model batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158
INFO-FLOW: Append model batch_heap_sort_14_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_14_1
INFO-FLOW: Append model batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157
INFO-FLOW: Append model batch_heap_sort_15_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_15_1
INFO-FLOW: Append model batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156
INFO-FLOW: Append model batch_heap_sort_16_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_16_1
INFO-FLOW: Append model batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155
INFO-FLOW: Append model batch_heap_sort_17_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_17_1
INFO-FLOW: Append model batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154
INFO-FLOW: Append model batch_heap_sort_18_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_18_1
INFO-FLOW: Append model batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153
INFO-FLOW: Append model batch_heap_sort_19_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_19_1
INFO-FLOW: Append model batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151
INFO-FLOW: Append model batch_heap_sort_20_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_20_1
INFO-FLOW: Append model batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150
INFO-FLOW: Append model batch_heap_sort_21_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_21_1
INFO-FLOW: Append model batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149
INFO-FLOW: Append model batch_heap_sort_22_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_22_1
INFO-FLOW: Append model batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148
INFO-FLOW: Append model batch_heap_sort_23_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_23_1
INFO-FLOW: Append model batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147
INFO-FLOW: Append model batch_heap_sort_24_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_24_1
INFO-FLOW: Append model batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146
INFO-FLOW: Append model batch_heap_sort_25_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_25_1
INFO-FLOW: Append model batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145
INFO-FLOW: Append model batch_heap_sort_26_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_26_1
INFO-FLOW: Append model batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144
INFO-FLOW: Append model batch_heap_sort_27_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_27_1
INFO-FLOW: Append model batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143
INFO-FLOW: Append model batch_heap_sort_28_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_28_1
INFO-FLOW: Append model batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142
INFO-FLOW: Append model batch_heap_sort_29_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_29_1
INFO-FLOW: Append model batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140
INFO-FLOW: Append model batch_heap_sort_30_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_30_1
INFO-FLOW: Append model batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139
INFO-FLOW: Append model batch_heap_sort_31_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_31_1
INFO-FLOW: Append model batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138
INFO-FLOW: Append model batch_heap_sort_32_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_32_1
INFO-FLOW: Append model batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137
INFO-FLOW: Append model batch_heap_sort_33_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_33_1
INFO-FLOW: Append model batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136
INFO-FLOW: Append model batch_heap_sort_34_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_34_1
INFO-FLOW: Append model batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135
INFO-FLOW: Append model batch_heap_sort_35_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_35_1
INFO-FLOW: Append model batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134
INFO-FLOW: Append model batch_heap_sort_36_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_36_1
INFO-FLOW: Append model batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133
INFO-FLOW: Append model batch_heap_sort_37_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_37_1
INFO-FLOW: Append model batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132
INFO-FLOW: Append model batch_heap_sort_38_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_38_1
INFO-FLOW: Append model batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131
INFO-FLOW: Append model batch_heap_sort_39_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_39_1
INFO-FLOW: Append model batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129
INFO-FLOW: Append model batch_heap_sort_40_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_40_1
INFO-FLOW: Append model batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128
INFO-FLOW: Append model batch_heap_sort_41_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_41_1
INFO-FLOW: Append model batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127
INFO-FLOW: Append model batch_heap_sort_42_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_42_1
INFO-FLOW: Append model batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126
INFO-FLOW: Append model batch_heap_sort_43_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_43_1
INFO-FLOW: Append model batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125
INFO-FLOW: Append model batch_heap_sort_44_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_44_1
INFO-FLOW: Append model batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124
INFO-FLOW: Append model batch_heap_sort_45_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_45_1
INFO-FLOW: Append model batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123
INFO-FLOW: Append model batch_heap_sort_46_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_46_1
INFO-FLOW: Append model batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122
INFO-FLOW: Append model batch_heap_sort_47_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_47_1
INFO-FLOW: Append model batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121
INFO-FLOW: Append model batch_heap_sort_48_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_48_1
INFO-FLOW: Append model batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120
INFO-FLOW: Append model batch_heap_sort_49_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_49_1
INFO-FLOW: Append model batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118
INFO-FLOW: Append model batch_heap_sort_50_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_50_1
INFO-FLOW: Append model batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117
INFO-FLOW: Append model batch_heap_sort_51_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_51_1
INFO-FLOW: Append model batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116
INFO-FLOW: Append model batch_heap_sort_52_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_52_1
INFO-FLOW: Append model batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115
INFO-FLOW: Append model batch_heap_sort_53_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_53_1
INFO-FLOW: Append model batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114
INFO-FLOW: Append model batch_heap_sort_54_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_54_1
INFO-FLOW: Append model batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113
INFO-FLOW: Append model batch_heap_sort_55_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_55_1
INFO-FLOW: Append model batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112
INFO-FLOW: Append model batch_heap_sort_56_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_56_1
INFO-FLOW: Append model batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111
INFO-FLOW: Append model batch_heap_sort_57_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_57_1
INFO-FLOW: Append model batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110
INFO-FLOW: Append model batch_heap_sort_58_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_58_1
INFO-FLOW: Append model batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19
INFO-FLOW: Append model batch_heap_sort_59_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_59_1
INFO-FLOW: Append model batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17
INFO-FLOW: Append model batch_heap_sort_60_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_60_1
INFO-FLOW: Append model batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16
INFO-FLOW: Append model batch_heap_sort_61_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_61_1
INFO-FLOW: Append model batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15
INFO-FLOW: Append model batch_heap_sort_62_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_62_1
INFO-FLOW: Append model batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14
INFO-FLOW: Append model batch_heap_sort_63_1_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_63_1
INFO-FLOW: Append model batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163
INFO-FLOW: Append model batch_heap_sort_1_2_Pipeline_output_data
INFO-FLOW: Append model batch_heap_sort_1_2
INFO-FLOW: Append model merge_sort_batch0_64
INFO-FLOW: Append model merge_sort_batch0_65
INFO-FLOW: Append model merge_sort_batch0_66
INFO-FLOW: Append model merge_sort_batch0_67
INFO-FLOW: Append model merge_sort_batch0_68
INFO-FLOW: Append model merge_sort_batch0_69
INFO-FLOW: Append model merge_sort_batch0_70
INFO-FLOW: Append model merge_sort_batch0_71
INFO-FLOW: Append model merge_sort_batch0_72
INFO-FLOW: Append model merge_sort_batch0_73
INFO-FLOW: Append model merge_sort_batch0_74
INFO-FLOW: Append model merge_sort_batch0_75
INFO-FLOW: Append model merge_sort_batch0_76
INFO-FLOW: Append model merge_sort_batch0_77
INFO-FLOW: Append model merge_sort_batch0_78
INFO-FLOW: Append model merge_sort_batch0_79
INFO-FLOW: Append model merge_sort_batch0_80
INFO-FLOW: Append model merge_sort_batch0_81
INFO-FLOW: Append model merge_sort_batch0_82
INFO-FLOW: Append model merge_sort_batch0_83
INFO-FLOW: Append model merge_sort_batch0_84
INFO-FLOW: Append model merge_sort_batch0_85
INFO-FLOW: Append model merge_sort_batch0_86
INFO-FLOW: Append model merge_sort_batch0_87
INFO-FLOW: Append model merge_sort_batch0_88
INFO-FLOW: Append model merge_sort_batch0_89
INFO-FLOW: Append model merge_sort_batch0_90
INFO-FLOW: Append model merge_sort_batch0_91
INFO-FLOW: Append model merge_sort_batch0_92
INFO-FLOW: Append model merge_sort_batch0_93
INFO-FLOW: Append model merge_sort_batch0_94
INFO-FLOW: Append model merge_sort_batch0
INFO-FLOW: Append model merge_sort_batch1_95
INFO-FLOW: Append model merge_sort_batch1_96
INFO-FLOW: Append model merge_sort_batch1_97
INFO-FLOW: Append model merge_sort_batch1_98
INFO-FLOW: Append model merge_sort_batch1_99
INFO-FLOW: Append model merge_sort_batch1_100
INFO-FLOW: Append model merge_sort_batch1_101
INFO-FLOW: Append model merge_sort_batch1_102
INFO-FLOW: Append model merge_sort_batch1_103
INFO-FLOW: Append model merge_sort_batch1_104
INFO-FLOW: Append model merge_sort_batch1_105
INFO-FLOW: Append model merge_sort_batch1_106
INFO-FLOW: Append model merge_sort_batch1_107
INFO-FLOW: Append model merge_sort_batch1_108
INFO-FLOW: Append model merge_sort_batch1_109
INFO-FLOW: Append model merge_sort_batch1
INFO-FLOW: Append model merge_sort_batch2_110
INFO-FLOW: Append model merge_sort_batch2_111
INFO-FLOW: Append model merge_sort_batch2_112
INFO-FLOW: Append model merge_sort_batch2_113
INFO-FLOW: Append model merge_sort_batch2_114
INFO-FLOW: Append model merge_sort_batch2_115
INFO-FLOW: Append model merge_sort_batch2_116
INFO-FLOW: Append model merge_sort_batch2
INFO-FLOW: Append model merge_sort_batch3_117
INFO-FLOW: Append model merge_sort_batch3_118
INFO-FLOW: Append model merge_sort_batch3_119
INFO-FLOW: Append model merge_sort_batch3
INFO-FLOW: Append model merge_sort_batch4_120
INFO-FLOW: Append model merge_sort_batch4
INFO-FLOW: Append model merge_sort_batch5_1
INFO-FLOW: Append model multi_heap_kmerge
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe_sequential_init multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_flow_control_loop_pipe multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W_memcore multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W_memcore multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W_memcore multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W_memcore multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W_memcore multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W_memcore multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164 batch_heap_sort_1_1_Pipeline_output_data batch_heap_sort_1_1 batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152 batch_heap_sort_2_1_Pipeline_output_data batch_heap_sort_2_1 batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141 batch_heap_sort_3_1_Pipeline_output_data batch_heap_sort_3_1 batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130 batch_heap_sort_4_1_Pipeline_output_data batch_heap_sort_4_1 batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119 batch_heap_sort_5_1_Pipeline_output_data batch_heap_sort_5_1 batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18 batch_heap_sort_6_1_Pipeline_output_data batch_heap_sort_6_1 batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13 batch_heap_sort_7_1_Pipeline_output_data batch_heap_sort_7_1 batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12 batch_heap_sort_8_1_Pipeline_output_data batch_heap_sort_8_1 batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11 batch_heap_sort_9_1_Pipeline_output_data batch_heap_sort_9_1 batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162 batch_heap_sort_10_1_Pipeline_output_data batch_heap_sort_10_1 batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161 batch_heap_sort_11_1_Pipeline_output_data batch_heap_sort_11_1 batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160 batch_heap_sort_12_1_Pipeline_output_data batch_heap_sort_12_1 batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159 batch_heap_sort_13_1_Pipeline_output_data batch_heap_sort_13_1 batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158 batch_heap_sort_14_1_Pipeline_output_data batch_heap_sort_14_1 batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157 batch_heap_sort_15_1_Pipeline_output_data batch_heap_sort_15_1 batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156 batch_heap_sort_16_1_Pipeline_output_data batch_heap_sort_16_1 batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155 batch_heap_sort_17_1_Pipeline_output_data batch_heap_sort_17_1 batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154 batch_heap_sort_18_1_Pipeline_output_data batch_heap_sort_18_1 batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153 batch_heap_sort_19_1_Pipeline_output_data batch_heap_sort_19_1 batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151 batch_heap_sort_20_1_Pipeline_output_data batch_heap_sort_20_1 batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150 batch_heap_sort_21_1_Pipeline_output_data batch_heap_sort_21_1 batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149 batch_heap_sort_22_1_Pipeline_output_data batch_heap_sort_22_1 batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148 batch_heap_sort_23_1_Pipeline_output_data batch_heap_sort_23_1 batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147 batch_heap_sort_24_1_Pipeline_output_data batch_heap_sort_24_1 batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146 batch_heap_sort_25_1_Pipeline_output_data batch_heap_sort_25_1 batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145 batch_heap_sort_26_1_Pipeline_output_data batch_heap_sort_26_1 batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144 batch_heap_sort_27_1_Pipeline_output_data batch_heap_sort_27_1 batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143 batch_heap_sort_28_1_Pipeline_output_data batch_heap_sort_28_1 batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142 batch_heap_sort_29_1_Pipeline_output_data batch_heap_sort_29_1 batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140 batch_heap_sort_30_1_Pipeline_output_data batch_heap_sort_30_1 batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139 batch_heap_sort_31_1_Pipeline_output_data batch_heap_sort_31_1 batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138 batch_heap_sort_32_1_Pipeline_output_data batch_heap_sort_32_1 batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137 batch_heap_sort_33_1_Pipeline_output_data batch_heap_sort_33_1 batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136 batch_heap_sort_34_1_Pipeline_output_data batch_heap_sort_34_1 batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135 batch_heap_sort_35_1_Pipeline_output_data batch_heap_sort_35_1 batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134 batch_heap_sort_36_1_Pipeline_output_data batch_heap_sort_36_1 batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133 batch_heap_sort_37_1_Pipeline_output_data batch_heap_sort_37_1 batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132 batch_heap_sort_38_1_Pipeline_output_data batch_heap_sort_38_1 batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131 batch_heap_sort_39_1_Pipeline_output_data batch_heap_sort_39_1 batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129 batch_heap_sort_40_1_Pipeline_output_data batch_heap_sort_40_1 batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128 batch_heap_sort_41_1_Pipeline_output_data batch_heap_sort_41_1 batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127 batch_heap_sort_42_1_Pipeline_output_data batch_heap_sort_42_1 batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126 batch_heap_sort_43_1_Pipeline_output_data batch_heap_sort_43_1 batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125 batch_heap_sort_44_1_Pipeline_output_data batch_heap_sort_44_1 batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124 batch_heap_sort_45_1_Pipeline_output_data batch_heap_sort_45_1 batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123 batch_heap_sort_46_1_Pipeline_output_data batch_heap_sort_46_1 batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122 batch_heap_sort_47_1_Pipeline_output_data batch_heap_sort_47_1 batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121 batch_heap_sort_48_1_Pipeline_output_data batch_heap_sort_48_1 batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120 batch_heap_sort_49_1_Pipeline_output_data batch_heap_sort_49_1 batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118 batch_heap_sort_50_1_Pipeline_output_data batch_heap_sort_50_1 batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117 batch_heap_sort_51_1_Pipeline_output_data batch_heap_sort_51_1 batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116 batch_heap_sort_52_1_Pipeline_output_data batch_heap_sort_52_1 batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115 batch_heap_sort_53_1_Pipeline_output_data batch_heap_sort_53_1 batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114 batch_heap_sort_54_1_Pipeline_output_data batch_heap_sort_54_1 batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113 batch_heap_sort_55_1_Pipeline_output_data batch_heap_sort_55_1 batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112 batch_heap_sort_56_1_Pipeline_output_data batch_heap_sort_56_1 batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111 batch_heap_sort_57_1_Pipeline_output_data batch_heap_sort_57_1 batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110 batch_heap_sort_58_1_Pipeline_output_data batch_heap_sort_58_1 batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19 batch_heap_sort_59_1_Pipeline_output_data batch_heap_sort_59_1 batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17 batch_heap_sort_60_1_Pipeline_output_data batch_heap_sort_60_1 batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16 batch_heap_sort_61_1_Pipeline_output_data batch_heap_sort_61_1 batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15 batch_heap_sort_62_1_Pipeline_output_data batch_heap_sort_62_1 batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14 batch_heap_sort_63_1_Pipeline_output_data batch_heap_sort_63_1 batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1 batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163 batch_heap_sort_1_2_Pipeline_output_data batch_heap_sort_1_2 merge_sort_batch0_64 merge_sort_batch0_65 merge_sort_batch0_66 merge_sort_batch0_67 merge_sort_batch0_68 merge_sort_batch0_69 merge_sort_batch0_70 merge_sort_batch0_71 merge_sort_batch0_72 merge_sort_batch0_73 merge_sort_batch0_74 merge_sort_batch0_75 merge_sort_batch0_76 merge_sort_batch0_77 merge_sort_batch0_78 merge_sort_batch0_79 merge_sort_batch0_80 merge_sort_batch0_81 merge_sort_batch0_82 merge_sort_batch0_83 merge_sort_batch0_84 merge_sort_batch0_85 merge_sort_batch0_86 merge_sort_batch0_87 merge_sort_batch0_88 merge_sort_batch0_89 merge_sort_batch0_90 merge_sort_batch0_91 merge_sort_batch0_92 merge_sort_batch0_93 merge_sort_batch0_94 merge_sort_batch0 merge_sort_batch1_95 merge_sort_batch1_96 merge_sort_batch1_97 merge_sort_batch1_98 merge_sort_batch1_99 merge_sort_batch1_100 merge_sort_batch1_101 merge_sort_batch1_102 merge_sort_batch1_103 merge_sort_batch1_104 merge_sort_batch1_105 merge_sort_batch1_106 merge_sort_batch1_107 merge_sort_batch1_108 merge_sort_batch1_109 merge_sort_batch1 merge_sort_batch2_110 merge_sort_batch2_111 merge_sort_batch2_112 merge_sort_batch2_113 merge_sort_batch2_114 merge_sort_batch2_115 merge_sort_batch2_116 merge_sort_batch2 merge_sort_batch3_117 merge_sort_batch3_118 merge_sort_batch3_119 merge_sort_batch3 merge_sort_batch4_120 merge_sort_batch4 merge_sort_batch5_1 multi_heap_kmerge
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_flow_control_loop_pipe
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164
INFO-FLOW: To file: write model batch_heap_sort_1_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_1_1
INFO-FLOW: To file: write model batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152
INFO-FLOW: To file: write model batch_heap_sort_2_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_2_1
INFO-FLOW: To file: write model batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141
INFO-FLOW: To file: write model batch_heap_sort_3_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_3_1
INFO-FLOW: To file: write model batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130
INFO-FLOW: To file: write model batch_heap_sort_4_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_4_1
INFO-FLOW: To file: write model batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119
INFO-FLOW: To file: write model batch_heap_sort_5_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_5_1
INFO-FLOW: To file: write model batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18
INFO-FLOW: To file: write model batch_heap_sort_6_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_6_1
INFO-FLOW: To file: write model batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13
INFO-FLOW: To file: write model batch_heap_sort_7_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_7_1
INFO-FLOW: To file: write model batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12
INFO-FLOW: To file: write model batch_heap_sort_8_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_8_1
INFO-FLOW: To file: write model batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11
INFO-FLOW: To file: write model batch_heap_sort_9_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_9_1
INFO-FLOW: To file: write model batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162
INFO-FLOW: To file: write model batch_heap_sort_10_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_10_1
INFO-FLOW: To file: write model batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161
INFO-FLOW: To file: write model batch_heap_sort_11_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_11_1
INFO-FLOW: To file: write model batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160
INFO-FLOW: To file: write model batch_heap_sort_12_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_12_1
INFO-FLOW: To file: write model batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159
INFO-FLOW: To file: write model batch_heap_sort_13_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_13_1
INFO-FLOW: To file: write model batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158
INFO-FLOW: To file: write model batch_heap_sort_14_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_14_1
INFO-FLOW: To file: write model batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157
INFO-FLOW: To file: write model batch_heap_sort_15_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_15_1
INFO-FLOW: To file: write model batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156
INFO-FLOW: To file: write model batch_heap_sort_16_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_16_1
INFO-FLOW: To file: write model batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155
INFO-FLOW: To file: write model batch_heap_sort_17_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_17_1
INFO-FLOW: To file: write model batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154
INFO-FLOW: To file: write model batch_heap_sort_18_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_18_1
INFO-FLOW: To file: write model batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153
INFO-FLOW: To file: write model batch_heap_sort_19_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_19_1
INFO-FLOW: To file: write model batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151
INFO-FLOW: To file: write model batch_heap_sort_20_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_20_1
INFO-FLOW: To file: write model batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150
INFO-FLOW: To file: write model batch_heap_sort_21_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_21_1
INFO-FLOW: To file: write model batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149
INFO-FLOW: To file: write model batch_heap_sort_22_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_22_1
INFO-FLOW: To file: write model batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148
INFO-FLOW: To file: write model batch_heap_sort_23_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_23_1
INFO-FLOW: To file: write model batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147
INFO-FLOW: To file: write model batch_heap_sort_24_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_24_1
INFO-FLOW: To file: write model batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146
INFO-FLOW: To file: write model batch_heap_sort_25_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_25_1
INFO-FLOW: To file: write model batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145
INFO-FLOW: To file: write model batch_heap_sort_26_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_26_1
INFO-FLOW: To file: write model batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144
INFO-FLOW: To file: write model batch_heap_sort_27_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_27_1
INFO-FLOW: To file: write model batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143
INFO-FLOW: To file: write model batch_heap_sort_28_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_28_1
INFO-FLOW: To file: write model batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142
INFO-FLOW: To file: write model batch_heap_sort_29_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_29_1
INFO-FLOW: To file: write model batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140
INFO-FLOW: To file: write model batch_heap_sort_30_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_30_1
INFO-FLOW: To file: write model batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139
INFO-FLOW: To file: write model batch_heap_sort_31_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_31_1
INFO-FLOW: To file: write model batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138
INFO-FLOW: To file: write model batch_heap_sort_32_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_32_1
INFO-FLOW: To file: write model batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137
INFO-FLOW: To file: write model batch_heap_sort_33_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_33_1
INFO-FLOW: To file: write model batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136
INFO-FLOW: To file: write model batch_heap_sort_34_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_34_1
INFO-FLOW: To file: write model batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135
INFO-FLOW: To file: write model batch_heap_sort_35_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_35_1
INFO-FLOW: To file: write model batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134
INFO-FLOW: To file: write model batch_heap_sort_36_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_36_1
INFO-FLOW: To file: write model batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133
INFO-FLOW: To file: write model batch_heap_sort_37_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_37_1
INFO-FLOW: To file: write model batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132
INFO-FLOW: To file: write model batch_heap_sort_38_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_38_1
INFO-FLOW: To file: write model batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131
INFO-FLOW: To file: write model batch_heap_sort_39_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_39_1
INFO-FLOW: To file: write model batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129
INFO-FLOW: To file: write model batch_heap_sort_40_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_40_1
INFO-FLOW: To file: write model batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128
INFO-FLOW: To file: write model batch_heap_sort_41_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_41_1
INFO-FLOW: To file: write model batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127
INFO-FLOW: To file: write model batch_heap_sort_42_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_42_1
INFO-FLOW: To file: write model batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126
INFO-FLOW: To file: write model batch_heap_sort_43_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_43_1
INFO-FLOW: To file: write model batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125
INFO-FLOW: To file: write model batch_heap_sort_44_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_44_1
INFO-FLOW: To file: write model batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124
INFO-FLOW: To file: write model batch_heap_sort_45_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_45_1
INFO-FLOW: To file: write model batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123
INFO-FLOW: To file: write model batch_heap_sort_46_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_46_1
INFO-FLOW: To file: write model batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122
INFO-FLOW: To file: write model batch_heap_sort_47_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_47_1
INFO-FLOW: To file: write model batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121
INFO-FLOW: To file: write model batch_heap_sort_48_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_48_1
INFO-FLOW: To file: write model batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120
INFO-FLOW: To file: write model batch_heap_sort_49_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_49_1
INFO-FLOW: To file: write model batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118
INFO-FLOW: To file: write model batch_heap_sort_50_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_50_1
INFO-FLOW: To file: write model batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117
INFO-FLOW: To file: write model batch_heap_sort_51_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_51_1
INFO-FLOW: To file: write model batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116
INFO-FLOW: To file: write model batch_heap_sort_52_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_52_1
INFO-FLOW: To file: write model batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115
INFO-FLOW: To file: write model batch_heap_sort_53_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_53_1
INFO-FLOW: To file: write model batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114
INFO-FLOW: To file: write model batch_heap_sort_54_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_54_1
INFO-FLOW: To file: write model batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113
INFO-FLOW: To file: write model batch_heap_sort_55_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_55_1
INFO-FLOW: To file: write model batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112
INFO-FLOW: To file: write model batch_heap_sort_56_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_56_1
INFO-FLOW: To file: write model batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111
INFO-FLOW: To file: write model batch_heap_sort_57_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_57_1
INFO-FLOW: To file: write model batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110
INFO-FLOW: To file: write model batch_heap_sort_58_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_58_1
INFO-FLOW: To file: write model batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19
INFO-FLOW: To file: write model batch_heap_sort_59_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_59_1
INFO-FLOW: To file: write model batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17
INFO-FLOW: To file: write model batch_heap_sort_60_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_60_1
INFO-FLOW: To file: write model batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16
INFO-FLOW: To file: write model batch_heap_sort_61_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_61_1
INFO-FLOW: To file: write model batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15
INFO-FLOW: To file: write model batch_heap_sort_62_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_62_1
INFO-FLOW: To file: write model batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14
INFO-FLOW: To file: write model batch_heap_sort_63_1_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_63_1
INFO-FLOW: To file: write model batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163
INFO-FLOW: To file: write model batch_heap_sort_1_2_Pipeline_output_data
INFO-FLOW: To file: write model batch_heap_sort_1_2
INFO-FLOW: To file: write model merge_sort_batch0_64
INFO-FLOW: To file: write model merge_sort_batch0_65
INFO-FLOW: To file: write model merge_sort_batch0_66
INFO-FLOW: To file: write model merge_sort_batch0_67
INFO-FLOW: To file: write model merge_sort_batch0_68
INFO-FLOW: To file: write model merge_sort_batch0_69
INFO-FLOW: To file: write model merge_sort_batch0_70
INFO-FLOW: To file: write model merge_sort_batch0_71
INFO-FLOW: To file: write model merge_sort_batch0_72
INFO-FLOW: To file: write model merge_sort_batch0_73
INFO-FLOW: To file: write model merge_sort_batch0_74
INFO-FLOW: To file: write model merge_sort_batch0_75
INFO-FLOW: To file: write model merge_sort_batch0_76
INFO-FLOW: To file: write model merge_sort_batch0_77
INFO-FLOW: To file: write model merge_sort_batch0_78
INFO-FLOW: To file: write model merge_sort_batch0_79
INFO-FLOW: To file: write model merge_sort_batch0_80
INFO-FLOW: To file: write model merge_sort_batch0_81
INFO-FLOW: To file: write model merge_sort_batch0_82
INFO-FLOW: To file: write model merge_sort_batch0_83
INFO-FLOW: To file: write model merge_sort_batch0_84
INFO-FLOW: To file: write model merge_sort_batch0_85
INFO-FLOW: To file: write model merge_sort_batch0_86
INFO-FLOW: To file: write model merge_sort_batch0_87
INFO-FLOW: To file: write model merge_sort_batch0_88
INFO-FLOW: To file: write model merge_sort_batch0_89
INFO-FLOW: To file: write model merge_sort_batch0_90
INFO-FLOW: To file: write model merge_sort_batch0_91
INFO-FLOW: To file: write model merge_sort_batch0_92
INFO-FLOW: To file: write model merge_sort_batch0_93
INFO-FLOW: To file: write model merge_sort_batch0_94
INFO-FLOW: To file: write model merge_sort_batch0
INFO-FLOW: To file: write model merge_sort_batch1_95
INFO-FLOW: To file: write model merge_sort_batch1_96
INFO-FLOW: To file: write model merge_sort_batch1_97
INFO-FLOW: To file: write model merge_sort_batch1_98
INFO-FLOW: To file: write model merge_sort_batch1_99
INFO-FLOW: To file: write model merge_sort_batch1_100
INFO-FLOW: To file: write model merge_sort_batch1_101
INFO-FLOW: To file: write model merge_sort_batch1_102
INFO-FLOW: To file: write model merge_sort_batch1_103
INFO-FLOW: To file: write model merge_sort_batch1_104
INFO-FLOW: To file: write model merge_sort_batch1_105
INFO-FLOW: To file: write model merge_sort_batch1_106
INFO-FLOW: To file: write model merge_sort_batch1_107
INFO-FLOW: To file: write model merge_sort_batch1_108
INFO-FLOW: To file: write model merge_sort_batch1_109
INFO-FLOW: To file: write model merge_sort_batch1
INFO-FLOW: To file: write model merge_sort_batch2_110
INFO-FLOW: To file: write model merge_sort_batch2_111
INFO-FLOW: To file: write model merge_sort_batch2_112
INFO-FLOW: To file: write model merge_sort_batch2_113
INFO-FLOW: To file: write model merge_sort_batch2_114
INFO-FLOW: To file: write model merge_sort_batch2_115
INFO-FLOW: To file: write model merge_sort_batch2_116
INFO-FLOW: To file: write model merge_sort_batch2
INFO-FLOW: To file: write model merge_sort_batch3_117
INFO-FLOW: To file: write model merge_sort_batch3_118
INFO-FLOW: To file: write model merge_sort_batch3_119
INFO-FLOW: To file: write model merge_sort_batch3
INFO-FLOW: To file: write model merge_sort_batch4_120
INFO-FLOW: To file: write model merge_sort_batch4
INFO-FLOW: To file: write model merge_sort_batch5_1
INFO-FLOW: To file: write model multi_heap_kmerge
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vhdl' dstVlogDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vlog' tclDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db' modelList='multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W
batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164
batch_heap_sort_1_1_Pipeline_output_data
batch_heap_sort_1_1
batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152
batch_heap_sort_2_1_Pipeline_output_data
batch_heap_sort_2_1
batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141
batch_heap_sort_3_1_Pipeline_output_data
batch_heap_sort_3_1
batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130
batch_heap_sort_4_1_Pipeline_output_data
batch_heap_sort_4_1
batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119
batch_heap_sort_5_1_Pipeline_output_data
batch_heap_sort_5_1
batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18
batch_heap_sort_6_1_Pipeline_output_data
batch_heap_sort_6_1
batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13
batch_heap_sort_7_1_Pipeline_output_data
batch_heap_sort_7_1
batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12
batch_heap_sort_8_1_Pipeline_output_data
batch_heap_sort_8_1
batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11
batch_heap_sort_9_1_Pipeline_output_data
batch_heap_sort_9_1
batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162
batch_heap_sort_10_1_Pipeline_output_data
batch_heap_sort_10_1
batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161
batch_heap_sort_11_1_Pipeline_output_data
batch_heap_sort_11_1
batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160
batch_heap_sort_12_1_Pipeline_output_data
batch_heap_sort_12_1
batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159
batch_heap_sort_13_1_Pipeline_output_data
batch_heap_sort_13_1
batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158
batch_heap_sort_14_1_Pipeline_output_data
batch_heap_sort_14_1
batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157
batch_heap_sort_15_1_Pipeline_output_data
batch_heap_sort_15_1
batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156
batch_heap_sort_16_1_Pipeline_output_data
batch_heap_sort_16_1
batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155
batch_heap_sort_17_1_Pipeline_output_data
batch_heap_sort_17_1
batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154
batch_heap_sort_18_1_Pipeline_output_data
batch_heap_sort_18_1
batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153
batch_heap_sort_19_1_Pipeline_output_data
batch_heap_sort_19_1
batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151
batch_heap_sort_20_1_Pipeline_output_data
batch_heap_sort_20_1
batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150
batch_heap_sort_21_1_Pipeline_output_data
batch_heap_sort_21_1
batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149
batch_heap_sort_22_1_Pipeline_output_data
batch_heap_sort_22_1
batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148
batch_heap_sort_23_1_Pipeline_output_data
batch_heap_sort_23_1
batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147
batch_heap_sort_24_1_Pipeline_output_data
batch_heap_sort_24_1
batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146
batch_heap_sort_25_1_Pipeline_output_data
batch_heap_sort_25_1
batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145
batch_heap_sort_26_1_Pipeline_output_data
batch_heap_sort_26_1
batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144
batch_heap_sort_27_1_Pipeline_output_data
batch_heap_sort_27_1
batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143
batch_heap_sort_28_1_Pipeline_output_data
batch_heap_sort_28_1
batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142
batch_heap_sort_29_1_Pipeline_output_data
batch_heap_sort_29_1
batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140
batch_heap_sort_30_1_Pipeline_output_data
batch_heap_sort_30_1
batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139
batch_heap_sort_31_1_Pipeline_output_data
batch_heap_sort_31_1
batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138
batch_heap_sort_32_1_Pipeline_output_data
batch_heap_sort_32_1
batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137
batch_heap_sort_33_1_Pipeline_output_data
batch_heap_sort_33_1
batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136
batch_heap_sort_34_1_Pipeline_output_data
batch_heap_sort_34_1
batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135
batch_heap_sort_35_1_Pipeline_output_data
batch_heap_sort_35_1
batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134
batch_heap_sort_36_1_Pipeline_output_data
batch_heap_sort_36_1
batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133
batch_heap_sort_37_1_Pipeline_output_data
batch_heap_sort_37_1
batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132
batch_heap_sort_38_1_Pipeline_output_data
batch_heap_sort_38_1
batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131
batch_heap_sort_39_1_Pipeline_output_data
batch_heap_sort_39_1
batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129
batch_heap_sort_40_1_Pipeline_output_data
batch_heap_sort_40_1
batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128
batch_heap_sort_41_1_Pipeline_output_data
batch_heap_sort_41_1
batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127
batch_heap_sort_42_1_Pipeline_output_data
batch_heap_sort_42_1
batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126
batch_heap_sort_43_1_Pipeline_output_data
batch_heap_sort_43_1
batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125
batch_heap_sort_44_1_Pipeline_output_data
batch_heap_sort_44_1
batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124
batch_heap_sort_45_1_Pipeline_output_data
batch_heap_sort_45_1
batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123
batch_heap_sort_46_1_Pipeline_output_data
batch_heap_sort_46_1
batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122
batch_heap_sort_47_1_Pipeline_output_data
batch_heap_sort_47_1
batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121
batch_heap_sort_48_1_Pipeline_output_data
batch_heap_sort_48_1
batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120
batch_heap_sort_49_1_Pipeline_output_data
batch_heap_sort_49_1
batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118
batch_heap_sort_50_1_Pipeline_output_data
batch_heap_sort_50_1
batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117
batch_heap_sort_51_1_Pipeline_output_data
batch_heap_sort_51_1
batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116
batch_heap_sort_52_1_Pipeline_output_data
batch_heap_sort_52_1
batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115
batch_heap_sort_53_1_Pipeline_output_data
batch_heap_sort_53_1
batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114
batch_heap_sort_54_1_Pipeline_output_data
batch_heap_sort_54_1
batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113
batch_heap_sort_55_1_Pipeline_output_data
batch_heap_sort_55_1
batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112
batch_heap_sort_56_1_Pipeline_output_data
batch_heap_sort_56_1
batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111
batch_heap_sort_57_1_Pipeline_output_data
batch_heap_sort_57_1
batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110
batch_heap_sort_58_1_Pipeline_output_data
batch_heap_sort_58_1
batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19
batch_heap_sort_59_1_Pipeline_output_data
batch_heap_sort_59_1
batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17
batch_heap_sort_60_1_Pipeline_output_data
batch_heap_sort_60_1
batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16
batch_heap_sort_61_1_Pipeline_output_data
batch_heap_sort_61_1
batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15
batch_heap_sort_62_1_Pipeline_output_data
batch_heap_sort_62_1
batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14
batch_heap_sort_63_1_Pipeline_output_data
batch_heap_sort_63_1
batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163
batch_heap_sort_1_2_Pipeline_output_data
batch_heap_sort_1_2
merge_sort_batch0_64
merge_sort_batch0_65
merge_sort_batch0_66
merge_sort_batch0_67
merge_sort_batch0_68
merge_sort_batch0_69
merge_sort_batch0_70
merge_sort_batch0_71
merge_sort_batch0_72
merge_sort_batch0_73
merge_sort_batch0_74
merge_sort_batch0_75
merge_sort_batch0_76
merge_sort_batch0_77
merge_sort_batch0_78
merge_sort_batch0_79
merge_sort_batch0_80
merge_sort_batch0_81
merge_sort_batch0_82
merge_sort_batch0_83
merge_sort_batch0_84
merge_sort_batch0_85
merge_sort_batch0_86
merge_sort_batch0_87
merge_sort_batch0_88
merge_sort_batch0_89
merge_sort_batch0_90
merge_sort_batch0_91
merge_sort_batch0_92
merge_sort_batch0_93
merge_sort_batch0_94
merge_sort_batch0
merge_sort_batch1_95
merge_sort_batch1_96
merge_sort_batch1_97
merge_sort_batch1_98
merge_sort_batch1_99
merge_sort_batch1_100
merge_sort_batch1_101
merge_sort_batch1_102
merge_sort_batch1_103
merge_sort_batch1_104
merge_sort_batch1_105
merge_sort_batch1_106
merge_sort_batch1_107
merge_sort_batch1_108
merge_sort_batch1_109
merge_sort_batch1
merge_sort_batch2_110
merge_sort_batch2_111
merge_sort_batch2_112
merge_sort_batch2_113
merge_sort_batch2_114
merge_sort_batch2_115
merge_sort_batch2_116
merge_sort_batch2
merge_sort_batch3_117
merge_sort_batch3_118
merge_sort_batch3_119
merge_sort_batch3
merge_sort_batch4_120
merge_sort_batch4
merge_sort_batch5_1
multi_heap_kmerge
' expOnly='0'
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 23.96 seconds. CPU system time: 0.31 seconds. Elapsed time: 24.3 seconds; current allocated memory: 4.934 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='multi_heap_kmerge_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name multi_heap_kmerge
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe_sequential_init
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_flow_control_loop_pipe
multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp0_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp1_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp2_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp3_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp4_0_RAM_AUTO_1R1W
multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W_memcore
multi_heap_kmerge_multi_heap_kmerge_temp5_0_RAM_AUTO_1R1W
batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164
batch_heap_sort_1_1_Pipeline_output_data
batch_heap_sort_1_1
batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152
batch_heap_sort_2_1_Pipeline_output_data
batch_heap_sort_2_1
batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141
batch_heap_sort_3_1_Pipeline_output_data
batch_heap_sort_3_1
batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130
batch_heap_sort_4_1_Pipeline_output_data
batch_heap_sort_4_1
batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119
batch_heap_sort_5_1_Pipeline_output_data
batch_heap_sort_5_1
batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18
batch_heap_sort_6_1_Pipeline_output_data
batch_heap_sort_6_1
batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13
batch_heap_sort_7_1_Pipeline_output_data
batch_heap_sort_7_1
batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12
batch_heap_sort_8_1_Pipeline_output_data
batch_heap_sort_8_1
batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11
batch_heap_sort_9_1_Pipeline_output_data
batch_heap_sort_9_1
batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162
batch_heap_sort_10_1_Pipeline_output_data
batch_heap_sort_10_1
batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161
batch_heap_sort_11_1_Pipeline_output_data
batch_heap_sort_11_1
batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160
batch_heap_sort_12_1_Pipeline_output_data
batch_heap_sort_12_1
batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159
batch_heap_sort_13_1_Pipeline_output_data
batch_heap_sort_13_1
batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158
batch_heap_sort_14_1_Pipeline_output_data
batch_heap_sort_14_1
batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157
batch_heap_sort_15_1_Pipeline_output_data
batch_heap_sort_15_1
batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156
batch_heap_sort_16_1_Pipeline_output_data
batch_heap_sort_16_1
batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155
batch_heap_sort_17_1_Pipeline_output_data
batch_heap_sort_17_1
batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154
batch_heap_sort_18_1_Pipeline_output_data
batch_heap_sort_18_1
batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153
batch_heap_sort_19_1_Pipeline_output_data
batch_heap_sort_19_1
batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151
batch_heap_sort_20_1_Pipeline_output_data
batch_heap_sort_20_1
batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150
batch_heap_sort_21_1_Pipeline_output_data
batch_heap_sort_21_1
batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149
batch_heap_sort_22_1_Pipeline_output_data
batch_heap_sort_22_1
batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148
batch_heap_sort_23_1_Pipeline_output_data
batch_heap_sort_23_1
batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147
batch_heap_sort_24_1_Pipeline_output_data
batch_heap_sort_24_1
batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146
batch_heap_sort_25_1_Pipeline_output_data
batch_heap_sort_25_1
batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145
batch_heap_sort_26_1_Pipeline_output_data
batch_heap_sort_26_1
batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144
batch_heap_sort_27_1_Pipeline_output_data
batch_heap_sort_27_1
batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143
batch_heap_sort_28_1_Pipeline_output_data
batch_heap_sort_28_1
batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142
batch_heap_sort_29_1_Pipeline_output_data
batch_heap_sort_29_1
batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140
batch_heap_sort_30_1_Pipeline_output_data
batch_heap_sort_30_1
batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139
batch_heap_sort_31_1_Pipeline_output_data
batch_heap_sort_31_1
batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138
batch_heap_sort_32_1_Pipeline_output_data
batch_heap_sort_32_1
batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137
batch_heap_sort_33_1_Pipeline_output_data
batch_heap_sort_33_1
batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136
batch_heap_sort_34_1_Pipeline_output_data
batch_heap_sort_34_1
batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135
batch_heap_sort_35_1_Pipeline_output_data
batch_heap_sort_35_1
batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134
batch_heap_sort_36_1_Pipeline_output_data
batch_heap_sort_36_1
batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133
batch_heap_sort_37_1_Pipeline_output_data
batch_heap_sort_37_1
batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132
batch_heap_sort_38_1_Pipeline_output_data
batch_heap_sort_38_1
batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131
batch_heap_sort_39_1_Pipeline_output_data
batch_heap_sort_39_1
batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129
batch_heap_sort_40_1_Pipeline_output_data
batch_heap_sort_40_1
batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128
batch_heap_sort_41_1_Pipeline_output_data
batch_heap_sort_41_1
batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127
batch_heap_sort_42_1_Pipeline_output_data
batch_heap_sort_42_1
batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126
batch_heap_sort_43_1_Pipeline_output_data
batch_heap_sort_43_1
batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125
batch_heap_sort_44_1_Pipeline_output_data
batch_heap_sort_44_1
batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124
batch_heap_sort_45_1_Pipeline_output_data
batch_heap_sort_45_1
batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123
batch_heap_sort_46_1_Pipeline_output_data
batch_heap_sort_46_1
batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122
batch_heap_sort_47_1_Pipeline_output_data
batch_heap_sort_47_1
batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121
batch_heap_sort_48_1_Pipeline_output_data
batch_heap_sort_48_1
batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120
batch_heap_sort_49_1_Pipeline_output_data
batch_heap_sort_49_1
batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118
batch_heap_sort_50_1_Pipeline_output_data
batch_heap_sort_50_1
batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117
batch_heap_sort_51_1_Pipeline_output_data
batch_heap_sort_51_1
batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116
batch_heap_sort_52_1_Pipeline_output_data
batch_heap_sort_52_1
batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115
batch_heap_sort_53_1_Pipeline_output_data
batch_heap_sort_53_1
batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114
batch_heap_sort_54_1_Pipeline_output_data
batch_heap_sort_54_1
batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113
batch_heap_sort_55_1_Pipeline_output_data
batch_heap_sort_55_1
batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112
batch_heap_sort_56_1_Pipeline_output_data
batch_heap_sort_56_1
batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111
batch_heap_sort_57_1_Pipeline_output_data
batch_heap_sort_57_1
batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110
batch_heap_sort_58_1_Pipeline_output_data
batch_heap_sort_58_1
batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19
batch_heap_sort_59_1_Pipeline_output_data
batch_heap_sort_59_1
batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17
batch_heap_sort_60_1_Pipeline_output_data
batch_heap_sort_60_1
batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16
batch_heap_sort_61_1_Pipeline_output_data
batch_heap_sort_61_1
batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15
batch_heap_sort_62_1_Pipeline_output_data
batch_heap_sort_62_1
batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14
batch_heap_sort_63_1_Pipeline_output_data
batch_heap_sort_63_1
batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1
batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163
batch_heap_sort_1_2_Pipeline_output_data
batch_heap_sort_1_2
merge_sort_batch0_64
merge_sort_batch0_65
merge_sort_batch0_66
merge_sort_batch0_67
merge_sort_batch0_68
merge_sort_batch0_69
merge_sort_batch0_70
merge_sort_batch0_71
merge_sort_batch0_72
merge_sort_batch0_73
merge_sort_batch0_74
merge_sort_batch0_75
merge_sort_batch0_76
merge_sort_batch0_77
merge_sort_batch0_78
merge_sort_batch0_79
merge_sort_batch0_80
merge_sort_batch0_81
merge_sort_batch0_82
merge_sort_batch0_83
merge_sort_batch0_84
merge_sort_batch0_85
merge_sort_batch0_86
merge_sort_batch0_87
merge_sort_batch0_88
merge_sort_batch0_89
merge_sort_batch0_90
merge_sort_batch0_91
merge_sort_batch0_92
merge_sort_batch0_93
merge_sort_batch0_94
merge_sort_batch0
merge_sort_batch1_95
merge_sort_batch1_96
merge_sort_batch1_97
merge_sort_batch1_98
merge_sort_batch1_99
merge_sort_batch1_100
merge_sort_batch1_101
merge_sort_batch1_102
merge_sort_batch1_103
merge_sort_batch1_104
merge_sort_batch1_105
merge_sort_batch1_106
merge_sort_batch1_107
merge_sort_batch1_108
merge_sort_batch1_109
merge_sort_batch1
merge_sort_batch2_110
merge_sort_batch2_111
merge_sort_batch2_112
merge_sort_batch2_113
merge_sort_batch2_114
merge_sort_batch2_115
merge_sort_batch2_116
merge_sort_batch2
merge_sort_batch3_117
merge_sort_batch3_118
merge_sort_batch3_119
merge_sort_batch3
merge_sort_batch4_120
merge_sort_batch4
merge_sort_batch5_1
multi_heap_kmerge
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.rtl_wrap.cfg.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.compgen.dataonly.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_2_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_3_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_4_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_5_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_6_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_7_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_8_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_9_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_10_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_11_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_12_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_13_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_14_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_15_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_16_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_17_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_18_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_19_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_21_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_22_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_23_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_24_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_25_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_26_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_27_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_28_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_29_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_30_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_31_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_32_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_33_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_34_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_35_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_36_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_37_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_38_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_39_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_40_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_41_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_42_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_43_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_44_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_45_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_46_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_47_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_48_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_49_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_50_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_51_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_52_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_53_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_54_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_55_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_56_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_57_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_58_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_59_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_60_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_61_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_62_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_63_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2_Pipeline_output_data.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/batch_heap_sort_1_2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_64.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_65.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_66.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_67.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_68.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_69.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_70.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_71.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_72.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_73.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_74.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_75.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_76.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_77.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_78.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_79.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_80.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_81.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_82.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_83.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_84.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_85.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_86.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_87.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_88.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_89.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_90.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_91.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_92.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_93.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0_94.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch0.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_95.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_96.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_97.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_98.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_99.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_100.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_101.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_102.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_103.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_104.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_105.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_106.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_107.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_108.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1_109.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_110.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_111.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_112.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_113.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_114.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_115.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2_116.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_117.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_118.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3_119.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch3.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4_120.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch4.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_batch5_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/multi_heap_kmerge.constraint.tcl 
Execute       sc_get_clocks multi_heap_kmerge 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST multi_heap_kmerge MODULE2INSTS {multi_heap_kmerge multi_heap_kmerge batch_heap_sort_1_1 batch_heap_sort_1_1_U0 batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_1_1_Pipeline_output_data grp_batch_heap_sort_1_1_Pipeline_output_data_fu_95 batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164 grp_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164_fu_103 batch_heap_sort_2_1 batch_heap_sort_2_1_U0 batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_2_1_Pipeline_output_data grp_batch_heap_sort_2_1_Pipeline_output_data_fu_95 batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152 grp_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152_fu_103 batch_heap_sort_3_1 batch_heap_sort_3_1_U0 batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_3_1_Pipeline_output_data grp_batch_heap_sort_3_1_Pipeline_output_data_fu_95 batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141 grp_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141_fu_103 batch_heap_sort_4_1 batch_heap_sort_4_1_U0 batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_4_1_Pipeline_output_data grp_batch_heap_sort_4_1_Pipeline_output_data_fu_95 batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130 grp_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130_fu_103 batch_heap_sort_5_1 batch_heap_sort_5_1_U0 batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_5_1_Pipeline_output_data grp_batch_heap_sort_5_1_Pipeline_output_data_fu_95 batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119 grp_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119_fu_103 batch_heap_sort_6_1 batch_heap_sort_6_1_U0 batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_6_1_Pipeline_output_data grp_batch_heap_sort_6_1_Pipeline_output_data_fu_95 batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18 grp_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18_fu_103 batch_heap_sort_7_1 batch_heap_sort_7_1_U0 batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_7_1_Pipeline_output_data grp_batch_heap_sort_7_1_Pipeline_output_data_fu_95 batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13 grp_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13_fu_103 batch_heap_sort_8_1 batch_heap_sort_8_1_U0 batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_8_1_Pipeline_output_data grp_batch_heap_sort_8_1_Pipeline_output_data_fu_95 batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12 grp_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12_fu_103 batch_heap_sort_9_1 batch_heap_sort_9_1_U0 batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_9_1_Pipeline_output_data grp_batch_heap_sort_9_1_Pipeline_output_data_fu_95 batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11 grp_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11_fu_103 batch_heap_sort_10_1 batch_heap_sort_10_1_U0 batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_10_1_Pipeline_output_data grp_batch_heap_sort_10_1_Pipeline_output_data_fu_95 batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162 grp_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162_fu_103 batch_heap_sort_11_1 batch_heap_sort_11_1_U0 batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_11_1_Pipeline_output_data grp_batch_heap_sort_11_1_Pipeline_output_data_fu_95 batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161 grp_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161_fu_103 batch_heap_sort_12_1 batch_heap_sort_12_1_U0 batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_12_1_Pipeline_output_data grp_batch_heap_sort_12_1_Pipeline_output_data_fu_95 batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160 grp_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160_fu_103 batch_heap_sort_13_1 batch_heap_sort_13_1_U0 batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_13_1_Pipeline_output_data grp_batch_heap_sort_13_1_Pipeline_output_data_fu_95 batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159 grp_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159_fu_103 batch_heap_sort_14_1 batch_heap_sort_14_1_U0 batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_14_1_Pipeline_output_data grp_batch_heap_sort_14_1_Pipeline_output_data_fu_95 batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158 grp_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158_fu_103 batch_heap_sort_15_1 batch_heap_sort_15_1_U0 batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_15_1_Pipeline_output_data grp_batch_heap_sort_15_1_Pipeline_output_data_fu_95 batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157 grp_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157_fu_103 batch_heap_sort_16_1 batch_heap_sort_16_1_U0 batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_16_1_Pipeline_output_data grp_batch_heap_sort_16_1_Pipeline_output_data_fu_95 batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156 grp_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156_fu_103 batch_heap_sort_17_1 batch_heap_sort_17_1_U0 batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_17_1_Pipeline_output_data grp_batch_heap_sort_17_1_Pipeline_output_data_fu_95 batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155 grp_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155_fu_103 batch_heap_sort_18_1 batch_heap_sort_18_1_U0 batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_18_1_Pipeline_output_data grp_batch_heap_sort_18_1_Pipeline_output_data_fu_95 batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154 grp_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154_fu_103 batch_heap_sort_19_1 batch_heap_sort_19_1_U0 batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_19_1_Pipeline_output_data grp_batch_heap_sort_19_1_Pipeline_output_data_fu_95 batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153 grp_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153_fu_103 batch_heap_sort_20_1 batch_heap_sort_20_1_U0 batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_20_1_Pipeline_output_data grp_batch_heap_sort_20_1_Pipeline_output_data_fu_95 batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151 grp_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151_fu_103 batch_heap_sort_21_1 batch_heap_sort_21_1_U0 batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_21_1_Pipeline_output_data grp_batch_heap_sort_21_1_Pipeline_output_data_fu_95 batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150 grp_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150_fu_103 batch_heap_sort_22_1 batch_heap_sort_22_1_U0 batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_22_1_Pipeline_output_data grp_batch_heap_sort_22_1_Pipeline_output_data_fu_95 batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149 grp_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149_fu_103 batch_heap_sort_23_1 batch_heap_sort_23_1_U0 batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_23_1_Pipeline_output_data grp_batch_heap_sort_23_1_Pipeline_output_data_fu_95 batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148 grp_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148_fu_103 batch_heap_sort_24_1 batch_heap_sort_24_1_U0 batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_24_1_Pipeline_output_data grp_batch_heap_sort_24_1_Pipeline_output_data_fu_95 batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147 grp_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147_fu_103 batch_heap_sort_25_1 batch_heap_sort_25_1_U0 batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_25_1_Pipeline_output_data grp_batch_heap_sort_25_1_Pipeline_output_data_fu_95 batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146 grp_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146_fu_103 batch_heap_sort_26_1 batch_heap_sort_26_1_U0 batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_26_1_Pipeline_output_data grp_batch_heap_sort_26_1_Pipeline_output_data_fu_95 batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145 grp_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145_fu_103 batch_heap_sort_27_1 batch_heap_sort_27_1_U0 batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_27_1_Pipeline_output_data grp_batch_heap_sort_27_1_Pipeline_output_data_fu_95 batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144 grp_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144_fu_103 batch_heap_sort_28_1 batch_heap_sort_28_1_U0 batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_28_1_Pipeline_output_data grp_batch_heap_sort_28_1_Pipeline_output_data_fu_95 batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143 grp_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143_fu_103 batch_heap_sort_29_1 batch_heap_sort_29_1_U0 batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_29_1_Pipeline_output_data grp_batch_heap_sort_29_1_Pipeline_output_data_fu_95 batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142 grp_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142_fu_103 batch_heap_sort_30_1 batch_heap_sort_30_1_U0 batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_30_1_Pipeline_output_data grp_batch_heap_sort_30_1_Pipeline_output_data_fu_95 batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140 grp_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140_fu_103 batch_heap_sort_31_1 batch_heap_sort_31_1_U0 batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_31_1_Pipeline_output_data grp_batch_heap_sort_31_1_Pipeline_output_data_fu_95 batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139 grp_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139_fu_103 batch_heap_sort_32_1 batch_heap_sort_32_1_U0 batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_32_1_Pipeline_output_data grp_batch_heap_sort_32_1_Pipeline_output_data_fu_95 batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138 grp_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138_fu_103 batch_heap_sort_33_1 batch_heap_sort_33_1_U0 batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_33_1_Pipeline_output_data grp_batch_heap_sort_33_1_Pipeline_output_data_fu_95 batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137 grp_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137_fu_103 batch_heap_sort_34_1 batch_heap_sort_34_1_U0 batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_34_1_Pipeline_output_data grp_batch_heap_sort_34_1_Pipeline_output_data_fu_95 batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136 grp_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136_fu_103 batch_heap_sort_35_1 batch_heap_sort_35_1_U0 batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_35_1_Pipeline_output_data grp_batch_heap_sort_35_1_Pipeline_output_data_fu_95 batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135 grp_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135_fu_103 batch_heap_sort_36_1 batch_heap_sort_36_1_U0 batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_36_1_Pipeline_output_data grp_batch_heap_sort_36_1_Pipeline_output_data_fu_95 batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134 grp_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134_fu_103 batch_heap_sort_37_1 batch_heap_sort_37_1_U0 batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_37_1_Pipeline_output_data grp_batch_heap_sort_37_1_Pipeline_output_data_fu_95 batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133 grp_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133_fu_103 batch_heap_sort_38_1 batch_heap_sort_38_1_U0 batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_38_1_Pipeline_output_data grp_batch_heap_sort_38_1_Pipeline_output_data_fu_95 batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132 grp_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132_fu_103 batch_heap_sort_39_1 batch_heap_sort_39_1_U0 batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_39_1_Pipeline_output_data grp_batch_heap_sort_39_1_Pipeline_output_data_fu_95 batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131 grp_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131_fu_103 batch_heap_sort_40_1 batch_heap_sort_40_1_U0 batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_40_1_Pipeline_output_data grp_batch_heap_sort_40_1_Pipeline_output_data_fu_95 batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129 grp_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129_fu_103 batch_heap_sort_41_1 batch_heap_sort_41_1_U0 batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_41_1_Pipeline_output_data grp_batch_heap_sort_41_1_Pipeline_output_data_fu_95 batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128 grp_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128_fu_103 batch_heap_sort_42_1 batch_heap_sort_42_1_U0 batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_42_1_Pipeline_output_data grp_batch_heap_sort_42_1_Pipeline_output_data_fu_95 batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127 grp_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127_fu_103 batch_heap_sort_43_1 batch_heap_sort_43_1_U0 batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_43_1_Pipeline_output_data grp_batch_heap_sort_43_1_Pipeline_output_data_fu_95 batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126 grp_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126_fu_103 batch_heap_sort_44_1 batch_heap_sort_44_1_U0 batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_44_1_Pipeline_output_data grp_batch_heap_sort_44_1_Pipeline_output_data_fu_95 batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125 grp_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125_fu_103 batch_heap_sort_45_1 batch_heap_sort_45_1_U0 batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_45_1_Pipeline_output_data grp_batch_heap_sort_45_1_Pipeline_output_data_fu_95 batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124 grp_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124_fu_103 batch_heap_sort_46_1 batch_heap_sort_46_1_U0 batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_46_1_Pipeline_output_data grp_batch_heap_sort_46_1_Pipeline_output_data_fu_95 batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123 grp_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123_fu_103 batch_heap_sort_47_1 batch_heap_sort_47_1_U0 batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_47_1_Pipeline_output_data grp_batch_heap_sort_47_1_Pipeline_output_data_fu_95 batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122 grp_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122_fu_103 batch_heap_sort_48_1 batch_heap_sort_48_1_U0 batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_48_1_Pipeline_output_data grp_batch_heap_sort_48_1_Pipeline_output_data_fu_95 batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121 grp_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121_fu_103 batch_heap_sort_49_1 batch_heap_sort_49_1_U0 batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_49_1_Pipeline_output_data grp_batch_heap_sort_49_1_Pipeline_output_data_fu_95 batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120 grp_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120_fu_103 batch_heap_sort_50_1 batch_heap_sort_50_1_U0 batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_50_1_Pipeline_output_data grp_batch_heap_sort_50_1_Pipeline_output_data_fu_95 batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118 grp_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118_fu_103 batch_heap_sort_51_1 batch_heap_sort_51_1_U0 batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_51_1_Pipeline_output_data grp_batch_heap_sort_51_1_Pipeline_output_data_fu_95 batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117 grp_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117_fu_103 batch_heap_sort_52_1 batch_heap_sort_52_1_U0 batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_52_1_Pipeline_output_data grp_batch_heap_sort_52_1_Pipeline_output_data_fu_95 batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116 grp_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116_fu_103 batch_heap_sort_53_1 batch_heap_sort_53_1_U0 batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_53_1_Pipeline_output_data grp_batch_heap_sort_53_1_Pipeline_output_data_fu_95 batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115 grp_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115_fu_103 batch_heap_sort_54_1 batch_heap_sort_54_1_U0 batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_54_1_Pipeline_output_data grp_batch_heap_sort_54_1_Pipeline_output_data_fu_95 batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114 grp_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114_fu_103 batch_heap_sort_55_1 batch_heap_sort_55_1_U0 batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_55_1_Pipeline_output_data grp_batch_heap_sort_55_1_Pipeline_output_data_fu_95 batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113 grp_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113_fu_103 batch_heap_sort_56_1 batch_heap_sort_56_1_U0 batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_56_1_Pipeline_output_data grp_batch_heap_sort_56_1_Pipeline_output_data_fu_95 batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112 grp_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112_fu_103 batch_heap_sort_57_1 batch_heap_sort_57_1_U0 batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_57_1_Pipeline_output_data grp_batch_heap_sort_57_1_Pipeline_output_data_fu_95 batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111 grp_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111_fu_103 batch_heap_sort_58_1 batch_heap_sort_58_1_U0 batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_58_1_Pipeline_output_data grp_batch_heap_sort_58_1_Pipeline_output_data_fu_95 batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110 grp_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110_fu_103 batch_heap_sort_59_1 batch_heap_sort_59_1_U0 batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_59_1_Pipeline_output_data grp_batch_heap_sort_59_1_Pipeline_output_data_fu_95 batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19 grp_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19_fu_103 batch_heap_sort_60_1 batch_heap_sort_60_1_U0 batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_60_1_Pipeline_output_data grp_batch_heap_sort_60_1_Pipeline_output_data_fu_95 batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17 grp_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17_fu_103 batch_heap_sort_61_1 batch_heap_sort_61_1_U0 batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_61_1_Pipeline_output_data grp_batch_heap_sort_61_1_Pipeline_output_data_fu_95 batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16 grp_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16_fu_103 batch_heap_sort_62_1 batch_heap_sort_62_1_U0 batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_62_1_Pipeline_output_data grp_batch_heap_sort_62_1_Pipeline_output_data_fu_95 batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15 grp_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15_fu_103 batch_heap_sort_63_1 batch_heap_sort_63_1_U0 batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_63_1_Pipeline_output_data grp_batch_heap_sort_63_1_Pipeline_output_data_fu_95 batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14 grp_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14_fu_103 batch_heap_sort_1_2 batch_heap_sort_1_2_U0 batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_1_2_Pipeline_output_data grp_batch_heap_sort_1_2_Pipeline_output_data_fu_95 batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163 grp_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163_fu_103 merge_sort_batch0_64 merge_sort_batch0_64_U0 merge_sort_batch0_65 merge_sort_batch0_65_U0 merge_sort_batch0_66 merge_sort_batch0_66_U0 merge_sort_batch0_67 merge_sort_batch0_67_U0 merge_sort_batch0_68 merge_sort_batch0_68_U0 merge_sort_batch0_69 merge_sort_batch0_69_U0 merge_sort_batch0_70 merge_sort_batch0_70_U0 merge_sort_batch0_71 merge_sort_batch0_71_U0 merge_sort_batch0_72 merge_sort_batch0_72_U0 merge_sort_batch0_73 merge_sort_batch0_73_U0 merge_sort_batch0_74 merge_sort_batch0_74_U0 merge_sort_batch0_75 merge_sort_batch0_75_U0 merge_sort_batch0_76 merge_sort_batch0_76_U0 merge_sort_batch0_77 merge_sort_batch0_77_U0 merge_sort_batch0_78 merge_sort_batch0_78_U0 merge_sort_batch0_79 merge_sort_batch0_79_U0 merge_sort_batch0_80 merge_sort_batch0_80_U0 merge_sort_batch0_81 merge_sort_batch0_81_U0 merge_sort_batch0_82 merge_sort_batch0_82_U0 merge_sort_batch0_83 merge_sort_batch0_83_U0 merge_sort_batch0_84 merge_sort_batch0_84_U0 merge_sort_batch0_85 merge_sort_batch0_85_U0 merge_sort_batch0_86 merge_sort_batch0_86_U0 merge_sort_batch0_87 merge_sort_batch0_87_U0 merge_sort_batch0_88 merge_sort_batch0_88_U0 merge_sort_batch0_89 merge_sort_batch0_89_U0 merge_sort_batch0_90 merge_sort_batch0_90_U0 merge_sort_batch0_91 merge_sort_batch0_91_U0 merge_sort_batch0_92 merge_sort_batch0_92_U0 merge_sort_batch0_93 merge_sort_batch0_93_U0 merge_sort_batch0_94 merge_sort_batch0_94_U0 merge_sort_batch0 merge_sort_batch0_U0 merge_sort_batch1_95 merge_sort_batch1_95_U0 merge_sort_batch1_96 merge_sort_batch1_96_U0 merge_sort_batch1_97 merge_sort_batch1_97_U0 merge_sort_batch1_98 merge_sort_batch1_98_U0 merge_sort_batch1_99 merge_sort_batch1_99_U0 merge_sort_batch1_100 merge_sort_batch1_100_U0 merge_sort_batch1_101 merge_sort_batch1_101_U0 merge_sort_batch1_102 merge_sort_batch1_102_U0 merge_sort_batch1_103 merge_sort_batch1_103_U0 merge_sort_batch1_104 merge_sort_batch1_104_U0 merge_sort_batch1_105 merge_sort_batch1_105_U0 merge_sort_batch1_106 merge_sort_batch1_106_U0 merge_sort_batch1_107 merge_sort_batch1_107_U0 merge_sort_batch1_108 merge_sort_batch1_108_U0 merge_sort_batch1_109 merge_sort_batch1_109_U0 merge_sort_batch1 merge_sort_batch1_U0 merge_sort_batch2_110 merge_sort_batch2_110_U0 merge_sort_batch2_111 merge_sort_batch2_111_U0 merge_sort_batch2_112 merge_sort_batch2_112_U0 merge_sort_batch2_113 merge_sort_batch2_113_U0 merge_sort_batch2_114 merge_sort_batch2_114_U0 merge_sort_batch2_115 merge_sort_batch2_115_U0 merge_sort_batch2_116 merge_sort_batch2_116_U0 merge_sort_batch2 merge_sort_batch2_U0 merge_sort_batch3_117 merge_sort_batch3_117_U0 merge_sort_batch3_118 merge_sort_batch3_118_U0 merge_sort_batch3_119 merge_sort_batch3_119_U0 merge_sort_batch3 merge_sort_batch3_U0 merge_sort_batch4_120 merge_sort_batch4_120_U0 merge_sort_batch4 merge_sort_batch4_U0 merge_sort_batch5_1 merge_sort_batch5_1_U0} INST2MODULE {multi_heap_kmerge multi_heap_kmerge batch_heap_sort_1_1_U0 batch_heap_sort_1_1 grp_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_1_1_Pipeline_output_data_fu_95 batch_heap_sort_1_1_Pipeline_output_data grp_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164_fu_103 batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164 batch_heap_sort_2_1_U0 batch_heap_sort_2_1 grp_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_2_1_Pipeline_output_data_fu_95 batch_heap_sort_2_1_Pipeline_output_data grp_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152_fu_103 batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152 batch_heap_sort_3_1_U0 batch_heap_sort_3_1 grp_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_3_1_Pipeline_output_data_fu_95 batch_heap_sort_3_1_Pipeline_output_data grp_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141_fu_103 batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141 batch_heap_sort_4_1_U0 batch_heap_sort_4_1 grp_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_4_1_Pipeline_output_data_fu_95 batch_heap_sort_4_1_Pipeline_output_data grp_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130_fu_103 batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130 batch_heap_sort_5_1_U0 batch_heap_sort_5_1 grp_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_5_1_Pipeline_output_data_fu_95 batch_heap_sort_5_1_Pipeline_output_data grp_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119_fu_103 batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119 batch_heap_sort_6_1_U0 batch_heap_sort_6_1 grp_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_6_1_Pipeline_output_data_fu_95 batch_heap_sort_6_1_Pipeline_output_data grp_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18_fu_103 batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18 batch_heap_sort_7_1_U0 batch_heap_sort_7_1 grp_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_7_1_Pipeline_output_data_fu_95 batch_heap_sort_7_1_Pipeline_output_data grp_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13_fu_103 batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13 batch_heap_sort_8_1_U0 batch_heap_sort_8_1 grp_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_8_1_Pipeline_output_data_fu_95 batch_heap_sort_8_1_Pipeline_output_data grp_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12_fu_103 batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12 batch_heap_sort_9_1_U0 batch_heap_sort_9_1 grp_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_9_1_Pipeline_output_data_fu_95 batch_heap_sort_9_1_Pipeline_output_data grp_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11_fu_103 batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11 batch_heap_sort_10_1_U0 batch_heap_sort_10_1 grp_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_10_1_Pipeline_output_data_fu_95 batch_heap_sort_10_1_Pipeline_output_data grp_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162_fu_103 batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162 batch_heap_sort_11_1_U0 batch_heap_sort_11_1 grp_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_11_1_Pipeline_output_data_fu_95 batch_heap_sort_11_1_Pipeline_output_data grp_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161_fu_103 batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161 batch_heap_sort_12_1_U0 batch_heap_sort_12_1 grp_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_12_1_Pipeline_output_data_fu_95 batch_heap_sort_12_1_Pipeline_output_data grp_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160_fu_103 batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160 batch_heap_sort_13_1_U0 batch_heap_sort_13_1 grp_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_13_1_Pipeline_output_data_fu_95 batch_heap_sort_13_1_Pipeline_output_data grp_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159_fu_103 batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159 batch_heap_sort_14_1_U0 batch_heap_sort_14_1 grp_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_14_1_Pipeline_output_data_fu_95 batch_heap_sort_14_1_Pipeline_output_data grp_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158_fu_103 batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158 batch_heap_sort_15_1_U0 batch_heap_sort_15_1 grp_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_15_1_Pipeline_output_data_fu_95 batch_heap_sort_15_1_Pipeline_output_data grp_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157_fu_103 batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157 batch_heap_sort_16_1_U0 batch_heap_sort_16_1 grp_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_16_1_Pipeline_output_data_fu_95 batch_heap_sort_16_1_Pipeline_output_data grp_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156_fu_103 batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156 batch_heap_sort_17_1_U0 batch_heap_sort_17_1 grp_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_17_1_Pipeline_output_data_fu_95 batch_heap_sort_17_1_Pipeline_output_data grp_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155_fu_103 batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155 batch_heap_sort_18_1_U0 batch_heap_sort_18_1 grp_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_18_1_Pipeline_output_data_fu_95 batch_heap_sort_18_1_Pipeline_output_data grp_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154_fu_103 batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154 batch_heap_sort_19_1_U0 batch_heap_sort_19_1 grp_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_19_1_Pipeline_output_data_fu_95 batch_heap_sort_19_1_Pipeline_output_data grp_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153_fu_103 batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153 batch_heap_sort_20_1_U0 batch_heap_sort_20_1 grp_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_20_1_Pipeline_output_data_fu_95 batch_heap_sort_20_1_Pipeline_output_data grp_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151_fu_103 batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151 batch_heap_sort_21_1_U0 batch_heap_sort_21_1 grp_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_21_1_Pipeline_output_data_fu_95 batch_heap_sort_21_1_Pipeline_output_data grp_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150_fu_103 batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150 batch_heap_sort_22_1_U0 batch_heap_sort_22_1 grp_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_22_1_Pipeline_output_data_fu_95 batch_heap_sort_22_1_Pipeline_output_data grp_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149_fu_103 batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149 batch_heap_sort_23_1_U0 batch_heap_sort_23_1 grp_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_23_1_Pipeline_output_data_fu_95 batch_heap_sort_23_1_Pipeline_output_data grp_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148_fu_103 batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148 batch_heap_sort_24_1_U0 batch_heap_sort_24_1 grp_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_24_1_Pipeline_output_data_fu_95 batch_heap_sort_24_1_Pipeline_output_data grp_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147_fu_103 batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147 batch_heap_sort_25_1_U0 batch_heap_sort_25_1 grp_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_25_1_Pipeline_output_data_fu_95 batch_heap_sort_25_1_Pipeline_output_data grp_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146_fu_103 batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146 batch_heap_sort_26_1_U0 batch_heap_sort_26_1 grp_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_26_1_Pipeline_output_data_fu_95 batch_heap_sort_26_1_Pipeline_output_data grp_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145_fu_103 batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145 batch_heap_sort_27_1_U0 batch_heap_sort_27_1 grp_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_27_1_Pipeline_output_data_fu_95 batch_heap_sort_27_1_Pipeline_output_data grp_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144_fu_103 batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144 batch_heap_sort_28_1_U0 batch_heap_sort_28_1 grp_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_28_1_Pipeline_output_data_fu_95 batch_heap_sort_28_1_Pipeline_output_data grp_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143_fu_103 batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143 batch_heap_sort_29_1_U0 batch_heap_sort_29_1 grp_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_29_1_Pipeline_output_data_fu_95 batch_heap_sort_29_1_Pipeline_output_data grp_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142_fu_103 batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142 batch_heap_sort_30_1_U0 batch_heap_sort_30_1 grp_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_30_1_Pipeline_output_data_fu_95 batch_heap_sort_30_1_Pipeline_output_data grp_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140_fu_103 batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140 batch_heap_sort_31_1_U0 batch_heap_sort_31_1 grp_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_31_1_Pipeline_output_data_fu_95 batch_heap_sort_31_1_Pipeline_output_data grp_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139_fu_103 batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139 batch_heap_sort_32_1_U0 batch_heap_sort_32_1 grp_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_32_1_Pipeline_output_data_fu_95 batch_heap_sort_32_1_Pipeline_output_data grp_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138_fu_103 batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138 batch_heap_sort_33_1_U0 batch_heap_sort_33_1 grp_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_33_1_Pipeline_output_data_fu_95 batch_heap_sort_33_1_Pipeline_output_data grp_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137_fu_103 batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137 batch_heap_sort_34_1_U0 batch_heap_sort_34_1 grp_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_34_1_Pipeline_output_data_fu_95 batch_heap_sort_34_1_Pipeline_output_data grp_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136_fu_103 batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136 batch_heap_sort_35_1_U0 batch_heap_sort_35_1 grp_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_35_1_Pipeline_output_data_fu_95 batch_heap_sort_35_1_Pipeline_output_data grp_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135_fu_103 batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135 batch_heap_sort_36_1_U0 batch_heap_sort_36_1 grp_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_36_1_Pipeline_output_data_fu_95 batch_heap_sort_36_1_Pipeline_output_data grp_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134_fu_103 batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134 batch_heap_sort_37_1_U0 batch_heap_sort_37_1 grp_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_37_1_Pipeline_output_data_fu_95 batch_heap_sort_37_1_Pipeline_output_data grp_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133_fu_103 batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133 batch_heap_sort_38_1_U0 batch_heap_sort_38_1 grp_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_38_1_Pipeline_output_data_fu_95 batch_heap_sort_38_1_Pipeline_output_data grp_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132_fu_103 batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132 batch_heap_sort_39_1_U0 batch_heap_sort_39_1 grp_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_39_1_Pipeline_output_data_fu_95 batch_heap_sort_39_1_Pipeline_output_data grp_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131_fu_103 batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131 batch_heap_sort_40_1_U0 batch_heap_sort_40_1 grp_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_40_1_Pipeline_output_data_fu_95 batch_heap_sort_40_1_Pipeline_output_data grp_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129_fu_103 batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129 batch_heap_sort_41_1_U0 batch_heap_sort_41_1 grp_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_41_1_Pipeline_output_data_fu_95 batch_heap_sort_41_1_Pipeline_output_data grp_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128_fu_103 batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128 batch_heap_sort_42_1_U0 batch_heap_sort_42_1 grp_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_42_1_Pipeline_output_data_fu_95 batch_heap_sort_42_1_Pipeline_output_data grp_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127_fu_103 batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127 batch_heap_sort_43_1_U0 batch_heap_sort_43_1 grp_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_43_1_Pipeline_output_data_fu_95 batch_heap_sort_43_1_Pipeline_output_data grp_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126_fu_103 batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126 batch_heap_sort_44_1_U0 batch_heap_sort_44_1 grp_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_44_1_Pipeline_output_data_fu_95 batch_heap_sort_44_1_Pipeline_output_data grp_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125_fu_103 batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125 batch_heap_sort_45_1_U0 batch_heap_sort_45_1 grp_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_45_1_Pipeline_output_data_fu_95 batch_heap_sort_45_1_Pipeline_output_data grp_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124_fu_103 batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124 batch_heap_sort_46_1_U0 batch_heap_sort_46_1 grp_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_46_1_Pipeline_output_data_fu_95 batch_heap_sort_46_1_Pipeline_output_data grp_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123_fu_103 batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123 batch_heap_sort_47_1_U0 batch_heap_sort_47_1 grp_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_47_1_Pipeline_output_data_fu_95 batch_heap_sort_47_1_Pipeline_output_data grp_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122_fu_103 batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122 batch_heap_sort_48_1_U0 batch_heap_sort_48_1 grp_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_48_1_Pipeline_output_data_fu_95 batch_heap_sort_48_1_Pipeline_output_data grp_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121_fu_103 batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121 batch_heap_sort_49_1_U0 batch_heap_sort_49_1 grp_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_49_1_Pipeline_output_data_fu_95 batch_heap_sort_49_1_Pipeline_output_data grp_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120_fu_103 batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120 batch_heap_sort_50_1_U0 batch_heap_sort_50_1 grp_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_50_1_Pipeline_output_data_fu_95 batch_heap_sort_50_1_Pipeline_output_data grp_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118_fu_103 batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118 batch_heap_sort_51_1_U0 batch_heap_sort_51_1 grp_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_51_1_Pipeline_output_data_fu_95 batch_heap_sort_51_1_Pipeline_output_data grp_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117_fu_103 batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117 batch_heap_sort_52_1_U0 batch_heap_sort_52_1 grp_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_52_1_Pipeline_output_data_fu_95 batch_heap_sort_52_1_Pipeline_output_data grp_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116_fu_103 batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116 batch_heap_sort_53_1_U0 batch_heap_sort_53_1 grp_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_53_1_Pipeline_output_data_fu_95 batch_heap_sort_53_1_Pipeline_output_data grp_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115_fu_103 batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115 batch_heap_sort_54_1_U0 batch_heap_sort_54_1 grp_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_54_1_Pipeline_output_data_fu_95 batch_heap_sort_54_1_Pipeline_output_data grp_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114_fu_103 batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114 batch_heap_sort_55_1_U0 batch_heap_sort_55_1 grp_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_55_1_Pipeline_output_data_fu_95 batch_heap_sort_55_1_Pipeline_output_data grp_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113_fu_103 batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113 batch_heap_sort_56_1_U0 batch_heap_sort_56_1 grp_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_56_1_Pipeline_output_data_fu_95 batch_heap_sort_56_1_Pipeline_output_data grp_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112_fu_103 batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112 batch_heap_sort_57_1_U0 batch_heap_sort_57_1 grp_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_57_1_Pipeline_output_data_fu_95 batch_heap_sort_57_1_Pipeline_output_data grp_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111_fu_103 batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111 batch_heap_sort_58_1_U0 batch_heap_sort_58_1 grp_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_58_1_Pipeline_output_data_fu_95 batch_heap_sort_58_1_Pipeline_output_data grp_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110_fu_103 batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110 batch_heap_sort_59_1_U0 batch_heap_sort_59_1 grp_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_59_1_Pipeline_output_data_fu_95 batch_heap_sort_59_1_Pipeline_output_data grp_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19_fu_103 batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19 batch_heap_sort_60_1_U0 batch_heap_sort_60_1 grp_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_60_1_Pipeline_output_data_fu_95 batch_heap_sort_60_1_Pipeline_output_data grp_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17_fu_103 batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17 batch_heap_sort_61_1_U0 batch_heap_sort_61_1 grp_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_61_1_Pipeline_output_data_fu_95 batch_heap_sort_61_1_Pipeline_output_data grp_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16_fu_103 batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16 batch_heap_sort_62_1_U0 batch_heap_sort_62_1 grp_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_62_1_Pipeline_output_data_fu_95 batch_heap_sort_62_1_Pipeline_output_data grp_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15_fu_103 batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15 batch_heap_sort_63_1_U0 batch_heap_sort_63_1 grp_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_63_1_Pipeline_output_data_fu_95 batch_heap_sort_63_1_Pipeline_output_data grp_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14_fu_103 batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14 batch_heap_sort_1_2_U0 batch_heap_sort_1_2 grp_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1_fu_88 batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1 grp_batch_heap_sort_1_2_Pipeline_output_data_fu_95 batch_heap_sort_1_2_Pipeline_output_data grp_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163_fu_103 batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163 merge_sort_batch0_64_U0 merge_sort_batch0_64 merge_sort_batch0_65_U0 merge_sort_batch0_65 merge_sort_batch0_66_U0 merge_sort_batch0_66 merge_sort_batch0_67_U0 merge_sort_batch0_67 merge_sort_batch0_68_U0 merge_sort_batch0_68 merge_sort_batch0_69_U0 merge_sort_batch0_69 merge_sort_batch0_70_U0 merge_sort_batch0_70 merge_sort_batch0_71_U0 merge_sort_batch0_71 merge_sort_batch0_72_U0 merge_sort_batch0_72 merge_sort_batch0_73_U0 merge_sort_batch0_73 merge_sort_batch0_74_U0 merge_sort_batch0_74 merge_sort_batch0_75_U0 merge_sort_batch0_75 merge_sort_batch0_76_U0 merge_sort_batch0_76 merge_sort_batch0_77_U0 merge_sort_batch0_77 merge_sort_batch0_78_U0 merge_sort_batch0_78 merge_sort_batch0_79_U0 merge_sort_batch0_79 merge_sort_batch0_80_U0 merge_sort_batch0_80 merge_sort_batch0_81_U0 merge_sort_batch0_81 merge_sort_batch0_82_U0 merge_sort_batch0_82 merge_sort_batch0_83_U0 merge_sort_batch0_83 merge_sort_batch0_84_U0 merge_sort_batch0_84 merge_sort_batch0_85_U0 merge_sort_batch0_85 merge_sort_batch0_86_U0 merge_sort_batch0_86 merge_sort_batch0_87_U0 merge_sort_batch0_87 merge_sort_batch0_88_U0 merge_sort_batch0_88 merge_sort_batch0_89_U0 merge_sort_batch0_89 merge_sort_batch0_90_U0 merge_sort_batch0_90 merge_sort_batch0_91_U0 merge_sort_batch0_91 merge_sort_batch0_92_U0 merge_sort_batch0_92 merge_sort_batch0_93_U0 merge_sort_batch0_93 merge_sort_batch0_94_U0 merge_sort_batch0_94 merge_sort_batch0_U0 merge_sort_batch0 merge_sort_batch1_95_U0 merge_sort_batch1_95 merge_sort_batch1_96_U0 merge_sort_batch1_96 merge_sort_batch1_97_U0 merge_sort_batch1_97 merge_sort_batch1_98_U0 merge_sort_batch1_98 merge_sort_batch1_99_U0 merge_sort_batch1_99 merge_sort_batch1_100_U0 merge_sort_batch1_100 merge_sort_batch1_101_U0 merge_sort_batch1_101 merge_sort_batch1_102_U0 merge_sort_batch1_102 merge_sort_batch1_103_U0 merge_sort_batch1_103 merge_sort_batch1_104_U0 merge_sort_batch1_104 merge_sort_batch1_105_U0 merge_sort_batch1_105 merge_sort_batch1_106_U0 merge_sort_batch1_106 merge_sort_batch1_107_U0 merge_sort_batch1_107 merge_sort_batch1_108_U0 merge_sort_batch1_108 merge_sort_batch1_109_U0 merge_sort_batch1_109 merge_sort_batch1_U0 merge_sort_batch1 merge_sort_batch2_110_U0 merge_sort_batch2_110 merge_sort_batch2_111_U0 merge_sort_batch2_111 merge_sort_batch2_112_U0 merge_sort_batch2_112 merge_sort_batch2_113_U0 merge_sort_batch2_113 merge_sort_batch2_114_U0 merge_sort_batch2_114 merge_sort_batch2_115_U0 merge_sort_batch2_115 merge_sort_batch2_116_U0 merge_sort_batch2_116 merge_sort_batch2_U0 merge_sort_batch2 merge_sort_batch3_117_U0 merge_sort_batch3_117 merge_sort_batch3_118_U0 merge_sort_batch3_118 merge_sort_batch3_119_U0 merge_sort_batch3_119 merge_sort_batch3_U0 merge_sort_batch3 merge_sort_batch4_120_U0 merge_sort_batch4_120 merge_sort_batch4_U0 merge_sort_batch4 merge_sort_batch5_1_U0 merge_sort_batch5_1} INSTDATA {multi_heap_kmerge {DEPTH 1 CHILDREN {batch_heap_sort_1_1_U0 batch_heap_sort_2_1_U0 batch_heap_sort_3_1_U0 batch_heap_sort_4_1_U0 batch_heap_sort_5_1_U0 batch_heap_sort_6_1_U0 batch_heap_sort_7_1_U0 batch_heap_sort_8_1_U0 batch_heap_sort_9_1_U0 batch_heap_sort_10_1_U0 batch_heap_sort_11_1_U0 batch_heap_sort_12_1_U0 batch_heap_sort_13_1_U0 batch_heap_sort_14_1_U0 batch_heap_sort_15_1_U0 batch_heap_sort_16_1_U0 batch_heap_sort_17_1_U0 batch_heap_sort_18_1_U0 batch_heap_sort_19_1_U0 batch_heap_sort_20_1_U0 batch_heap_sort_21_1_U0 batch_heap_sort_22_1_U0 batch_heap_sort_23_1_U0 batch_heap_sort_24_1_U0 batch_heap_sort_25_1_U0 batch_heap_sort_26_1_U0 batch_heap_sort_27_1_U0 batch_heap_sort_28_1_U0 batch_heap_sort_29_1_U0 batch_heap_sort_30_1_U0 batch_heap_sort_31_1_U0 batch_heap_sort_32_1_U0 batch_heap_sort_33_1_U0 batch_heap_sort_34_1_U0 batch_heap_sort_35_1_U0 batch_heap_sort_36_1_U0 batch_heap_sort_37_1_U0 batch_heap_sort_38_1_U0 batch_heap_sort_39_1_U0 batch_heap_sort_40_1_U0 batch_heap_sort_41_1_U0 batch_heap_sort_42_1_U0 batch_heap_sort_43_1_U0 batch_heap_sort_44_1_U0 batch_heap_sort_45_1_U0 batch_heap_sort_46_1_U0 batch_heap_sort_47_1_U0 batch_heap_sort_48_1_U0 batch_heap_sort_49_1_U0 batch_heap_sort_50_1_U0 batch_heap_sort_51_1_U0 batch_heap_sort_52_1_U0 batch_heap_sort_53_1_U0 batch_heap_sort_54_1_U0 batch_heap_sort_55_1_U0 batch_heap_sort_56_1_U0 batch_heap_sort_57_1_U0 batch_heap_sort_58_1_U0 batch_heap_sort_59_1_U0 batch_heap_sort_60_1_U0 batch_heap_sort_61_1_U0 batch_heap_sort_62_1_U0 batch_heap_sort_63_1_U0 batch_heap_sort_1_2_U0 merge_sort_batch0_64_U0 merge_sort_batch0_65_U0 merge_sort_batch0_66_U0 merge_sort_batch0_67_U0 merge_sort_batch0_68_U0 merge_sort_batch0_69_U0 merge_sort_batch0_70_U0 merge_sort_batch0_71_U0 merge_sort_batch0_72_U0 merge_sort_batch0_73_U0 merge_sort_batch0_74_U0 merge_sort_batch0_75_U0 merge_sort_batch0_76_U0 merge_sort_batch0_77_U0 merge_sort_batch0_78_U0 merge_sort_batch0_79_U0 merge_sort_batch0_80_U0 merge_sort_batch0_81_U0 merge_sort_batch0_82_U0 merge_sort_batch0_83_U0 merge_sort_batch0_84_U0 merge_sort_batch0_85_U0 merge_sort_batch0_86_U0 merge_sort_batch0_87_U0 merge_sort_batch0_88_U0 merge_sort_batch0_89_U0 merge_sort_batch0_90_U0 merge_sort_batch0_91_U0 merge_sort_batch0_92_U0 merge_sort_batch0_93_U0 merge_sort_batch0_94_U0 merge_sort_batch0_U0 merge_sort_batch1_95_U0 merge_sort_batch1_96_U0 merge_sort_batch1_97_U0 merge_sort_batch1_98_U0 merge_sort_batch1_99_U0 merge_sort_batch1_100_U0 merge_sort_batch1_101_U0 merge_sort_batch1_102_U0 merge_sort_batch1_103_U0 merge_sort_batch1_104_U0 merge_sort_batch1_105_U0 merge_sort_batch1_106_U0 merge_sort_batch1_107_U0 merge_sort_batch1_108_U0 merge_sort_batch1_109_U0 merge_sort_batch1_U0 merge_sort_batch2_110_U0 merge_sort_batch2_111_U0 merge_sort_batch2_112_U0 merge_sort_batch2_113_U0 merge_sort_batch2_114_U0 merge_sort_batch2_115_U0 merge_sort_batch2_116_U0 merge_sort_batch2_U0 merge_sort_batch3_117_U0 merge_sort_batch3_118_U0 merge_sort_batch3_119_U0 merge_sort_batch3_U0 merge_sort_batch4_120_U0 merge_sort_batch4_U0 merge_sort_batch5_1_U0}} batch_heap_sort_1_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_1_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164_fu_103}} grp_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_1_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_2_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_2_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152_fu_103}} grp_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_2_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_3_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_3_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141_fu_103}} grp_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_3_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_4_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_4_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130_fu_103}} grp_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_4_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_5_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_5_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119_fu_103}} grp_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_5_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_6_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_6_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18_fu_103}} grp_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_6_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_7_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_7_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13_fu_103}} grp_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_7_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_8_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_8_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12_fu_103}} grp_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_8_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_9_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_9_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11_fu_103}} grp_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_9_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_10_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_10_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162_fu_103}} grp_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_10_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_11_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_11_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161_fu_103}} grp_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_11_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_12_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_12_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160_fu_103}} grp_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_12_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_13_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_13_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159_fu_103}} grp_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_13_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_14_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_14_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158_fu_103}} grp_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_14_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_15_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_15_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157_fu_103}} grp_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_15_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_16_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_16_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156_fu_103}} grp_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_16_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_17_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_17_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155_fu_103}} grp_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_17_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_18_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_18_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154_fu_103}} grp_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_18_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_19_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_19_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153_fu_103}} grp_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_19_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_20_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_20_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151_fu_103}} grp_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_20_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_21_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_21_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150_fu_103}} grp_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_21_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_22_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_22_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149_fu_103}} grp_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_22_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_23_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_23_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148_fu_103}} grp_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_23_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_24_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_24_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147_fu_103}} grp_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_24_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_25_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_25_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146_fu_103}} grp_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_25_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_26_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_26_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145_fu_103}} grp_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_26_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_27_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_27_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144_fu_103}} grp_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_27_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_28_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_28_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143_fu_103}} grp_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_28_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_29_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_29_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142_fu_103}} grp_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_29_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_30_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_30_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140_fu_103}} grp_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_30_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_31_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_31_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139_fu_103}} grp_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_31_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_32_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_32_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138_fu_103}} grp_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_32_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_33_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_33_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137_fu_103}} grp_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_33_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_34_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_34_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136_fu_103}} grp_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_34_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_35_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_35_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135_fu_103}} grp_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_35_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_36_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_36_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134_fu_103}} grp_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_36_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_37_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_37_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133_fu_103}} grp_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_37_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_38_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_38_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132_fu_103}} grp_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_38_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_39_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_39_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131_fu_103}} grp_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_39_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_40_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_40_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129_fu_103}} grp_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_40_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_41_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_41_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128_fu_103}} grp_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_41_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_42_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_42_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127_fu_103}} grp_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_42_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_43_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_43_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126_fu_103}} grp_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_43_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_44_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_44_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125_fu_103}} grp_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_44_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_45_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_45_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124_fu_103}} grp_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_45_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_46_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_46_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123_fu_103}} grp_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_46_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_47_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_47_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122_fu_103}} grp_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_47_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_48_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_48_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121_fu_103}} grp_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_48_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_49_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_49_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120_fu_103}} grp_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_49_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_50_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_50_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118_fu_103}} grp_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_50_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_51_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_51_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117_fu_103}} grp_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_51_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_52_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_52_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116_fu_103}} grp_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_52_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_53_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_53_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115_fu_103}} grp_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_53_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_54_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_54_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114_fu_103}} grp_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_54_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_55_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_55_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113_fu_103}} grp_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_55_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_56_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_56_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112_fu_103}} grp_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_56_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_57_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_57_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111_fu_103}} grp_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_57_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_58_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_58_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110_fu_103}} grp_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_58_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_59_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_59_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19_fu_103}} grp_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_59_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_60_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_60_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17_fu_103}} grp_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_60_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_61_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_61_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16_fu_103}} grp_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_61_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_62_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_62_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15_fu_103}} grp_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_62_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_63_1_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_63_1_Pipeline_output_data_fu_95 grp_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14_fu_103}} grp_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_63_1_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14_fu_103 {DEPTH 3 CHILDREN {}} batch_heap_sort_1_2_U0 {DEPTH 2 CHILDREN {grp_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1_fu_88 grp_batch_heap_sort_1_2_Pipeline_output_data_fu_95 grp_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163_fu_103}} grp_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1_fu_88 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_1_2_Pipeline_output_data_fu_95 {DEPTH 3 CHILDREN {}} grp_batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163_fu_103 {DEPTH 3 CHILDREN {}} merge_sort_batch0_64_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_65_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_66_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_67_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_68_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_69_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_70_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_71_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_72_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_73_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_74_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_75_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_76_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_77_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_78_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_79_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_80_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_81_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_82_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_83_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_84_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_85_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_86_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_87_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_88_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_89_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_90_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_91_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_92_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_93_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_94_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch0_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_95_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_96_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_97_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_98_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_99_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_100_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_101_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_102_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_103_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_104_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_105_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_106_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_107_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_108_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_109_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch1_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch2_110_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch2_111_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch2_112_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch2_113_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch2_114_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch2_115_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch2_116_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch2_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch3_117_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch3_118_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch3_119_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch3_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch4_120_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch4_U0 {DEPTH 2 CHILDREN {}} merge_sort_batch5_1_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_128_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_128 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_1_1_Pipeline_VITIS_LOOP_20_164 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_1_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_104_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_104 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_2_1_Pipeline_VITIS_LOOP_20_152 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_2_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_82_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_82 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_3_1_Pipeline_VITIS_LOOP_20_141 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_3_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_60_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_60 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_4_1_Pipeline_VITIS_LOOP_20_130 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_4_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_4_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_38_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_38 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_5_1_Pipeline_VITIS_LOOP_20_119 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_5_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_5_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_16_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_16 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_6_1_Pipeline_VITIS_LOOP_20_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_6_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_6_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_6_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_6 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_7_1_Pipeline_VITIS_LOOP_20_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_7_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_7_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_4_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_4 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_8_1_Pipeline_VITIS_LOOP_20_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_8_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_8_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_2_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_2 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_9_1_Pipeline_VITIS_LOOP_20_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_9_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_9_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_124_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_124 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_10_1_Pipeline_VITIS_LOOP_20_162 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_10_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_10_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_122_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_122 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_11_1_Pipeline_VITIS_LOOP_20_161 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_11_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_11_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_120_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_120 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_12_1_Pipeline_VITIS_LOOP_20_160 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_12_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_118_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_118 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_13_1_Pipeline_VITIS_LOOP_20_159 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_13_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_13_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_116_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_116 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_14_1_Pipeline_VITIS_LOOP_20_158 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_14_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_14_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_114_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_114 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_15_1_Pipeline_VITIS_LOOP_20_157 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_15_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_15_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_112_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_112 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_16_1_Pipeline_VITIS_LOOP_20_156 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_16_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_16_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_110_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_110 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_17_1_Pipeline_VITIS_LOOP_20_155 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_17_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_17_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_108_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_108 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_18_1_Pipeline_VITIS_LOOP_20_154 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_18_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_18_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_106_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_106 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_19_1_Pipeline_VITIS_LOOP_20_153 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_19_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_19_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_102_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_102 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_20_1_Pipeline_VITIS_LOOP_20_151 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_20_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_100_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_100 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_21_1_Pipeline_VITIS_LOOP_20_150 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_21_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_21_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_98_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_98 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_22_1_Pipeline_VITIS_LOOP_20_149 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_22_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_22_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_96_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_96 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_23_1_Pipeline_VITIS_LOOP_20_148 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_23_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_23_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_94_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_94 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_24_1_Pipeline_VITIS_LOOP_20_147 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_24_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_24_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_92_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_92 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_25_1_Pipeline_VITIS_LOOP_20_146 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_25_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_25_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_90_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_90 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_26_1_Pipeline_VITIS_LOOP_20_145 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_26_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_26_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_88_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_88 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_27_1_Pipeline_VITIS_LOOP_20_144 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_27_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_27_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_86_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_86 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_28_1_Pipeline_VITIS_LOOP_20_143 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_28_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_84_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_84 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_29_1_Pipeline_VITIS_LOOP_20_142 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_29_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_29_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_80_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_80 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_30_1_Pipeline_VITIS_LOOP_20_140 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_30_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_30_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_78_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_78 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_31_1_Pipeline_VITIS_LOOP_20_139 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_31_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_31_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_76_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_76 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_32_1_Pipeline_VITIS_LOOP_20_138 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_32_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_74_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_74 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_33_1_Pipeline_VITIS_LOOP_20_137 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_33_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_33_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_72_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_72 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_34_1_Pipeline_VITIS_LOOP_20_136 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_34_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_34_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_70_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_70 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_35_1_Pipeline_VITIS_LOOP_20_135 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_35_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_35_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_68_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_68 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_36_1_Pipeline_VITIS_LOOP_20_134 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_36_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_36_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_66_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_66 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_37_1_Pipeline_VITIS_LOOP_20_133 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_37_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_64_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_64 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_38_1_Pipeline_VITIS_LOOP_20_132 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_38_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_38_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_62_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_62 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_39_1_Pipeline_VITIS_LOOP_20_131 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_39_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_39_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_58_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_58 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_40_1_Pipeline_VITIS_LOOP_20_129 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_40_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_40_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_56_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_56 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_41_1_Pipeline_VITIS_LOOP_20_128 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_41_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_54_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_54 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_42_1_Pipeline_VITIS_LOOP_20_127 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_42_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_42_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_52_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_52 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_43_1_Pipeline_VITIS_LOOP_20_126 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_43_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_50_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_50 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_44_1_Pipeline_VITIS_LOOP_20_125 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_44_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_44_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_48_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_48 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_45_1_Pipeline_VITIS_LOOP_20_124 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_45_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_45_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_46_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_46 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_46_1_Pipeline_VITIS_LOOP_20_123 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_46_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_44_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_44 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_47_1_Pipeline_VITIS_LOOP_20_122 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_47_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_47_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_42_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_42 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_48_1_Pipeline_VITIS_LOOP_20_121 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_48_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_40_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_40 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_49_1_Pipeline_VITIS_LOOP_20_120 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_49_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_49_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_36_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_36 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_50_1_Pipeline_VITIS_LOOP_20_118 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_50_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_50_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_34_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_34 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_51_1_Pipeline_VITIS_LOOP_20_117 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_51_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_51_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_32_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_32 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_52_1_Pipeline_VITIS_LOOP_20_116 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_52_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_52_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_30_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_30 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_53_1_Pipeline_VITIS_LOOP_20_115 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_53_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_53_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_28_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_28 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_54_1_Pipeline_VITIS_LOOP_20_114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_54_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_54_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_26_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_26 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_55_1_Pipeline_VITIS_LOOP_20_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_55_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_55_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_24_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_24 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_56_1_Pipeline_VITIS_LOOP_20_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_56_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_56_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_22_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_22 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_57_1_Pipeline_VITIS_LOOP_20_111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_57_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_57_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_20_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_58_1_Pipeline_VITIS_LOOP_20_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_58_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_58_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_18_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_18 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_59_1_Pipeline_VITIS_LOOP_20_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_59_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_59_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_14_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_14 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_60_1_Pipeline_VITIS_LOOP_20_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_60_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_60_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_12_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_12 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_61_1_Pipeline_VITIS_LOOP_20_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_61_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_61_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_10_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_10 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_62_1_Pipeline_VITIS_LOOP_20_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_62_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_62_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_8_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_8 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_63_1_Pipeline_VITIS_LOOP_20_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_63_1_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_63_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_iter_126_fu_133_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:20 VARIABLE loop_iter_126 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_164_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_1_2_Pipeline_VITIS_LOOP_20_163 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_155_p2 SOURCE {} VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME right_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:23 VARIABLE right LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_1_2_Pipeline_output_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_79_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:64 VARIABLE add_ln64 LOOP output_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} batch_heap_sort_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_132_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:51 VARIABLE i LOOP heap_sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_173_p2 SOURCE sort_seperate_bucket/multi_heap_kmerge.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_64 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_188_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_188 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_188_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_188 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_187_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_187 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_187_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_187 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_65 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_185_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_185 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_185_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_185 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_184_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_184 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_184_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_184 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_66 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_182_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_182 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_182_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_182 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_181_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_181 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_181_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_181 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_67 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_179_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_179 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_179_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_179 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_178_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_178 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_178_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_178 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_68 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_176_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_176 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_176_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_176 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_175_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_175 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_175_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_175 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_69 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_173_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_173 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_173_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_173 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_172_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_172 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_172_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_172 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_70 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_170_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_170 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_170_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_170 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_169_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_169 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_169_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_169 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_71 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_167_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_167 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_167_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_167 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_166_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_166 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_166_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_166 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_72 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_164_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_164 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_164_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_164 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_163_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_163 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_163_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_163 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_73 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_161_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_161 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_161_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_161 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_160_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_160 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_160_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_160 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_74 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_158_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_158 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_158_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_158 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_157_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_157 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_157_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_157 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_75 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_155_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_155 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_155_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_155 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_154_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_154 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_154_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_154 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_76 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_152_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_152 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_152_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_152 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_151_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_151 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_151_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_151 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_77 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_149_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_149 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_149_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_149 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_148_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_148 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_148_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_148 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_78 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_146_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_146 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_146_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_146 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_145_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_145 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_145_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_145 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_79 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_143_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_143 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_143_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_143 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_142_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_142 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_142_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_142 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_80 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_140_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_140 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_140_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_140 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_139_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_139 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_139_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_139 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_81 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_137_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_137 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_137_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_137 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_136_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_136 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_136_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_136 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_82 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_134_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_134 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_134_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_134 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_133_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_133 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_133_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_133 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_83 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_131_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_131 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_131_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_131 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_130_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_130 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_130_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_130 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_84 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_128_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_128 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_128_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_128 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_127_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_127 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_127_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_127 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_85 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_125_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_125 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_125_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_125 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_124_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_124 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_124_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_124 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_86 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_122_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_122 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_122_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_122 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_121_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_121 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_121_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_121 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_87 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_119_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_119 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_119_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_119 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_118_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_118 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_118_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_118 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_88 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_116_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_116 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_116_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_116 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_115_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_115 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_115_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_115 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_89 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_113_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_113 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_113_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_113 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_112_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_112 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_112_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_112 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_90 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_110_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_110 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_110_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_110 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_109_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_109 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_109_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_109 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_91 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_107_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_107 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_107_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_107 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_106_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_106 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_106_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_106 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_92 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_104_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_104 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_104_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_104 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_103_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_103 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_103_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_103 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_93 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_101_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_101 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_101_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_101 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_100_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_100 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_100_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_100 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0_94 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_98_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_98 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_98_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_98 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_97_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_97 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_97_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_97 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_191_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:124 VARIABLE j_191 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_191_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:120 VARIABLE k_191 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_190_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:114 VARIABLE k_190 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_190_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:110 VARIABLE j_190 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_95 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_62_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_62 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_62_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_62 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_61_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_61 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_61_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_61 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_96 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_59_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_59 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_59_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_59 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_58_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_58 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_58_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_58 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_97 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_56_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_56 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_56_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_56 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_55_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_55 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_55_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_55 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_98 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_53_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_53 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_53_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_53 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_52_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_52 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_52_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_52 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_99 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_50_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_50 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_50_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_50 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_49_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_49 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_49_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_49 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_100 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_92_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_92 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_92_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_92 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_91_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_91 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_91_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_91 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_101 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_89_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_89 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_89_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_89 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_88_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_88 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_88_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_88 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_102 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_86_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_86 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_86_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_86 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_85_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_85 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_85_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_85 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_103 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_83_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_83 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_83_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_83 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_82_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_82 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_82_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_82 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_104 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_80_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_80 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_80_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_80 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_79_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_79 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_79_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_79 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_105 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_77_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_77 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_77_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_77 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_76_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_76 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_76_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_76 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_106 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_74_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_74 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_74_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_74 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_73_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_73 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_73_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_73 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_107 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_71_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_71 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_71_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_71 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_70_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_70 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_70_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_70 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_108 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_68_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_68 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_68_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_68 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_67_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_67 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_67_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_67 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1_109 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_65_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_65 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_65_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_65 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_64_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_64 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_64_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_64 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_95_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:152 VARIABLE j_95 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_95_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:148 VARIABLE k_95 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_94_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:142 VARIABLE k_94 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_94_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:138 VARIABLE j_94 LOOP VITIS_LOOP_133_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch2_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_44_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:180 VARIABLE j_44 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_44_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:176 VARIABLE k_44 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_43_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:170 VARIABLE k_43 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_43_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:166 VARIABLE j_43 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch2_111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_41_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:180 VARIABLE j_41 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_41_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:176 VARIABLE k_41 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_40_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:170 VARIABLE k_40 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_40_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:166 VARIABLE j_40 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch2_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_38_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:180 VARIABLE j_38 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_38_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:176 VARIABLE k_38 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_37_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:170 VARIABLE k_37 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_37_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:166 VARIABLE j_37 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch2_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_35_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:180 VARIABLE j_35 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_35_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:176 VARIABLE k_35 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_34_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:170 VARIABLE k_34 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_34_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:166 VARIABLE j_34 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch2_114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_32_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:180 VARIABLE j_32 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_32_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:176 VARIABLE k_32 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_31_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:170 VARIABLE k_31 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_31_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:166 VARIABLE j_31 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch2_115 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_29_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:180 VARIABLE j_29 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_29_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:176 VARIABLE k_29 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_28_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:170 VARIABLE k_28 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_28_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:166 VARIABLE j_28 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch2_116 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_26_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:180 VARIABLE j_26 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_26_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:176 VARIABLE k_26 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_25_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:170 VARIABLE k_25 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_25_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:166 VARIABLE j_25 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_47_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:180 VARIABLE j_47 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_47_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:176 VARIABLE k_47 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_46_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:170 VARIABLE k_46 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_46_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:166 VARIABLE j_46 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch3_117 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_20_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:208 VARIABLE j_20 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_20_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:204 VARIABLE k_20 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_19_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:198 VARIABLE k_19 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_19_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:194 VARIABLE j_19 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch3_118 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_17_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:208 VARIABLE j_17 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_17_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:204 VARIABLE k_17 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:198 VARIABLE k_16 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_16_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:194 VARIABLE j_16 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch3_119 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_14_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:208 VARIABLE j_14 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:204 VARIABLE k_14 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_13_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:198 VARIABLE k_13 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_13_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:194 VARIABLE j_13 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_23_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:208 VARIABLE j_23 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_23_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:204 VARIABLE k_23 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_22_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:198 VARIABLE k_22 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_22_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:194 VARIABLE j_22 LOOP VITIS_LOOP_189_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch4_120 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:217 VARIABLE add_ln217 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:236 VARIABLE j_8 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_8_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:232 VARIABLE k_8 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:226 VARIABLE k_7 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:222 VARIABLE j_7 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_132_p2 SOURCE sort_seperate_bucket/merge_sort.c:217 VARIABLE add_ln217 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_11_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:236 VARIABLE j_11 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_11_fu_194_p2 SOURCE sort_seperate_bucket/merge_sort.c:232 VARIABLE k_11 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_10_fu_231_p2 SOURCE sort_seperate_bucket/merge_sort.c:226 VARIABLE k_10 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_10_fu_241_p2 SOURCE sort_seperate_bucket/merge_sort.c:222 VARIABLE j_10 LOOP VITIS_LOOP_217_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_batch5_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_136_p2 SOURCE sort_seperate_bucket/merge_sort.c:245 VARIABLE add_ln245 LOOP VITIS_LOOP_245_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_5_fu_182_p2 SOURCE sort_seperate_bucket/merge_sort.c:264 VARIABLE j_5 LOOP VITIS_LOOP_245_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_5_fu_198_p2 SOURCE sort_seperate_bucket/merge_sort.c:260 VARIABLE k_5 LOOP VITIS_LOOP_245_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_235_p2 SOURCE sort_seperate_bucket/merge_sort.c:254 VARIABLE k_4 LOOP VITIS_LOOP_245_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_245_p2 SOURCE sort_seperate_bucket/merge_sort.c:250 VARIABLE j_4 LOOP VITIS_LOOP_245_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} multi_heap_kmerge {AREA {DSP 0 BRAM 2016 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 63.62 seconds. CPU system time: 0.1 seconds. Elapsed time: 63.73 seconds; current allocated memory: 5.002 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for multi_heap_kmerge.
INFO: [VLOG 209-307] Generating Verilog RTL for multi_heap_kmerge.
Execute       syn_report -model multi_heap_kmerge -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.01 MHz
Command       syn_report done; 0.12 sec.
Command     autosyn done; 450.9 sec.
Command   csynth_design done; 615.64 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 574.18 seconds. CPU system time: 40.16 seconds. Elapsed time: 615.64 seconds; current allocated memory: 3.936 GB.
Command ap_source done; 629.46 sec.
Execute cleanup_all 
Command cleanup_all done; 0.74 sec.
