{"vcs1":{"timestamp_begin":1684325811.503218145, "rt":1.42, "ut":0.42, "st":0.20}}
{"vcselab":{"timestamp_begin":1684325813.015185564, "rt":1.26, "ut":0.42, "st":0.18}}
{"link":{"timestamp_begin":1684325814.341683807, "rt":0.49, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684325810.853678863}
{"VCS_COMP_START_TIME": 1684325810.853678863}
{"VCS_COMP_END_TIME": 1684325816.378414438}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330640}}
{"stitch_vcselab": {"peak_mem": 211880}}
