0 0 0 pad_clk out
1 0 1 reset out
2 0 2 update out
3 0 3 capture out
4 0 4 phi out
5 0 5 phi_bar out
6 0 6 scan_in out
7 0 7 ro_clk_en out
8 1 0 scan_out in
9 1 1 prng_bit in
10 1 2 trng_out in
11 1 3 trng_out_valid in
12 1 4 ro_clk in

# pad_clk comes from external clock source
# ro_clk is for observation with a scope in addition
# Also, watch out for which pin is the power pin
