// Seed: 2943952856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wor id_3;
  output supply0 id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_7;
  logic [7:0] id_8;
  assign id_8[-1] = id_7;
  wire id_9;
  assign id_3 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    output wire id_6,
    output tri0 id_7,
    input wire id_8,
    output wire id_9,
    output wand id_10,
    input wire id_11#(
        .id_16(-1'b0),
        .id_17((1'd0))
    ),
    input wor id_12,
    output supply0 id_13,
    output wand id_14
);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign modCall_1.id_2 = 0;
endmodule
