[Benchmarks] set sniper output to rundi /scratch/miz087/results/in_mix_25us_10_splash2_radix_large
/scratch/miz087/results/in_mix_25us_10_splash2_radix_large
[SPLASH] Benchmarks to run: radix

[SPLASH] [========== Running benchmark radix ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/in_mix_25us_10_splash2_radix_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/in_mix_25us_10_splash2_radix_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/radix/RADIX -n1048576 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/in_mix_25us_10_splash2_radix_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Integer Radix Sort
     1048576 Keys
     4 Processors
     Radix = 1024
     Max key = 524288

[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 618.17 seconds
[SNIPER] Simulated 171.3M instructions, 104.0M cycles, 1.65 IPC
[SNIPER] Simulation speed 272.1 KIPS (68.0 KIPS / target core - 14701.1ns/instr)
[SNIPER] Sampling: executed 99.80% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI

                 PROCESS STATISTICS
               Total            Rank            Sort
 Proc          Time             Time            Time
    0       95802891        33821021        61645861

                 TIMING INFORMATION
Start time                        :        284798910
Initialization finish time        :        807030658
Overall finish time               :        902833549
Total time with initialization    :        618034639
Total time without initialization :         95802891


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 156142, miss: 18031, miss rate: 0.115478
*** DRAM Total Access In ROI: 143043, miss: 15697, miss rate: 0.109736
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 68 migrate times, 7998 total migrate blocks.
*** DRAM Statistics: 4032906 reads, 208133 writes, 2161538 row hits, 237424 ACT time, 237424 PRE time, 178479 RD time, 6900 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 20941867

**Ramulator Active Cycles: 3.48181e+06

**DRAM Cycles: 2.09419e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 324607

**Serving Request**
Channel_0: serving reads(5985), serving writes(1110).
Channel_1: serving reads(6733), serving writes(625).
Channel_2: serving reads(3579), serving writes(294).
Channel_3: serving reads(6214), serving writes(994).
Channel_4: serving reads(9789), serving writes(1943).
Channel_5: serving reads(8661), serving writes(1309).
Channel_6: serving reads(7844), serving writes(1306).
Channel_7: serving reads(8190), serving writes(1881).
Channel_8: serving reads(94939), serving writes(6104).
Channel_9: serving reads(31816), serving writes(1933).
Channel_10: serving reads(11006), serving writes(635).
Channel_11: serving reads(5858), serving writes(416).
Channel_12: serving reads(4446), serving writes(264).
Channel_13: serving reads(4822), serving writes(423).
Channel_14: serving reads(4483), serving writes(284).
Channel_15: serving reads(4146), serving writes(150).
Channel_16: serving reads(4154), serving writes(155).
Channel_17: serving reads(4481), serving writes(290).
Channel_18: serving reads(3200), serving writes(155).
Channel_19: serving reads(4019), serving writes(107).
Channel_20: serving reads(4666), serving writes(361).
Channel_21: serving reads(5389), serving writes(687).
Channel_22: serving reads(4219), serving writes(205).
Channel_23: serving reads(4113), serving writes(154).
Channel_24: serving reads(4141), serving writes(192).
Channel_25: serving reads(4010), serving writes(106).
Channel_26: serving reads(3018), serving writes(86).
Channel_27: serving reads(4024), serving writes(122).
Channel_28: serving reads(4094), serving writes(141).
Channel_29: serving reads(4254), serving writes(212).
Channel_30: serving reads(4226), serving writes(184).
Channel_31: serving reads(4102), serving writes(144).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 1731, Cool Access: 878542

Hits on previous hot rows: 646

Hits on previous cool rows: 0

Total remap times: 34, Total Inter-Vault remaps: 0, Total number of intervals: 51


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (5426), hot access (0), error acces (0).
/*BANK*/0->1: cool access (4123), hot access (0), error acces (0).
/*BANK*/0->2: cool access (4103), hot access (0), error acces (0).
/*BANK*/0->3: cool access (0), hot access (0), error acces (0).
/*BANK*/0->4: cool access (0), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (5222), hot access (0), error acces (0).
/*BANK*/1->1: cool access (4118), hot access (0), error acces (0).
/*BANK*/1->2: cool access (4107), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (1364), hot access (0), error acces (0).
/*BANK*/2->1: cool access (3077), hot access (0), error acces (0).
/*BANK*/2->2: cool access (3113), hot access (0), error acces (0).
/*BANK*/2->3: cool access (0), hot access (0), error acces (0).
/*BANK*/2->4: cool access (0), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (3052), hot access (0), error acces (0).
/*BANK*/3->1: cool access (6051), hot access (0), error acces (0).
/*BANK*/3->2: cool access (4102), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (7543), hot access (0), error acces (0).
/*BANK*/4->1: cool access (7615), hot access (0), error acces (0).
/*BANK*/4->2: cool access (6669), hot access (0), error acces (0).
/*BANK*/4->3: cool access (0), hot access (0), error acces (0).
/*BANK*/4->4: cool access (0), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (5767), hot access (0), error acces (0).
/*BANK*/5->1: cool access (4954), hot access (0), error acces (0).
/*BANK*/5->2: cool access (8776), hot access (0), error acces (0).
/*BANK*/5->3: cool access (0), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (6763), hot access (0), error acces (0).
/*BANK*/6->1: cool access (5063), hot access (0), error acces (0).
/*BANK*/6->2: cool access (4967), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (5123), hot access (0), error acces (0).
/*BANK*/7->1: cool access (5124), hot access (0), error acces (0).
/*BANK*/7->2: cool access (8315), hot access (0), error acces (0).
/*BANK*/7->3: cool access (0), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (4939), hot access (122), error acces (0).
/*BANK*/8->1: cool access (4365), hot access (0), error acces (0).
/*BANK*/8->2: cool access (200362), hot access (0), error acces (0).
/*BANK*/8->3: cool access (0), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (4314), hot access (0), error acces (0).
/*BANK*/9->1: cool access (4355), hot access (0), error acces (0).
/*BANK*/9->2: cool access (59333), hot access (0), error acces (0).
/*BANK*/9->3: cool access (0), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (3791), hot access (0), error acces (0).
/*BANK*/10->1: cool access (3090), hot access (0), error acces (0).
/*BANK*/10->2: cool access (16321), hot access (0), error acces (0).
/*BANK*/10->3: cool access (0), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (5260), hot access (0), error acces (0).
/*BANK*/11->1: cool access (4496), hot access (0), error acces (0).
/*BANK*/11->2: cool access (2559), hot access (0), error acces (0).
/*BANK*/11->3: cool access (0), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (4693), error acces (112).
/*BANK*/12->1: cool access (4235), hot access (56), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (0), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (99), hot access (0), error acces (0).
/*BANK*/13->0: cool access (4938), hot access (179), error acces (0).
/*BANK*/13->1: cool access (4997), hot access (123), error acces (0).
/*BANK*/13->2: cool access (0), hot access (0), error acces (0).
/*BANK*/13->3: cool access (0), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (4097), hot access (814), error acces (0).
/*BANK*/14->1: cool access (4273), hot access (131), error acces (0).
/*BANK*/14->2: cool access (0), hot access (0), error acces (0).
/*BANK*/14->3: cool access (0), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (0), hot access (0), error acces (0).
/*BANK*/15->0: cool access (4099), hot access (0), error acces (0).
/*BANK*/15->1: cool access (4459), hot access (0), error acces (0).
/*BANK*/15->2: cool access (0), hot access (0), error acces (0).
/*BANK*/15->3: cool access (0), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (4436), hot access (42), error acces (0).
/*BANK*/16->1: cool access (4097), hot access (0), error acces (0).
/*BANK*/16->2: cool access (0), hot access (0), error acces (0).
/*BANK*/16->3: cool access (0), hot access (0), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (5012), hot access (0), error acces (0).
/*BANK*/17->1: cool access (4333), hot access (0), error acces (0).
/*BANK*/17->2: cool access (0), hot access (0), error acces (0).
/*BANK*/17->3: cool access (0), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (3071), hot access (0), error acces (0).
/*BANK*/18->1: cool access (3578), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (0), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (4121), hot access (0), error acces (0).
/*BANK*/19->1: cool access (4123), hot access (0), error acces (0).
/*BANK*/19->2: cool access (0), hot access (0), error acces (0).
/*BANK*/19->3: cool access (0), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (5606), hot access (150), error acces (0).
/*BANK*/20->1: cool access (4103), hot access (8), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (0), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (5304), hot access (0), error acces (0).
/*BANK*/21->1: cool access (6678), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (0), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (4128), hot access (14), error acces (0).
/*BANK*/22->1: cool access (4468), hot access (180), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (0), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (4339), hot access (0), error acces (0).
/*BANK*/23->1: cool access (4148), hot access (0), error acces (0).
/*BANK*/23->2: cool access (0), hot access (0), error acces (0).
/*BANK*/23->3: cool access (0), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (2457), error acces (8).
/*BANK*/24->1: cool access (4236), hot access (28), error acces (0).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (0), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (1729), hot access (0), error acces (0).
/*BANK*/25->0: cool access (4097), hot access (4), error acces (0).
/*BANK*/25->1: cool access (4105), hot access (32), error acces (0).
/*BANK*/25->2: cool access (0), hot access (0), error acces (0).
/*BANK*/25->3: cool access (0), hot access (0), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (3073), hot access (56), error acces (0).
/*BANK*/26->1: cool access (3079), hot access (0), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (0), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (4142), hot access (0), error acces (0).
/*BANK*/27->1: cool access (4160), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (0), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (4105), hot access (201), error acces (0).
/*BANK*/28->1: cool access (4101), hot access (36), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (0), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (4354), hot access (0), error acces (0).
/*BANK*/29->1: cool access (4469), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (0), hot access (0), error acces (0).
/*BANK*/29->4: cool access (18), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (4240), hot access (26), error acces (0).
/*BANK*/30->1: cool access (4484), hot access (0), error acces (0).
/*BANK*/30->2: cool access (0), hot access (0), error acces (0).
/*BANK*/30->3: cool access (0), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (4121), hot access (0), error acces (0).
/*BANK*/31->1: cool access (4345), hot access (0), error acces (0).
/*BANK*/31->2: cool access (0), hot access (0), error acces (0).
/*BANK*/31->3: cool access (0), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 9352 Hot Accesses, 603322 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core         6.57 W     0.26  J     20.42%
  core-ifetch       1.73 W     0.07  J      5.39%
  core-alu          1.51 W     0.06  J      4.69%
  core-int          1.48 W     0.06  J      4.61%
  core-fp           3.74 W     0.15  J     11.65%
  core-mem          0.66 W     0.03  J      2.05%
  core-other        3.79 W     0.15  J     11.80%
  icache            1.09 W     0.04  J      3.39%
  dcache            1.87 W     0.07  J      5.82%
  l2                1.69 W     0.07  J      5.25%
  l3                3.41 W     0.13  J     10.61%
  dram              4.57 W     0.18  J     14.22%
  other             0.03 W     1.28 mJ      0.10%

  core             19.49 W     0.76  J     60.61%
  cache             8.06 W     0.32  J     25.06%
  total            32.16 W     1.26  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 648.88 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/in_mix_25us_10_splash2_radix_large
