
#####  START OF DSP REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0  #####

SNo     Instantiated     Instance_Name                                                                                      User_Attribute     MACC_Structure     MACC_Name                                                                                          Primitive_Type     DOTP     P_REG(EN/ARST/SRST)     A_REG(EN/ARST/SRST)     B_REG(EN/ARST/SRST)     C_REG(EN/ARST/SRST)     D_REG(EN/ARST/SRST)     SUB_REG(EN/ARST/SRST)     B2_REG(EN/ARST/SRST)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1       NO               MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core.div._T_122[49:0]     Default            WideMult           MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core.div.WideMult_0_0     MACC_PA            0        0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
                                                                                                                                                                  MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core.div.WideMult_1_0     MACC_PA            0        0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF DSP REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0  #####

