==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'source/AESfunctions.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 100.039 ; gain = 45.105
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.078 ; gain = 45.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.215 ; gain = 50.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 108.039 ; gain = 53.105
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (source/AESfunctions.cpp:187) in function 'AES_Encrypt' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (source/AESfunctions.cpp:6) in function 'SubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (source/AESfunctions.cpp:146) in function 'AddRoundKey' completely.
WARNING: [XFORM 203-124] Array  'expandedKey' (source/AESfunctions.cpp:154): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (source/AESfunctions.cpp:74)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 131.277 ; gain = 76.344
INFO: [XFORM 203-151] Mapping array 's_box' with offset 0, array 'mul02' with offset 256 and array 'mul03' with offset 512 into array 'cipher' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 164.684 ; gain = 109.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.261 seconds; current allocated memory: 123.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 124.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 124.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 124.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 124.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 125.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 125.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 126.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 126.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 127.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 127.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 128.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 128.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MixColumns_tmp_state' to 'MixColumns_tmp_stbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 129.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt/plaintext' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt/expandedKey' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt/Nr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt/ciphertext' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 130.671 MB.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_cipher_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'ShiftRows_tmp_state_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'MixColumns_cipher_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_state_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 187.629 ; gain = 132.695
INFO: [SYSC 207-301] Generating SystemC RTL for AES_Encrypt.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt.
INFO: [HLS 200-112] Total elapsed time: 15.7 seconds; peak allocated memory: 130.671 MB.
