# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Jun 28 13:29:40 2012
# 
# Allegro PCB Router v16-3-85 made 2011/03/14 at 12:11:52
# Running on: notyou-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface.dsn
# Batch File Name: pasde.do
# Did File Name: c:/users/not you/documents/github/steppernug_interface/allegro/specctra.did
# Current time = Thu Jun 28 13:29:40 2012
# PCB c:/users/not you/documents/github/steppernug_interface/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-32.0000 ylo=-32.0000 xhi=34032.0000 yhi=22032.0000
# Total 3 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Layers Processed: Signal Layers 2
# Components Placed 79, Images Processed 21, Padstacks Processed 13
# Nets Processed 60, Net Terminals 352
# PCB Area=748000000.000  EIC=27  Area/EIC=27703703.704  SMDs=58
# Total Pin Count: 379
# Signal Connections Created 292
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface.dsn
# Nets 60 Connections 292 Unroutes 292
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 744478.7800 Horizontal 257999.4060 Vertical 486479.3740
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 744478.7800 Horizontal 255842.5800 Vertical 488636.2000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/NOTYOU~1/AppData/Local/Temp/#Taaaaad02568.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP orthogonal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM orthogonal
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Thu Jun 28 13:29:54 2012
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface.dsn
# Nets 60 Connections 292 Unroutes 292
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 744478.7800 Horizontal 257999.4060 Vertical 486479.3740
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 744478.7800 Horizontal 255842.5800 Vertical 488636.2000
# Start Route Pass 1 of 25
# Routing 59 wires.
# Total Conflicts: 42 (Cross: 37, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 59 Successes 52 Failures 7 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 90 wires.
# Total Conflicts: 27 (Cross: 27, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 72 Successes 65 Failures 7 Vias 17
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction  0.3572
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 90 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 71 Successes 64 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.8148
# End Pass 3 of 25
# 2 bend points have been removed.
# 5 bend points have been removed.
# Start Route Pass 4 of 25
# Routing 32 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 30 Successes 23 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 25
# Start Route Pass 6 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 7 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 7 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 7 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 0 Successes 0 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 7 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 7 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 7 Successes 0 Failures 7 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    37|     5|   7|  240|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|     0|   7|  240|   17|    0|   0| 35|  0:00:01|  0:00:01|
# Route    |  3|     5|     0|   7|  240|   24|    0|   0| 81|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   7|  240|   24|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  5|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  7|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 16|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 22|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 24|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface.dsn
# Nets 60 Connections 292 Unroutes 240
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 10 Total Vias 24
# Percent Connected   17.81
# Manhattan Length 747173.4700 Horizontal 259110.4800 Vertical 488062.9900
# Routed Length 47880.7400 Horizontal 27531.8000 Vertical 20348.9400
# Ratio Actual / Manhattan   0.0641
# Unconnected Length 701767.7500 Horizontal 232818.9800 Vertical 468948.7700
clean 2
# Current time = Thu Jun 28 13:29:55 2012
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface.dsn
# Nets 60 Connections 292 Unroutes 240
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 10 Total Vias 24
# Percent Connected   17.81
# Manhattan Length 747173.4700 Horizontal 259110.4800 Vertical 488062.9900
# Routed Length 47880.7400 Horizontal 27531.8000 Vertical 20348.9400
# Ratio Actual / Manhattan   0.0641
# Unconnected Length 701767.7500 Horizontal 232818.9800 Vertical 468948.7700
# Start Clean Pass 1 of 2
# Routing 93 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 77 Successes 70 Failures 7 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 100 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 240
# Attempts 77 Successes 70 Failures 7 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    37|     5|   7|  240|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|     0|   7|  240|   17|    0|   0| 35|  0:00:01|  0:00:01|
# Route    |  3|     5|     0|   7|  240|   24|    0|   0| 81|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   7|  240|   24|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  5|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  7|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  8|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 16|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     0|     0|   0|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 22|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 24|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     0|     0|   7|  240|   24|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     0|     0|   7|  240|   22|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   7|  240|   20|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface.dsn
# Nets 60 Connections 292 Unroutes 240
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 9 Total Vias 20
# Percent Connected   17.81
# Manhattan Length 747395.5400 Horizontal 259156.4830 Vertical 488239.0570
# Routed Length 46925.2700 Horizontal 27104.0000 Vertical 19821.2700
# Ratio Actual / Manhattan   0.0628
# Unconnected Length 701767.7500 Horizontal 232818.9800 Vertical 468948.7700
write routes (changed_only) (reset_changed) C:/Users/NOTYOU~1/AppData/Local/Temp/#Taaaaae02568.tmp
# Routing Written to File C:/Users/NOTYOU~1/AppData/Local/Temp/#Taaaaae02568.tmp
# Loading Do File C:/Users/NOTYOU~1/AppData/Local/Temp/#Taaaaag02568.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net HOMEZ_ISO Selected.
# Net LIMITZ_ISO Selected.
# Net SPINDLE_CNTRL_ISO Selected.
# Net LIMITY_ISO Selected.
# Net DIRB Selected.
# Net DIRA Selected.
# Net N93332 Selected.
# Net 0 Selected.
# Net CLKA Selected.
# Net VCCPROTECT Selected.
# Net HOMEY_ISO Selected.
# Net ENABLE_ISO Selected.
# Net CLKC Selected.
# Net DIRD Selected.
# Net DIRC Selected.
# Net LIMITX_ISO Selected.
# Net SCL_ISO Selected.
# Net SDA_ISO Selected.
# Net CLKD Selected.
# Net CLKB Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Thu Jun 28 13:30:15 2012
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface.dsn
# Nets 60 Connections 292 Unroutes 292
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 744478.7800 Horizontal 257999.4060 Vertical 486479.3740
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 744478.7800 Horizontal 255842.5800 Vertical 488636.2000
# All Components Unselected.
# All Nets Unselected.
# Current time = Thu Jun 28 13:30:15 2012
# Nets Processed 61, Net Terminals 379
# Signal Connections Created 292
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Orth Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- c:/users/not you/documents/github/steppernug_interface/allegro\steppernug_interface.dsn
# Nets 61 Connections 292 Unroutes 292
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 744478.7800 Horizontal 257999.4060 Vertical 486479.3740
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 744478.7800 Horizontal 255842.5800 Vertical 488636.2000
quit
