A multi cycle MIPS architecture implementation
