---
title: "verilog-read-sub-decls"
layout: doc
---
<strong>verilog-read-sub-decls</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-read-sub-decls)</br>
</br>
Internally parse signals going to modules under this module.</br>
Return an array of [ outputs inouts inputs ] signals for modules that are</br>
instantiated in this module.  For example if declare A A (.B(SIG)) and SIG</br>
is an output, then SIG will be included in the list.</br>
</br>
This only works on instantiations created with /*AUTOINST*/ converted by</br>
M-x verilog-auto-inst.  Otherwise, it would have to read in the whole</br>
component library to determine connectivity of the design.</br>
</br>
One work around for this problem is to manually create // Inputs and //</br>
Outputs comments above subcell signals, for example:</br>
</br>
	module ModuleName (</br>
	    // Outputs</br>
	    .out (out),</br>
	    // Inputs</br>
	    .in  (in));
