# Switch clock to PLL output of RF
w c0000018 3
w c0000000 2

# Load image file to SRAM
# load bin D:\User\Freddie\CABRIO-WIFI-SIM_4912\soc\image\ssv6200-uart.bin
load bin ssv6200-uart.bin

soc script enable

# Wireless STA Configuration
soc set STA-OPMODE          STA
soc set STA-BSSID           00:00:00:00:00:00
soc set STA-MAC             D0:DF:9A:97:AB:BA
soc set STA-WSID[0]         { disable }
soc set STA-WSID[1]         { disable }

soc set TX-ETHER-TRAP[0]    0x0000
soc set TX-ETHER-TRAP[1]    0x0000
soc set TX-ETHER-TRAP[2]    0x0000
soc set TX-ETHER-TRAP[3]    0x0000
soc set RX-ETHER-TRAP[0]    0x0000
soc set RX-ETHER-TRAP[1]    0x0000
soc set RX-ETHER-TRAP[2]    0x0000
soc set RX-ETHER-TRAP[3]    0x0000


soc set TX-FLOW-DATA        { M_ENG_HWHCI M_ENG_MIC M_ENG_ENCRYPT M_CPU_EDCATX M_ENG_TX_EDCA0 M_ENG_CPU M_ENG_CPU M_ENG_CPU }
soc set TX-FLOW-MGMT        { M_ENG_HWHCI M_ENG_ENCRYPT M_ENG_TX_EDCA0 M_ENG_CPU }
soc set TX-FLOW-CTRL        { M_ENG_HWHCI M_ENG_TX_EDCA0 M_ENG_CPU M_ENG_CPU }
soc set RX-FLOW-DATA        { M_ENG_MACRX M_ENG_ENCRYPT M_CPU_DEFRAG M_ENG_MIC M_ENG_HWHCI M_ENG_CPU M_ENG_CPU M_ENG_CPU }
soc set RX-FLOW-MGMT        { M_ENG_MACRX M_CPU_RXMGMT M_ENG_CPU M_ENG_CPU }
soc set RX-FLOW-CTRL        { M_ENG_MACRX M_ENG_CPU M_ENG_CPU M_ENG_CPU }

soc set HW-DUP-FILTER       disable
soc set PKTRX-OFFSET        80
soc set PROMIS-MODE         disable

soc set STA-QOS-CAP         disable
soc set HT-MODE             Non-HT

soc set STA-SIFS            10
soc set STA-DIFS            20
soc set STA-EIFS            30
soc set STA-NAV             0
soc set HDR-STRIP-OFF       enable
soc set HCI-RX2HOST         enable
soc set REASON-TRAP         { 0x7fffffff 0xffffffff }
soc set SEQNO-CTRL          0


soc set AUTO-SEQNO          enable
soc set ERP-PROTECT					disable


soc set STA-MCFILTER[0]     { disable 00:11:11:11:11:11 00:00:00:00:00:00 }
soc set STA-MCFILTER[1]     { disable 00:22:22:22:22:22 ff:ff:ff:ff:ff:ff }
soc set STA-MCFILTER[2]     { disable 00:33:33:33:33:33 ff:ff:ff:ff:ff:ff }
soc set STA-MCFILTER[3]     { disable 00:44:44:44:44:44 aa:aa:aa:aa:aa:aa }


soc set MGMT-TXQID			3
soc set NONQOS-TXQID		1

#soc set MRX-DECITBL		{ 0X3DF5 0X31F6 0X35F9 0X21C1 0X4BF9 0X4DB1 0X11FE 0X0BFE 0X0000 0X0000 0X0000 0X0006 0X0001 0X0003 0X0005 0X0007 0X2008 0X1001 0X0808 0X1040 0X2008 0X800E 0X0838 0X2088 0X0800 }

soc set MAC-MODE			normal

#################################################
# Set Decision Table
#################################################
soc set MRX-DECITBL					--BEGIN--
		# Decision Table
		0x3df5 0x31f6 0x35f9 0x21c1 
		0x4bf9 0x4db1 0x11fe 0x0bfe
		0x0000 0x0000 0x0000 0x0006
		0x0001 0x0003 0x0005 0x0007
		
		# Decision Mask Table
		0x2008 0x1001 0x0808 0x1040
		0x2008 0x800e 0x0838 0x2088
		0x0800	

soc set MRX-DECITBL					--END--


#################################################
# Set PHY Info Table
#################################################
soc set PHY-TBL							--BEGIN--
		# PHY-Info Table:
		0x00000000 0x00000100 0x00000200 0x00000300
		0x00000140 0x00000240 0x00000340 0x00000001
		0x00000101 0x00000201 0x00000301 0x00000401
		0x00000501 0x00000601 0x00000701 0x00030002
		0x00030102 0x00030202 0x00030302 0x00030402
		0x00030502 0x00030602 0x00030702 0x00030082
		0x00030182 0x00030282 0x00030382 0x00030482
		0x00030582 0x00030682 0x00030782 0x00030042
		0x00030142 0x00030242 0x00030342 0x00030442
		0x00030542 0x00030642 0x00030742
		
		# PHY-Index Table:
		0x013A0000 0x01020010 0x00df0010 0x00d50010
		0x00a20040 0x007f0040 0x00750040 0x003c1c70
        0x00342470 0x00302490 0x002c2c90 0x002c2cb0
		0x00282cb0 0x00282cb0 0x00282cb0 0x004c1c71
		0x00402493 0x003c2495 0x003c2cb7 0x00382cb9
		0x00382cbb 0x00382cbb 0x00382cbb 0x004c1c7d
		0x00402493 0x003c2495 0x003c2cb7 0x00382cb9
		0x00382cbb 0x00382cbb 0x00382cbb 0x00401c70
		0x00342490 0x00302490 0x00302cb0 0x002c2cb0
		0x002c2cb0 0x002c2cb0 0x002c2cb0
		
		# L-Length Table:
		0x000329a3 0x0002375a 0x0001d697 0x0001a5d7
		0x000175d4 0x00017514 0x0002f9a3 0x00000000
		
soc set PHY-TBL							--END--


# MIB counter enable                              
soc reg w 0xca000800 0xffffffff
                 
soc apply
soc script disable                     

#################################################
# Set PHY Registers
#################################################
phy-on
              
cal 7			  
                     