---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 222
      num_constraints: 286
      at: 937c10d9215517acdefcf6d0f7759b666050df0acb2870ff4c6fcd2a4e4148fd
      bt: f1f82f379028afd47388c4ba7dd5ffd0ec085288791d4de7354b0d527d46c1af
      ct: 97cd623800bf1632d7a90a77938a42aecf9449f5c945d57cb5474fd32dc10bc3
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, 0"
      - "  eq &v4, v2, 3"
      - "  mask 3, v4"
      - "    repeat 2, &v6, false, 0, 4"
      - "      add &v7, v3, v6"
      - "      store &v3, v7"
      - "  eq &v8, v2, 3"
      - "  pick &v9, v8, 6, 0"
      - "  store &v10, v9"
      - "  eq &v11, v10, v3"
      - "  retn v11"
      - ""
    output:
      - input_file: inputs/u32_3.in
        output:
          registers:
            a:
              type: bool
              value: "true"
    initial_ast: 9b654aa4b4847500519ecc1f0df700791dc95a3d49dcd2d319b94b3638422c1c
    imports_resolved_ast: 0b86af746d5d7c4b102527ace5954022928355baed9f6d51fc7f5bb8e605ccdb
    canonicalized_ast: f56e3646e0bfb6e627c371f8d2b3c96029678b658a49f94b4bbdaa34a0d5509c
    type_inferenced_ast: b81b411520a06e78dbd7882982fee1f2d529fce9f3ee2d8dffd87bbe0f821ab4
