

================================================================
== Vitis HLS Report for 'decode_can_message_Pipeline_VITIS_LOOP_182_4'
================================================================
* Date:           Tue Dec 17 11:28:49 2024

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        CAN_decoder
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.526 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        2|      196|  20.000 ns|  1.960 us|    1|  128|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_182_4  |        0|      194|        69|          1|          1|  0 ~ 127|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 69


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 1
  Pipeline-0 : II = 1, D = 69, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 72 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [can_message_decoder.cpp:182]   --->   Operation 73 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_i32_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_i32"   --->   Operation 74 'read' 'conv_i32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %empty"   --->   Operation 75 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mul_ln184_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln184"   --->   Operation 76 'read' 'mul_ln184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%num_signals_150_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %num_signals_150"   --->   Operation 77 'read' 'num_signals_150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %empty_27"   --->   Operation 78 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_i32_cast = zext i32 %conv_i32_read"   --->   Operation 79 'zext' 'conv_i32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %signal_def_mem, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hash_table_accumulator_accumulated_values, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %decoded_signals, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln182 = store i7 0, i7 %j" [can_message_decoder.cpp:182]   --->   Operation 83 'store' 'store_ln182' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %tmp_4, i7 %indvars_iv"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc120"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [can_message_decoder.cpp:182]   --->   Operation 86 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.87ns)   --->   "%icmp_ln182 = icmp_eq  i7 %j_1, i7 %num_signals_150_read" [can_message_decoder.cpp:182]   --->   Operation 87 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.87ns)   --->   "%add_ln182 = add i7 %j_1, i7 1" [can_message_decoder.cpp:182]   --->   Operation 88 'add' 'add_ln182' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %for.inc120.split, void %for.cond84.for.end122_crit_edge.exitStub" [can_message_decoder.cpp:182]   --->   Operation 89 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i7 %j_1" [can_message_decoder.cpp:184]   --->   Operation 90 'zext' 'zext_ln184' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.07ns)   --->   "%add_ln184 = add i16 %mul_ln184_read, i16 %zext_ln184" [can_message_decoder.cpp:184]   --->   Operation 91 'add' 'add_ln184' <Predicate = (!icmp_ln182)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i16 %add_ln184" [can_message_decoder.cpp:184]   --->   Operation 92 'zext' 'zext_ln184_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%hash_table_accumulator_accumulated_values_addr = getelementptr i64 %hash_table_accumulator_accumulated_values, i64 0, i64 %zext_ln184_1" [can_message_decoder.cpp:184]   --->   Operation 93 'getelementptr' 'hash_table_accumulator_accumulated_values_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%hash_table_accumulator_accumulated_values_load = load i16 %hash_table_accumulator_accumulated_values_addr" [can_message_decoder.cpp:184]   --->   Operation 94 'load' 'hash_table_accumulator_accumulated_values_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 34816> <RAM>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln182 = store i7 %add_ln182, i7 %j" [can_message_decoder.cpp:182]   --->   Operation 95 'store' 'store_ln182' <Predicate = (!icmp_ln182)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.52>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%hash_table_accumulator_accumulated_values_load = load i16 %hash_table_accumulator_accumulated_values_addr" [can_message_decoder.cpp:184]   --->   Operation 96 'load' 'hash_table_accumulator_accumulated_values_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 34816> <RAM>
ST_2 : Operation 97 [68/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 97 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln187 = store i64 0, i16 %hash_table_accumulator_accumulated_values_addr" [can_message_decoder.cpp:187]   --->   Operation 98 'store' 'store_ln187' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 34816> <RAM>

State 3 <SV = 2> <Delay = 5.27>
ST_3 : Operation 99 [67/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 99 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.27>
ST_4 : Operation 100 [66/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 100 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.27>
ST_5 : Operation 101 [65/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 101 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.27>
ST_6 : Operation 102 [64/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 102 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 103 [63/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 103 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.27>
ST_8 : Operation 104 [62/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 104 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 105 [61/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 105 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 106 [60/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 106 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 107 [59/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 107 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 108 [58/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 108 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 109 [57/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 109 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 110 [56/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 110 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 111 [55/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 111 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 112 [54/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 112 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 113 [53/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 113 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 114 [52/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 114 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 115 [51/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 115 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 116 [50/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 116 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 117 [49/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 117 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 118 [48/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 118 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 119 [47/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 119 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 120 [46/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 120 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 121 [45/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 121 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 122 [44/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 122 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 123 [43/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 123 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 124 [42/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 124 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 125 [41/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 125 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 126 [40/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 126 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 127 [39/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 127 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 128 [38/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 128 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 129 [37/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 129 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 130 [36/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 130 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 131 [35/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 131 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 132 [34/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 132 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 133 [33/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 133 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 134 [32/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 134 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 135 [31/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 135 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 136 [30/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 136 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 137 [29/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 137 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 138 [28/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 138 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 139 [27/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 139 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 140 [26/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 140 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 141 [25/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 141 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 142 [24/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 142 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 143 [23/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 143 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 144 [22/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 144 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 145 [21/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 145 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 146 [20/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 146 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 147 [19/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 147 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 148 [18/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 148 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 149 [17/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 149 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 150 [16/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 150 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 151 [15/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 151 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 152 [14/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 152 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 153 [13/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 153 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 154 [12/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 154 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 155 [11/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 155 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 156 [10/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 156 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 157 [9/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 157 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 158 [8/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 158 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 159 [7/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 159 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 160 [6/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 160 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 161 [5/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 161 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 162 [4/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 162 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 163 [3/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 163 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.95>
ST_68 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i7 %j_1" [can_message_decoder.cpp:183]   --->   Operation 164 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln183 = add i9 %zext_ln183, i9 %tmp" [can_message_decoder.cpp:183]   --->   Operation 165 'add' 'add_ln183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 166 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln183_1 = add i9 %add_ln183, i9 1" [can_message_decoder.cpp:183]   --->   Operation 166 'add' 'add_ln183_1' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i9 %add_ln183_1" [can_message_decoder.cpp:183]   --->   Operation 167 'zext' 'zext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 168 [1/1] (0.00ns)   --->   "%signal_def_mem_addr = getelementptr i80 %signal_def_mem, i64 0, i64 %zext_ln183_1" [can_message_decoder.cpp:183]   --->   Operation 168 'getelementptr' 'signal_def_mem_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 169 [2/2] (3.25ns)   --->   "%signal_def_mem_load = load i9 %signal_def_mem_addr" [can_message_decoder.cpp:183]   --->   Operation 169 'load' 'signal_def_mem_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 512> <RAM>
ST_68 : Operation 170 [2/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 170 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 186 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 186 'ret' 'ret_ln0' <Predicate = (icmp_ln182)> <Delay = 1.58>

State 69 <SV = 68> <Delay = 8.52>
ST_69 : Operation 171 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i7 %indvars_iv" [can_message_decoder.cpp:189]   --->   Operation 171 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i7 %indvars_iv_load" [can_message_decoder.cpp:182]   --->   Operation 172 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln182 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [can_message_decoder.cpp:182]   --->   Operation 173 'specpipeline' 'specpipeline_ln182' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln182 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 127, i64 63" [can_message_decoder.cpp:182]   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln182' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [can_message_decoder.cpp:182]   --->   Operation 175 'specloopname' 'specloopname_ln182' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 176 [1/2] (3.25ns)   --->   "%signal_def_mem_load = load i9 %signal_def_mem_addr" [can_message_decoder.cpp:183]   --->   Operation 176 'load' 'signal_def_mem_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 512> <RAM>
ST_69 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i80.i32.i32, i80 %signal_def_mem_load, i32 64, i32 74" [can_message_decoder.cpp:183]   --->   Operation 177 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 178 [1/68] (5.27ns)   --->   "%sdiv_ln184 = sdiv i64 %hash_table_accumulator_accumulated_values_load, i64 %conv_i32_cast" [can_message_decoder.cpp:184]   --->   Operation 178 'sdiv' 'sdiv_ln184' <Predicate = true> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i32 %sdiv_ln184" [can_message_decoder.cpp:184]   --->   Operation 179 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 180 [1/1] (0.00ns)   --->   "%conv_i_partset = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i32.i11, i32 %trunc_ln184, i11 %tmp_s" [can_message_decoder.cpp:184]   --->   Operation 180 'bitconcatenate' 'conv_i_partset' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 181 [1/1] (0.00ns)   --->   "%decoded_signals_addr = getelementptr i43 %decoded_signals, i64 0, i64 %zext_ln182" [can_message_decoder.cpp:184]   --->   Operation 181 'getelementptr' 'decoded_signals_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln184 = store i43 %conv_i_partset, i7 %decoded_signals_addr" [can_message_decoder.cpp:184]   --->   Operation 182 'store' 'store_ln184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 43> <Depth = 68> <RAM>
ST_69 : Operation 183 [1/1] (1.87ns)   --->   "%add_ln189 = add i7 %indvars_iv_load, i7 1" [can_message_decoder.cpp:189]   --->   Operation 183 'add' 'add_ln189' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln189 = store i7 %add_ln189, i7 %indvars_iv" [can_message_decoder.cpp:189]   --->   Operation 184 'store' 'store_ln189' <Predicate = true> <Delay = 1.58>
ST_69 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc120" [can_message_decoder.cpp:182]   --->   Operation 185 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 0.500ns.

 <State 1>: 6.919ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln182', can_message_decoder.cpp:182) of constant 0 on local variable 'j', can_message_decoder.cpp:182 [20]  (1.588 ns)
	'load' operation 7 bit ('j', can_message_decoder.cpp:182) on local variable 'j', can_message_decoder.cpp:182 [24]  (0.000 ns)
	'add' operation 16 bit ('add_ln184', can_message_decoder.cpp:184) [32]  (2.077 ns)
	'getelementptr' operation 16 bit ('hash_table_accumulator_accumulated_values_addr', can_message_decoder.cpp:184) [34]  (0.000 ns)
	'load' operation 64 bit ('hash_table_accumulator_accumulated_values_load', can_message_decoder.cpp:184) on array 'hash_table_accumulator_accumulated_values' [45]  (3.254 ns)

 <State 2>: 8.526ns
The critical path consists of the following:
	'load' operation 64 bit ('hash_table_accumulator_accumulated_values_load', can_message_decoder.cpp:184) on array 'hash_table_accumulator_accumulated_values' [45]  (3.254 ns)
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 3>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 4>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 5>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 6>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 7>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 8>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 9>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 10>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 11>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 12>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 13>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 14>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 15>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 16>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 17>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 18>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 19>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 20>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 21>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 22>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 23>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 24>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 25>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 26>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 27>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 28>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 29>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 30>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 31>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 32>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 33>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 34>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 35>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 36>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 37>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 38>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 39>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 40>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 41>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 42>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 43>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 44>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 45>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 46>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 47>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 48>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 49>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 50>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 51>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 52>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 53>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 54>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 55>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 56>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 57>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 58>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 59>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 60>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 61>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 62>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 63>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 64>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 65>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 66>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 67>: 5.272ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)

 <State 68>: 6.952ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln183', can_message_decoder.cpp:183) [39]  (0.000 ns)
	'add' operation 9 bit ('add_ln183_1', can_message_decoder.cpp:183) [40]  (3.698 ns)
	'getelementptr' operation 9 bit ('signal_def_mem_addr', can_message_decoder.cpp:183) [42]  (0.000 ns)
	'load' operation 80 bit ('signal_def_mem_load', can_message_decoder.cpp:183) on array 'signal_def_mem' [43]  (3.254 ns)

 <State 69>: 8.526ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln184', can_message_decoder.cpp:184) [46]  (5.272 ns)
	'store' operation 0 bit ('store_ln184', can_message_decoder.cpp:184) of variable 'conv_i_partset', can_message_decoder.cpp:184 on array 'decoded_signals' [50]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
