

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Sat Feb 15 15:52:12 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution3_pipline_mandel
* Product family: zynq
* Target device:  xc7z020i-clg484-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.516|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  493|  3181|  493|  3181|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+----------+
        |                         |                      |  Latency  |  Interval | Pipeline |
        |         Instance        |        Module        | min | max | min | max |   Type   |
        +-------------------------+----------------------+-----+-----+-----+-----+----------+
        |dataflow_in_loop_out_U0  |dataflow_in_loop_out  |   81|  529|   82|  530| dataflow |
        +-------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+------+----------+-----------+-----------+------+----------+
        |- out     |  492|  3180| 83 ~ 531 |          -|          -|     6|    no    |
        +----------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     36|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      6|     875|   2237|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     881|   2291|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |dataflow_in_loop_out_U0  |dataflow_in_loop_out  |        0|      6|  875|  2237|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |        0|      6|  875|  2237|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  12|           3|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  12|           3|           1|
    |bound_minus_1               |     -    |      0|  0|  12|           3|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  36|           9|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    3|          6|
    |loop_dataflow_output_count  |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|    6|         12|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  3|   0|    3|          0|
    |loop_dataflow_output_count  |  3|   0|    3|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  6|   0|    6|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------------+-----+-----+------------+------------------------+--------------+
|img_0_data_stream_0_V_din     | out |    8|   ap_fifo  |  img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |  img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_0_V_write   | out |    1|   ap_fifo  |  img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_1_V_din     | out |    8|   ap_fifo  |  img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |  img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_1_V_write   | out |    1|   ap_fifo  |  img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_2_V_din     | out |    8|   ap_fifo  |  img_0_data_stream_2_V |    pointer   |
|img_0_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |  img_0_data_stream_2_V |    pointer   |
|img_0_data_stream_2_V_write   | out |    1|   ap_fifo  |  img_0_data_stream_2_V |    pointer   |
|im_V                          |  in |   18|   ap_none  |          im_V          |    scalar    |
|im_V_ap_vld                   |  in |    1|   ap_none  |          im_V          |    scalar    |
|re_V                          |  in |   18|   ap_none  |          re_V          |    scalar    |
|re_V_ap_vld                   |  in |    1|   ap_none  |          re_V          |    scalar    |
|zoom_factor_V                 |  in |   18|   ap_none  |      zoom_factor_V     |    scalar    |
|zoom_factor_V_ap_vld          |  in |    1|   ap_none  |      zoom_factor_V     |    scalar    |
|ap_clk                        |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
+------------------------------+-----+-----+------------+------------------------+--------------+

