Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 28 18:47:34 2025
| Host         : DESKTOP-1C6V4N9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_RIUSJB_timing_summary_routed.rpt -pb CPU_RIUSJB_timing_summary_routed.pb -rpx CPU_RIUSJB_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_RIUSJB
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2358)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6504)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2358)
---------------------------
 There are 2311 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_25M (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6504)
---------------------------------------------------
 There are 6504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6518          inf        0.000                      0                 6518           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6518 Endpoints
Min Delay          6518 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.658ns  (logic 4.442ns (28.371%)  route 11.216ns (71.629%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.303     4.637    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT4 (Prop_lut4_I1_O)        0.119     4.756 r  uu2/uu1/REG_Files[0][10]_i_3/O
                         net (fo=1, routed)           0.876     5.633    uu2/uu1/imm32[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.268     5.901 r  uu2/uu1/REG_Files[0][10]_i_2/O
                         net (fo=11, routed)          0.134     6.034    uu2/uu1/W_Data[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.139 r  uu2/uu1/SEG_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000     6.139    uu2/uu1/SEG_OBUF[7]_inst_i_108_n_0
    SLICE_X76Y95         MUXF7 (Prop_muxf7_I0_O)      0.173     6.312 r  uu2/uu1/SEG_OBUF[7]_inst_i_49/O
                         net (fo=1, routed)           0.797     7.110    uu2/uu1/data5[2]
    SLICE_X73Y96         LUT3 (Prop_lut3_I2_O)        0.254     7.364 r  uu2/uu1/SEG_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.889     8.253    uu2/uu1/SEG_OBUF[7]_inst_i_19_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.268     8.521 r  uu2/uu1/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           3.045    11.566    uu2/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.118    11.684 r  uu2/uu1/SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.431    13.115    SEG_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.543    15.658 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.658    SEG[7]
    H19                                                               r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.473ns  (logic 4.280ns (27.661%)  route 11.193ns (72.339%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.303     4.637    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT4 (Prop_lut4_I1_O)        0.119     4.756 r  uu2/uu1/REG_Files[0][10]_i_3/O
                         net (fo=1, routed)           0.876     5.633    uu2/uu1/imm32[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.268     5.901 r  uu2/uu1/REG_Files[0][10]_i_2/O
                         net (fo=11, routed)          0.134     6.034    uu2/uu1/W_Data[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.139 r  uu2/uu1/SEG_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000     6.139    uu2/uu1/SEG_OBUF[7]_inst_i_108_n_0
    SLICE_X76Y95         MUXF7 (Prop_muxf7_I0_O)      0.173     6.312 r  uu2/uu1/SEG_OBUF[7]_inst_i_49/O
                         net (fo=1, routed)           0.797     7.110    uu2/uu1/data5[2]
    SLICE_X73Y96         LUT3 (Prop_lut3_I2_O)        0.254     7.364 r  uu2/uu1/SEG_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.889     8.253    uu2/uu1/SEG_OBUF[7]_inst_i_19_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.268     8.521 r  uu2/uu1/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           3.045    11.566    uu2/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.105    11.671 r  uu2/uu1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.408    13.079    SEG_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.394    15.473 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.473    SEG[5]
    J22                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.428ns  (logic 4.464ns (28.933%)  route 10.965ns (71.067%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.303     4.637    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT4 (Prop_lut4_I1_O)        0.119     4.756 r  uu2/uu1/REG_Files[0][10]_i_3/O
                         net (fo=1, routed)           0.876     5.633    uu2/uu1/imm32[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.268     5.901 r  uu2/uu1/REG_Files[0][10]_i_2/O
                         net (fo=11, routed)          0.134     6.034    uu2/uu1/W_Data[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.139 r  uu2/uu1/SEG_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000     6.139    uu2/uu1/SEG_OBUF[7]_inst_i_108_n_0
    SLICE_X76Y95         MUXF7 (Prop_muxf7_I0_O)      0.173     6.312 r  uu2/uu1/SEG_OBUF[7]_inst_i_49/O
                         net (fo=1, routed)           0.797     7.110    uu2/uu1/data5[2]
    SLICE_X73Y96         LUT3 (Prop_lut3_I2_O)        0.254     7.364 r  uu2/uu1/SEG_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.889     8.253    uu2/uu1/SEG_OBUF[7]_inst_i_19_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.268     8.521 r  uu2/uu1/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.747    11.268    uu2/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.124    11.392 r  uu2/uu1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.477    12.870    SEG_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.559    15.428 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.428    SEG[6]
    G20                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.329ns  (logic 4.470ns (29.158%)  route 10.860ns (70.842%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.303     4.637    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT4 (Prop_lut4_I1_O)        0.119     4.756 r  uu2/uu1/REG_Files[0][10]_i_3/O
                         net (fo=1, routed)           0.876     5.633    uu2/uu1/imm32[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.268     5.901 r  uu2/uu1/REG_Files[0][10]_i_2/O
                         net (fo=11, routed)          0.134     6.034    uu2/uu1/W_Data[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.139 r  uu2/uu1/SEG_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000     6.139    uu2/uu1/SEG_OBUF[7]_inst_i_108_n_0
    SLICE_X76Y95         MUXF7 (Prop_muxf7_I0_O)      0.173     6.312 r  uu2/uu1/SEG_OBUF[7]_inst_i_49/O
                         net (fo=1, routed)           0.797     7.110    uu2/uu1/data5[2]
    SLICE_X73Y96         LUT3 (Prop_lut3_I2_O)        0.254     7.364 r  uu2/uu1/SEG_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.889     8.253    uu2/uu1/SEG_OBUF[7]_inst_i_19_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.268     8.521 r  uu2/uu1/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.744    11.265    uu2/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.125    11.390 r  uu2/uu1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.375    12.766    SEG_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.564    15.329 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.329    SEG[4]
    K22                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.177ns  (logic 4.278ns (28.186%)  route 10.899ns (71.814%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.303     4.637    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT4 (Prop_lut4_I1_O)        0.119     4.756 r  uu2/uu1/REG_Files[0][10]_i_3/O
                         net (fo=1, routed)           0.876     5.633    uu2/uu1/imm32[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.268     5.901 r  uu2/uu1/REG_Files[0][10]_i_2/O
                         net (fo=11, routed)          0.134     6.034    uu2/uu1/W_Data[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.139 r  uu2/uu1/SEG_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000     6.139    uu2/uu1/SEG_OBUF[7]_inst_i_108_n_0
    SLICE_X76Y95         MUXF7 (Prop_muxf7_I0_O)      0.173     6.312 r  uu2/uu1/SEG_OBUF[7]_inst_i_49/O
                         net (fo=1, routed)           0.797     7.110    uu2/uu1/data5[2]
    SLICE_X73Y96         LUT3 (Prop_lut3_I2_O)        0.254     7.364 r  uu2/uu1/SEG_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.889     8.253    uu2/uu1/SEG_OBUF[7]_inst_i_19_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.268     8.521 r  uu2/uu1/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.747    11.268    uu2/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.105    11.373 r  uu2/uu1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.412    12.785    SEG_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.392    15.177 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.177    SEG[1]
    H22                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.162ns  (logic 4.272ns (28.178%)  route 10.890ns (71.822%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.303     4.637    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT4 (Prop_lut4_I1_O)        0.119     4.756 r  uu2/uu1/REG_Files[0][10]_i_3/O
                         net (fo=1, routed)           0.876     5.633    uu2/uu1/imm32[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.268     5.901 r  uu2/uu1/REG_Files[0][10]_i_2/O
                         net (fo=11, routed)          0.134     6.034    uu2/uu1/W_Data[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.139 r  uu2/uu1/SEG_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000     6.139    uu2/uu1/SEG_OBUF[7]_inst_i_108_n_0
    SLICE_X76Y95         MUXF7 (Prop_muxf7_I0_O)      0.173     6.312 r  uu2/uu1/SEG_OBUF[7]_inst_i_49/O
                         net (fo=1, routed)           0.797     7.110    uu2/uu1/data5[2]
    SLICE_X73Y96         LUT3 (Prop_lut3_I2_O)        0.254     7.364 r  uu2/uu1/SEG_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.889     8.253    uu2/uu1/SEG_OBUF[7]_inst_i_19_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.268     8.521 r  uu2/uu1/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.622    11.143    uu2/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.105    11.248 r  uu2/uu1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.528    12.776    SEG_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.386    15.162 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.162    SEG[2]
    H20                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.141ns  (logic 4.275ns (28.238%)  route 10.866ns (71.762%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.303     4.637    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT4 (Prop_lut4_I1_O)        0.119     4.756 r  uu2/uu1/REG_Files[0][10]_i_3/O
                         net (fo=1, routed)           0.876     5.633    uu2/uu1/imm32[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.268     5.901 r  uu2/uu1/REG_Files[0][10]_i_2/O
                         net (fo=11, routed)          0.134     6.034    uu2/uu1/W_Data[10]
    SLICE_X76Y95         LUT6 (Prop_lut6_I1_O)        0.105     6.139 r  uu2/uu1/SEG_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000     6.139    uu2/uu1/SEG_OBUF[7]_inst_i_108_n_0
    SLICE_X76Y95         MUXF7 (Prop_muxf7_I0_O)      0.173     6.312 r  uu2/uu1/SEG_OBUF[7]_inst_i_49/O
                         net (fo=1, routed)           0.797     7.110    uu2/uu1/data5[2]
    SLICE_X73Y96         LUT3 (Prop_lut3_I2_O)        0.254     7.364 r  uu2/uu1/SEG_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.889     8.253    uu2/uu1/SEG_OBUF[7]_inst_i_19_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.268     8.521 r  uu2/uu1/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.744    11.265    uu2/uu1/Data_4__27[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.105    11.370 r  uu2/uu1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.381    12.752    SEG_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389    15.141 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.141    SEG[3]
    K21                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu3/FR_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.976ns  (logic 1.968ns (14.081%)  route 12.008ns (85.919%))
  Logic Levels:           12  (FDRE=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.317     4.651    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I1_O)        0.105     4.756 r  uu2/uu1/i__carry__1_i_6/O
                         net (fo=9, routed)           1.263     6.019    uu2/uu1/IR_reg[30]_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105     6.124 r  uu2/uu1/F[0]_i_14/O
                         net (fo=1, routed)           0.716     6.841    uu2/uu1/F[0]_i_14_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I3_O)        0.105     6.946 f  uu2/uu1/F[0]_i_6/O
                         net (fo=95, routed)          2.869     9.815    uu2/uu1/Data_B_reg[28]
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.105     9.920 f  uu2/uu1/F[25]_i_9/O
                         net (fo=1, routed)           0.000     9.920    uu6/F[25]_i_2_1
    SLICE_X60Y103        MUXF7 (Prop_muxf7_I1_O)      0.178    10.098 f  uu6/F_reg[25]_i_5/O
                         net (fo=1, routed)           0.544    10.642    uu6/F_reg[25]_i_5_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.241    10.883 f  uu6/F[25]_i_2/O
                         net (fo=1, routed)           0.000    10.883    uu6/F[25]_i_2_n_0
    SLICE_X61Y103        MUXF7 (Prop_muxf7_I0_O)      0.178    11.061 f  uu6/F_reg[25]_i_1/O
                         net (fo=2, routed)           1.117    12.178    uu6/OP_reg[3]_0[25]
    SLICE_X65Y103        LUT6 (Prop_lut6_I3_O)        0.252    12.430 f  uu6/FR[3]_i_4/O
                         net (fo=1, routed)           0.518    12.947    uu6/FR[3]_i_4_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I2_O)        0.105    13.052 r  uu6/FR[3]_i_1/O
                         net (fo=2, routed)           0.924    13.976    uu3/FR_reg[3]_0[2]
    SLICE_X81Y108        FDRE                                         r  uu3/FR_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu3/FR_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.823ns  (logic 1.968ns (14.237%)  route 11.855ns (85.763%))
  Logic Levels:           12  (FDRE=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[0]/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/uu1/IR_reg[0]/Q
                         net (fo=18, routed)          1.257     1.641    uu2/uu1/IR_reg_n_0_[0]
    SLICE_X73Y91         LUT5 (Prop_lut5_I4_O)        0.105     1.746 f  uu2/uu1/i__carry__6_i_10/O
                         net (fo=9, routed)           0.483     2.229    uu2/uu1/i__carry__6_i_10_n_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I0_O)        0.105     2.334 f  uu2/uu1/i__carry__6_i_5/O
                         net (fo=91, routed)          2.317     4.651    uu2/uu1/IR_reg[4]_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I1_O)        0.105     4.756 r  uu2/uu1/i__carry__1_i_6/O
                         net (fo=9, routed)           1.263     6.019    uu2/uu1/IR_reg[30]_0
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105     6.124 r  uu2/uu1/F[0]_i_14/O
                         net (fo=1, routed)           0.716     6.841    uu2/uu1/F[0]_i_14_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I3_O)        0.105     6.946 f  uu2/uu1/F[0]_i_6/O
                         net (fo=95, routed)          2.869     9.815    uu2/uu1/Data_B_reg[28]
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.105     9.920 f  uu2/uu1/F[25]_i_9/O
                         net (fo=1, routed)           0.000     9.920    uu6/F[25]_i_2_1
    SLICE_X60Y103        MUXF7 (Prop_muxf7_I1_O)      0.178    10.098 f  uu6/F_reg[25]_i_5/O
                         net (fo=1, routed)           0.544    10.642    uu6/F_reg[25]_i_5_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.241    10.883 f  uu6/F[25]_i_2/O
                         net (fo=1, routed)           0.000    10.883    uu6/F[25]_i_2_n_0
    SLICE_X61Y103        MUXF7 (Prop_muxf7_I0_O)      0.178    11.061 f  uu6/F_reg[25]_i_1/O
                         net (fo=2, routed)           1.117    12.178    uu6/OP_reg[3]_0[25]
    SLICE_X65Y103        LUT6 (Prop_lut6_I3_O)        0.252    12.430 f  uu6/FR[3]_i_4/O
                         net (fo=1, routed)           0.518    12.947    uu6/FR[3]_i_4_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I2_O)        0.105    13.052 r  uu6/FR[3]_i_1/O
                         net (fo=2, routed)           0.771    13.823    uu3/FR_reg[3]_0[2]
    SLICE_X73Y95         FDRE                                         r  uu3/FR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu3/F_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu4/DM_Memory_reg[24][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.694ns  (logic 0.962ns (7.025%)  route 12.732ns (92.975%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE                         0.000     0.000 r  uu3/F_reg[17]/C
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  uu3/F_reg[17]/Q
                         net (fo=9, routed)           1.668     2.105    uu3/F_reg[30]_0[17]
    SLICE_X70Y103        LUT6 (Prop_lut6_I3_O)        0.105     2.210 f  uu3/DM_Memory[11][31]_i_3/O
                         net (fo=147, routed)         5.121     7.331    uu3/DM_Memory[11][31]_i_3_n_0
    SLICE_X75Y104        LUT6 (Prop_lut6_I0_O)        0.105     7.436 f  uu3/DM_Memory[17][31]_i_5/O
                         net (fo=2, routed)           0.551     7.987    uu3/DM_Memory[17][31]_i_5_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I5_O)        0.105     8.092 f  uu3/DM_Memory[24][31]_i_3/O
                         net (fo=43, routed)          1.789     9.881    uu3/DM_Memory[24][31]_i_3_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.105     9.986 r  uu3/DM_Memory[24][31]_i_1/O
                         net (fo=62, routed)          2.870    12.856    uu3/F_reg[0]_rep__0_2
    SLICE_X62Y106        LUT2 (Prop_lut2_I0_O)        0.105    12.961 r  uu3/DM_Memory[24][26]_i_1/O
                         net (fo=1, routed)           0.732    13.694    uu4/DM_Memory_reg[24][26]_0
    SLICE_X64Y109        FDCE                                         r  uu4/DM_Memory_reg[24][26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uu2/uu1/PC_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/PC0_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.167ns (73.209%)  route 0.061ns (26.791%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDCE                         0.000     0.000 r  uu2/uu1/PC_reg[26]/C
    SLICE_X70Y99         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  uu2/uu1/PC_reg[26]/Q
                         net (fo=4, routed)           0.061     0.228    uu2/uu1/PC[26]
    SLICE_X71Y99         FDRE                                         r  uu2/uu1/PC0_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/uut/ALU_OP_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uu6/OP_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.269%)  route 0.086ns (29.731%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y91         LDCE                         0.000     0.000 r  uu6/uut/ALU_OP_reg[3]/G
    SLICE_X72Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uu6/uut/ALU_OP_reg[3]/Q
                         net (fo=1, routed)           0.086     0.244    uu6/uut/ALU_OP_0[3]
    SLICE_X73Y91         LUT5 (Prop_lut5_I0_O)        0.045     0.289 r  uu6/uut/OP[3]_i_1/O
                         net (fo=1, routed)           0.000     0.289    uu6/uut_n_0
    SLICE_X73Y91         FDCE                                         r  uu6/OP_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/PC_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/PC0_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.146ns (49.901%)  route 0.147ns (50.099%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE                         0.000     0.000 r  uu2/uu1/PC_reg[31]/C
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  uu2/uu1/PC_reg[31]/Q
                         net (fo=4, routed)           0.147     0.293    uu2/uu1/PC[31]
    SLICE_X74Y100        FDRE                                         r  uu2/uu1/PC0_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/IR_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.187%)  route 0.139ns (45.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDCE                         0.000     0.000 r  uu6/PC0_Write_reg/C
    SLICE_X74Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uu6/PC0_Write_reg/Q
                         net (fo=66, routed)          0.139     0.303    uu2/uu1/IR_reg[15]_rep_1[0]
    SLICE_X73Y92         FDRE                                         r  uu2/uu1/IR_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/IR_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.187%)  route 0.139ns (45.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDCE                         0.000     0.000 r  uu6/PC0_Write_reg/C
    SLICE_X74Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uu6/PC0_Write_reg/Q
                         net (fo=66, routed)          0.139     0.303    uu2/uu1/IR_reg[15]_rep_1[0]
    SLICE_X73Y92         FDRE                                         r  uu2/uu1/IR_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/IR_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.187%)  route 0.139ns (45.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDCE                         0.000     0.000 r  uu6/PC0_Write_reg/C
    SLICE_X74Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uu6/PC0_Write_reg/Q
                         net (fo=66, routed)          0.139     0.303    uu2/uu1/IR_reg[15]_rep_1[0]
    SLICE_X73Y92         FDRE                                         r  uu2/uu1/IR_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/IR_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.187%)  route 0.139ns (45.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDCE                         0.000     0.000 r  uu6/PC0_Write_reg/C
    SLICE_X74Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uu6/PC0_Write_reg/Q
                         net (fo=66, routed)          0.139     0.303    uu2/uu1/IR_reg[15]_rep_1[0]
    SLICE_X73Y92         FDRE                                         r  uu2/uu1/IR_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/PC_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/PC0_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.167ns (54.501%)  route 0.139ns (45.499%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDCE                         0.000     0.000 r  uu2/uu1/PC_reg[20]/C
    SLICE_X74Y97         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  uu2/uu1/PC_reg[20]/Q
                         net (fo=4, routed)           0.139     0.306    uu2/uu1/PC[20]
    SLICE_X73Y98         FDRE                                         r  uu2/uu1/PC0_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu6/uut/ALU_OP_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.191ns (57.844%)  route 0.139ns (42.156%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[12]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uu2/uu1/IR_reg[12]/Q
                         net (fo=6, routed)           0.139     0.285    uu2/uu1/inst[12]
    SLICE_X75Y91         LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  uu2/uu1/ALU_OP_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    uu6/uut/OP_reg[3][0]
    SLICE_X75Y91         LDCE                                         r  uu6/uut/ALU_OP_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/FSM_sequential_ST_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu6/FSM_sequential_ST_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.209ns (62.693%)  route 0.124ns (37.307%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         FDCE                         0.000     0.000 r  uu6/FSM_sequential_ST_reg[0]/C
    SLICE_X76Y89         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uu6/FSM_sequential_ST_reg[0]/Q
                         net (fo=17, routed)          0.124     0.288    uu6/FSM_sequential_ST_reg[3]_0[0]
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.333 r  uu6/FSM_sequential_ST[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    uu6/FSM_sequential_ST[1]_i_1_n_0
    SLICE_X77Y89         FDCE                                         r  uu6/FSM_sequential_ST_reg[1]/D
  -------------------------------------------------------------------    -------------------





