// Seed: 3742699211
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4
);
  xor primCall (id_0, id_1, id_2, id_3, id_4);
  module_2 modCall_1 ();
endmodule
program module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_6
  );
endmodule
module module_2 ();
  module_3 modCall_1 ();
  assign module_0.id_3 = 0;
endmodule
program module_3;
  assign id_1 = -1'b0;
  wire id_2, id_3;
  assign id_2 = id_2;
  assign id_1 = id_3 && 1;
  wire id_4;
  wire id_5;
  id_6 :
  assert property (@($display(id_2)) -1) $display;
  id_7(
      id_1
  );
endmodule
