Version 4
SHEET 1 1496 680
WIRE 416 160 304 160
WIRE 656 160 416 160
WIRE 304 256 272 256
WIRE 656 272 656 160
WIRE 656 272 -32 272
WIRE 208 320 208 240
WIRE 208 336 208 320
FLAG 208 80 Vdd
FLAG 384 320 Vout
FLAG 416 160 Vin
FLAG -32 352 0
FLAG 304 256 Vdd
SYMBOL s_clock 208 160 R0
SYMATTR InstName X1
SYMBOL voltage -32 256 R0
WINDOW 3 44 80 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value 1
SYMATTR InstName Vin
SYMBOL s_current_boost 272 320 R0
SYMATTR InstName X2
TEXT -176 56 Left 2 !V_dd Vdd 0 5
TEXT 32 -40 Left 2 ;.dc Vin 725mV 1.2V
TEXT 40 0 Left 2 !.tran 2m
TEXT -168 136 Left 2 ;V_in Vin 0 870mV
TEXT 392 -48 Left 2 !.lib Z:\\home\\sdanthinne\\Documents\\307\\computer\\gateTransistorModels\\DetailedModel.mod
TEXT 528 48 Left 2 !.ic V(Vout)=0
TEXT -512 208 Left 2 ;PWL(800u 725m 850u 900m 875u 1.1 885u 1.2)
