// Seed: 2052777463
module module_0 ();
  id_1(
      .id_0(-1), .id_1((-1)), .id_2()
  );
  assign id_2 = 1'b0;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    output wire id_3,
    input supply0 id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_ff begin : LABEL_0
    id_3 <= -1;
  end
  module_0 modCall_1 ();
  assign id_3 = id_3;
  assign id_4 = {!id_3 ** 1{1'd0}};
  reg id_5, id_6;
  uwire id_7 = id_7;
  id_8(
      id_3, id_6, id_2
  );
  wire id_9;
  always $display;
  id_10(
      id_7, (-1'b0)
  );
  wire id_11;
  parameter id_12 = !-1;
  assign id_2 = 1;
  for (id_13 = id_3; -1; id_2 = id_2) assign id_2 = id_4;
  assign id_1 = id_12;
  assign id_5 = -1;
endmodule
