set_property SRC_FILE_INFO {cfile:c:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc rfile:../../../lab4_5_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in]] 0.10000000000000001
