{
  "DESIGN_NAME": "expmob1",
  "VERILOG_FILES": ["dir::expmob1.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "DIE_AREA": [0, 0, 1700, 1700],
  "FP_SIZING": "absolute"
}
