Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx16csg324-3
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <DIP_Switches_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mydemoleds_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mymuxeddisplay_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mykeyboard_0>.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <INTERRUPT_ACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_IC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M_AXI_DC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 1952: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <MPLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_dcrDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SMRdErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SMWrErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SMBusy> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SrdDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SrdWdAddr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_Sssize> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_dcrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SaddrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SrdBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SrdComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SrdDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_Srearbitrate> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_Swait> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SwrBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SwrComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <PLB_SwrDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2596: Output port <Bus_Error_Det> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl1_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl2_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl3_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_SSize> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_MBusy> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <S_AXI_CTRL_BRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <S_AXI_CTRL_RDATA> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <S_AXI_CTRL_RRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl1_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl1_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl1_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl1_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl2_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl2_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl2_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl2_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl3_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl3_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl3_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Sl3_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <Interrupt> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_addrAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_wrComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_rdComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <S_AXI_CTRL_AWREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <S_AXI_CTRL_WREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <S_AXI_CTRL_BVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <S_AXI_CTRL_ARREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2755: Output port <S_AXI_CTRL_RVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl1_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl2_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl3_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_SSize> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_MBusy> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <S_AXI_CTRL_BRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <S_AXI_CTRL_RDATA> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <S_AXI_CTRL_RRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl1_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl1_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl1_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl1_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl2_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl2_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl2_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl2_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl3_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl3_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl3_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Sl3_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <Interrupt> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_addrAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_wrComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_rdComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <S_AXI_CTRL_AWREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <S_AXI_CTRL_WREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <S_AXI_CTRL_BVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <S_AXI_CTRL_ARREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 2874: Output port <S_AXI_CTRL_RVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3011: Output port <Interrupt> of the instance <RS232_Uart_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3060: Output port <GPIO_IO_O> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3060: Output port <GPIO_IO_T> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3060: Output port <GPIO2_IO_O> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3060: Output port <GPIO2_IO_T> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3060: Output port <IP2INTC_Irpt> of the instance <DIP_Switches_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT1> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT2> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3113: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <S_AXI_BRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <S_AXI_RDATA> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <S_AXI_RRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Reg_En_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Interrupt> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <S_AXI_AWREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <S_AXI_WREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <S_AXI_BVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <S_AXI_ARREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <S_AXI_RVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Clk_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_TDI_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Capture_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Shift_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Update_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Dbg_Rst_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <bscan_tdi> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <bscan_reset> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <bscan_shift> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <bscan_update> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <bscan_capture> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <bscan_sel1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <bscan_drck1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <bscan_ext_tdo> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Ext_JTAG_DRCK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Ext_JTAG_RESET> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Ext_JTAG_SEL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Ext_JTAG_CAPTURE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Ext_JTAG_SHIFT> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Ext_JTAG_UPDATE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3142: Output port <Ext_JTAG_TDI> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <Interconnect_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\mainuser\Desktop\School\CST345\FinalTry3\BSB\hdl\system.vhd" line 3491: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_dip_switches_8bits_wrapper.ngc>.
Reading core <../implementation/system_mykeyboard_0_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_mydemoleds_0_wrapper.ngc>.
Reading core <../implementation/system_mymuxeddisplay_0_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Loading core <system_dip_switches_8bits_wrapper> for timing and area information for instance <DIP_Switches_8Bits>.
Loading core <system_mykeyboard_0_wrapper> for timing and area information for instance <mykeyboard_0>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_mydemoleds_0_wrapper> for timing and area information for instance <mydemoleds_0>.
Loading core <system_mymuxeddisplay_0_wrapper> for timing and area information for instance <mymuxeddisplay_0>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 26.
INFO:Xst:2260 - The FF/Latch <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <mykeyboard_0> is equivalent to the following 2 FFs/Latches : <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> in Unit <mykeyboard_0> is equivalent to the following 2 FFs/Latches : <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0_1> <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <mykeyboard_0> is equivalent to the following 2 FFs/Latches : <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_1> <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 8 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <mydemoleds_0> is equivalent to the following 2 FFs/Latches : <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1> in Unit <mydemoleds_0> is equivalent to the following FF/Latch : <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> in Unit <mydemoleds_0> is equivalent to the following FF/Latch : <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <mydemoleds_0> is equivalent to the following 2 FFs/Latches : <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <mykeyboard_0> is equivalent to the following 2 FFs/Latches : <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> in Unit <mykeyboard_0> is equivalent to the following 2 FFs/Latches : <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0_1> <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <mykeyboard_0> is equivalent to the following 2 FFs/Latches : <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_1> <mykeyboard_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 8 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <mydemoleds_0> is equivalent to the following 2 FFs/Latches : <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1> in Unit <mydemoleds_0> is equivalent to the following FF/Latch : <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> in Unit <mydemoleds_0> is equivalent to the following FF/Latch : <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <mydemoleds_0> is equivalent to the following 2 FFs/Latches : <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> <mydemoleds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3338
#      GND                         : 16
#      INV                         : 33
#      LUT1                        : 36
#      LUT2                        : 191
#      LUT3                        : 443
#      LUT4                        : 759
#      LUT5                        : 454
#      LUT6                        : 824
#      LUT6_2                      : 79
#      MULT_AND                    : 2
#      MUXCY                       : 80
#      MUXCY_L                     : 163
#      MUXF7                       : 121
#      VCC                         : 8
#      XORCY                       : 129
# FlipFlops/Latches                : 2964
#      FD                          : 385
#      FDC                         : 22
#      FDC_1                       : 5
#      FDCE                        : 17
#      FDE                         : 361
#      FDE_1                       : 8
#      FDP                         : 5
#      FDR                         : 1427
#      FDRE                        : 644
#      FDRE_1                      : 1
#      FDS                         : 37
#      FDSE                        : 52
# RAMS                             : 48
#      RAM32M                      : 16
#      RAMB16BWER                  : 32
# Shift Registers                  : 141
#      SRL16                       : 1
#      SRL16E                      : 34
#      SRLC16E                     : 106
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 40
#      IBUF                        : 15
#      OBUF                        : 25
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 3
#      AND2B1L                     : 1
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2964  out of  18224    16%  
 Number of Slice LUTs:                 3024  out of   9112    33%  
    Number used as Logic:              2819  out of   9112    30%  
    Number used as Memory:              205  out of   2176     9%  
       Number used as RAM:               64
       Number used as SRL:              141

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4512
   Number with an unused Flip Flop:    1548  out of   4512    34%  
   Number with an unused LUT:          1488  out of   4512    32%  
   Number of fully used LUT-FF pairs:  1476  out of   4512    32%  
   Number of unique control sets:       128

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    232    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      3  out of     32     9%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                             | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin           | PLL_ADV:CLKOUT0                                                                                                   | 2904  |
mdm_0/mdm_0/drck_i                 | BUFG                                                                                                              | 209   |
mdm_0/Ext_JTAG_UPDATE              | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 43    |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.886ns (Maximum Frequency: 101.156MHz)
   Minimum input arrival time before clock: 7.508ns
   Maximum output required time after clock: 9.715ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 5.219ns (frequency: 191.606MHz)
  Total number of paths / destination ports: 515427 / 7838
-------------------------------------------------------------------------
Delay:               7.829ns (Levels of Logic = 0)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1 (DSP)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 0.7X
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 0.7X

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            48   0.447   1.519  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>)
     DSP48A1:B0                5.863          microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1
    ----------------------------------------
    Total                      7.829ns (6.310ns logic, 1.519ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.953ns (frequency: 143.817MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               3.477ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.924  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.203   1.132  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.102          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.477ns (1.421ns logic, 2.056ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Clock period: 9.886ns (frequency: 101.156MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               4.943ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      mdm_0/Ext_JTAG_UPDATE falling
  Destination Clock: mdm_0/Ext_JTAG_UPDATE rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.203   0.961  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'mdm_0:Dbg_Reg_En_0<3>'
     begin scope: 'microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_254_o_PWR_117_o_MUX_5027_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_254_o_PWR_117_o_MUX_5027_o11)
     LUT4:I3->O           10   0.205   0.856  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.322          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      4.943ns (1.380ns logic, 3.563ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 53 / 47
-------------------------------------------------------------------------
Offset:              3.190ns (Levels of Logic = 3)
  Source:            mykeyboard_0_row_pin<3> (PAD)
  Destination:       mykeyboard_0/mykeyboard_0/USER_LOGIC_I/keypad/sel_1 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 0.7X

  Data Path: mykeyboard_0_row_pin<3> to mykeyboard_0/mykeyboard_0/USER_LOGIC_I/keypad/sel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  mykeyboard_0_row_pin_3_IBUF (mykeyboard_0_row_pin_3_IBUF)
     begin scope: 'mykeyboard_0:row<3>'
     LUT4:I0->O            2   0.203   0.616  mykeyboard_0/USER_LOGIC_I/keypad/row[3]_PWR_30_o_equal_7_o<3>1 (mykeyboard_0/USER_LOGIC_I/keypad/row[3]_PWR_30_o_equal_7_o)
     FDCE:CE                   0.322          mykeyboard_0/USER_LOGIC_I/keypad/sel_0
    ----------------------------------------
    Total                      3.190ns (1.747ns logic, 1.443ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.185ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.079  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.203   1.132  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.102          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.185ns (0.974ns logic, 2.211ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              7.508ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mdm_0/Ext_JTAG_UPDATE falling

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   1.147  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (mdm_0/sel)
     LUT5:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.203   0.579  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.430          mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      7.508ns (1.648ns logic, 5.860ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 33 / 15
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 3)
  Source:            mykeyboard_0/mykeyboard_0/USER_LOGIC_I/keypad/sel_0 (FF)
  Destination:       mykeyboard_0_column_pin<1> (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 0.7X

  Data Path: mykeyboard_0/mykeyboard_0/USER_LOGIC_I/keypad/sel_0 to mykeyboard_0_column_pin<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.849  mykeyboard_0/USER_LOGIC_I/keypad/sel_0 (mykeyboard_0/USER_LOGIC_I/keypad/sel<0>)
     LUT2:I0->O            1   0.203   0.579  mykeyboard_0/USER_LOGIC_I/keypad/Mram_column21 (column<1>)
     end scope: 'mykeyboard_0:column<1>'
     OBUF:I->O                 2.571          mykeyboard_0_column_pin_1_OBUF (mykeyboard_0_column_pin<1>)
    ----------------------------------------
    Total                      4.649ns (3.221ns logic, 1.428ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              6.767ns (Levels of Logic = 8)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/Ext_JTAG_UPDATE falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.203   0.774  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0:Dbg_Reg_En_0<7>'
     begin scope: 'microblaze_0:DBG_REG_EN<7>'
     LUT6:I5->O            1   0.205   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      6.767ns (1.669ns logic, 5.098ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 199 / 1
-------------------------------------------------------------------------
Offset:              9.715ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.447   1.608  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO124)
     LUT6:I1->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125)
     LUT6:I1->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT6:I1->O            1   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      9.715ns (2.073ns logic, 7.642ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    7.829|         |         |         |
mdm_0/Ext_JTAG_UPDATE   |    3.711|    2.923|         |         |
mdm_0/mdm_0/drck_i      |    4.360|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/Ext_JTAG_UPDATE
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    2.344|         |         |         |
mdm_0/Ext_JTAG_UPDATE   |         |    4.943|    7.868|         |
mdm_0/mdm_0/drck_i      |    1.263|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/drck_i
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    5.158|         |         |         |
mdm_0/Ext_JTAG_UPDATE   |         |    4.934|    2.873|         |
mdm_0/mdm_0/drck_i      |    2.427|    3.477|    3.249|         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.52 secs
 
--> 

Total memory usage is 318616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :  763 (   0 filtered)

