#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x185a590 .scope module, "decoder_3_8_tb" "decoder_3_8_tb" 2 3;
 .timescale 0 0;
v0x18886c0_0 .var "E_tb", 0 0;
v0x1888760_0 .var "In_tb", 2 0;
v0x1888830_0 .net "Out_tb", 7 0, L_0x1889840;  1 drivers
v0x1888930_0 .var "clka", 0 0;
v0x1888a00_0 .net "clka_out", 0 0, v0x1886a10_0;  1 drivers
v0x1888af0_0 .var "clkb", 0 0;
v0x1888bc0_0 .net "clkb_out", 0 0, v0x1886ba0_0;  1 drivers
S_0x1858f30 .scope module, "clkgen_1" "clkgen" 2 10, 3 22 0, S_0x185a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "clkb"
    .port_info 2 /OUTPUT 1 "clka_out"
    .port_info 3 /OUTPUT 1 "clkb_out"
v0x185abe0_0 .net "clka", 0 0, v0x1888930_0;  1 drivers
v0x1886a10_0 .var "clka_out", 0 0;
v0x1886ad0_0 .net "clkb", 0 0, v0x1888af0_0;  1 drivers
v0x1886ba0_0 .var "clkb_out", 0 0;
E_0x185a970 .event edge, v0x1886ad0_0;
E_0x186c6f0 .event edge, v0x185abe0_0;
S_0x1886d10 .scope module, "decoder_1" "decoder_3_8" 2 9, 3 10 0, S_0x185a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E"
    .port_info 1 /INPUT 3 "In"
    .port_info 2 /OUTPUT 8 "Out"
L_0x1888c90 .functor NOT 1, L_0x1888d60, C4<0>, C4<0>, C4<0>;
L_0x1888ea0 .functor AND 1, v0x18886c0_0, L_0x1888fb0, C4<1>, C4<1>;
L_0x18890a0 .functor AND 1, v0x18886c0_0, L_0x1888c90, C4<1>, C4<1>;
v0x1887fb0_0 .net "E", 0 0, v0x18886c0_0;  1 drivers
v0x1888070_0 .net "E1", 0 0, L_0x1888c90;  1 drivers
v0x1888130_0 .net "G1", 0 0, L_0x1888ea0;  1 drivers
v0x1888200_0 .net "G2", 0 0, L_0x18890a0;  1 drivers
v0x18882d0_0 .net "In", 2 0, v0x1888760_0;  1 drivers
v0x18883c0_0 .net "Out", 7 0, L_0x1889840;  alias, 1 drivers
v0x1888480_0 .net *"_s1", 0 0, L_0x1888d60;  1 drivers
v0x1888560_0 .net *"_s3", 0 0, L_0x1888fb0;  1 drivers
L_0x1888d60 .part v0x1888760_0, 2, 1;
L_0x1888fb0 .part v0x1888760_0, 2, 1;
L_0x1889390 .part v0x1888760_0, 0, 2;
L_0x1889750 .part v0x1888760_0, 0, 2;
L_0x1889840 .concat8 [ 4 4 0 0], L_0x18895e0, L_0x1889250;
S_0x1886f50 .scope module, "block1" "decoder_2_4" 3 18, 3 2 0, S_0x1886d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E"
    .port_info 1 /INPUT 2 "In"
    .port_info 2 /OUTPUT 4 "Out"
v0x18871b0_0 .net "E", 0 0, L_0x1888ea0;  alias, 1 drivers
v0x1887290_0 .net "In", 1 0, L_0x1889390;  1 drivers
v0x1887370_0 .net "Out", 3 0, L_0x1889250;  1 drivers
L_0x7f96efb10018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1887430_0 .net/2u *"_s0", 3 0, L_0x7f96efb10018;  1 drivers
v0x1887510_0 .net *"_s2", 3 0, L_0x18891b0;  1 drivers
L_0x7f96efb10060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1887640_0 .net/2u *"_s4", 3 0, L_0x7f96efb10060;  1 drivers
L_0x18891b0 .shift/l 4, L_0x7f96efb10018, L_0x1889390;
L_0x1889250 .functor MUXZ 4, L_0x7f96efb10060, L_0x18891b0, L_0x1888ea0, C4<>;
S_0x18877a0 .scope module, "block2" "decoder_2_4" 3 19, 3 2 0, S_0x1886d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E"
    .port_info 1 /INPUT 2 "In"
    .port_info 2 /OUTPUT 4 "Out"
v0x18879c0_0 .net "E", 0 0, L_0x18890a0;  alias, 1 drivers
v0x1887aa0_0 .net "In", 1 0, L_0x1889750;  1 drivers
v0x1887b80_0 .net "Out", 3 0, L_0x18895e0;  1 drivers
L_0x7f96efb100a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1887c40_0 .net/2u *"_s0", 3 0, L_0x7f96efb100a8;  1 drivers
v0x1887d20_0 .net *"_s2", 3 0, L_0x1889510;  1 drivers
L_0x7f96efb100f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1887e50_0 .net/2u *"_s4", 3 0, L_0x7f96efb100f0;  1 drivers
L_0x1889510 .shift/l 4, L_0x7f96efb100a8, L_0x1889750;
L_0x18895e0 .functor MUXZ 4, L_0x7f96efb100f0, L_0x1889510, L_0x18890a0, C4<>;
    .scope S_0x1858f30;
T_0 ;
    %wait E_0x186c6f0;
    %load/v 8, v0x185abe0_0, 1;
    %set/v v0x1886a10_0, 8, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1858f30;
T_1 ;
    %wait E_0x185a970;
    %load/v 8, v0x1886ad0_0, 1;
    %set/v v0x1886ba0_0, 8, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x185a590;
T_2 ;
    %set/v v0x1888930_0, 0, 1;
    %set/v v0x1888af0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x185a590;
T_3 ;
    %delay 10, 0;
    %load/v 8, v0x1888930_0, 1;
    %inv 8, 1;
    %set/v v0x1888930_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x185a590;
T_4 ;
    %delay 20, 0;
    %load/v 8, v0x1888af0_0, 1;
    %inv 8, 1;
    %set/v v0x1888af0_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x185a590;
T_5 ;
    %delay 0, 0;
    %set/v v0x18886c0_0, 0, 1;
    %set/v v0x1888760_0, 0, 3;
    %delay 10, 0;
    %set/v v0x18886c0_0, 1, 1;
    %set/v v0x1888760_0, 0, 3;
    %delay 10, 0;
    %set/v v0x18886c0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x1888760_0, 8, 3;
    %delay 10, 0;
    %set/v v0x18886c0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x1888760_0, 8, 3;
    %delay 10, 0;
    %set/v v0x18886c0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x1888760_0, 8, 3;
    %delay 10, 0;
    %set/v v0x18886c0_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x1888760_0, 8, 3;
    %delay 10, 0;
    %set/v v0x18886c0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x1888760_0, 8, 3;
    %delay 10, 0;
    %set/v v0x18886c0_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x1888760_0, 8, 3;
    %delay 10, 0;
    %set/v v0x18886c0_0, 1, 1;
    %set/v v0x1888760_0, 1, 3;
    %delay 10, 0;
    %vpi_call/w 2 31 "$finish" {0 0};
    %end;
    .thread T_5;
    .scope S_0x185a590;
T_6 ;
    %vpi_call/w 2 34 "$dumpfile", "decoder.vcd" {0 0};
    %vpi_call/w 2 35 "$dumpvars", 1'sb0, S_0x1886d10 {0 0};
    %vpi_call/w 2 36 "$dumpvars", 1'sb0, S_0x1858f30 {0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
