Timing Analyzer report for milestone2_test2
Thu May 16 23:23:02 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 17. Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 30. Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 42. Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; milestone2_test2                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                      ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; CLOCK_50                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                 ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] } ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 263.85 MHz ; 263.85 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 481.7 MHz  ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.790 ; -117.132      ;
; CLOCK_50                                                                 ; -1.209 ; -1.209        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.385 ; 0.000         ;
; CLOCK_50                                                                 ; 0.407 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                            ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.217 ; -55.014       ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                            ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.971 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -98.945       ;
+--------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.790 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[16]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.708      ;
; -2.790 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[15]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.708      ;
; -2.790 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.708      ;
; -2.790 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.708      ;
; -2.790 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.708      ;
; -2.790 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.708      ;
; -2.781 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.696      ;
; -2.781 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.696      ;
; -2.691 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[16]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.609      ;
; -2.691 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[15]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.609      ;
; -2.691 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.609      ;
; -2.691 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.609      ;
; -2.691 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.609      ;
; -2.691 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.609      ;
; -2.679 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.594      ;
; -2.679 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.594      ;
; -2.634 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[16]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.556      ;
; -2.634 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[15]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.556      ;
; -2.634 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.556      ;
; -2.634 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.556      ;
; -2.634 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.556      ;
; -2.634 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.556      ;
; -2.625 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.544      ;
; -2.625 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.544      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[23]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[22]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[17]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[12]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.469      ;
; -2.507 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[16]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.429      ;
; -2.507 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[15]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.429      ;
; -2.507 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.429      ;
; -2.507 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.429      ;
; -2.507 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.429      ;
; -2.507 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.429      ;
; -2.498 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.417      ;
; -2.498 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.417      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[23]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[22]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[17]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[12]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.486 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.399      ;
; -2.478 ; codec_controller:codec_controller_1|count[0]           ; i2c_master:i2c_master_1|data[4]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.404      ;
; -2.465 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.379      ;
; -2.464 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.378      ;
; -2.445 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[16]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.363      ;
; -2.445 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[15]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.363      ;
; -2.445 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.363      ;
; -2.445 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.363      ;
; -2.445 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.363      ;
; -2.445 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.363      ;
; -2.436 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.351      ;
; -2.436 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.351      ;
; -2.409 ; codec_controller:codec_controller_1|count[1]           ; i2c_master:i2c_master_1|data[4]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.335      ;
; -2.401 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.315      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[23]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[22]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[17]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[12]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.400 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.317      ;
; -2.399 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.313      ;
; -2.390 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[16]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.312      ;
; -2.390 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[15]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.312      ;
; -2.390 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.312      ;
; -2.390 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.312      ;
; -2.390 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.312      ;
; -2.390 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.312      ;
; -2.381 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.300      ;
; -2.381 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.300      ;
; -2.367 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 3.288      ;
; -2.353 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[16]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.268      ;
; -2.353 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[15]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.268      ;
; -2.353 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.268      ;
; -2.353 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.268      ;
; -2.353 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.268      ;
; -2.353 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.268      ;
; -2.344 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.256      ;
; -2.344 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.256      ;
; -2.326 ; codec_controller:codec_controller_1|count[1]           ; i2c_master:i2c_master_1|data[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.484     ; 2.840      ;
; -2.319 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 3.240      ;
; -2.300 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|byte_count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.215      ;
; -2.296 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|byte_count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.210      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.209 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.937      ; 4.866      ;
; -1.076 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 1.993      ;
; -0.526 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.937      ; 4.683      ;
; 0.152  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.387 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.674      ;
; 0.403 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; i2s_master:i2s_master_1|bclk_sig                                        ; i2s_master:i2s_master_1|bclk_sig                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[0]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.429 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.716      ;
; 0.449 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.715      ;
; 0.460 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_start_write       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.726      ;
; 0.473 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.755      ;
; 0.532 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.512      ; 1.230      ;
; 0.537 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.512      ; 1.235      ;
; 0.552 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.553 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.598 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 0.862      ;
; 0.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.605 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.871      ;
; 0.621 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.904      ;
; 0.622 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.888      ;
; 0.624 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.890      ;
; 0.624 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.890      ;
; 0.625 ; i2s_master:i2s_master_1|bit_count[6]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.892      ;
; 0.639 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.906      ;
; 0.642 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.911      ;
; 0.650 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.531      ; 1.367      ;
; 0.654 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.920      ;
; 0.654 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.937      ;
; 0.658 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.512      ; 1.356      ;
; 0.661 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.928      ;
; 0.669 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.951      ;
; 0.669 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.685 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 0.940      ;
; 0.686 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.952      ;
; 0.689 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.955      ;
; 0.720 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 1.002      ;
; 0.722 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 1.004      ;
; 0.742 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.513      ; 1.441      ;
; 0.747 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.513      ; 1.446      ;
; 0.813 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 1.508      ;
; 0.837 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.098      ;
; 0.840 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 1.535      ;
; 0.861 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.128      ;
; 0.868 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.513      ; 1.567      ;
; 0.872 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 1.154      ;
; 0.874 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 1.156      ;
; 0.908 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.174      ;
; 0.918 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.188      ;
; 0.925 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.195      ;
; 0.925 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.195      ;
; 0.926 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.196      ;
; 0.926 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.196      ;
; 0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 1.627      ;
; 0.938 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.221      ;
; 0.961 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_state.state_start_write       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.228      ;
; 0.961 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.228      ;
; 0.971 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.238      ;
; 0.974 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.243      ;
; 0.979 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.246      ;
; 0.981 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.534      ; 1.701      ;
; 0.981 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.264      ;
; 0.988 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; i2c_master:i2c_master_1|clk_edge_mask[0]                                ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.271      ;
; 0.993 ; i2c_master:i2c_master_1|data[3]                                         ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.276      ;
; 0.993 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.260      ;
; 0.998 ; i2c_master:i2c_master_1|data[4]                                         ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.281      ;
; 1.006 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.277      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.407 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.959 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 3.050      ; 4.457      ;
; 1.543 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 1.810      ;
; 1.655 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 3.050      ; 4.653      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.217 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.142      ;
; -1.217 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.142      ;
; -1.217 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.142      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 1.942      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 1.942      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 1.942      ;
; -0.992 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 1.906      ;
; -0.992 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 1.906      ;
; -0.992 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 1.906      ;
; -0.992 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 1.906      ;
; -0.992 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 1.906      ;
; -0.992 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 1.906      ;
; -0.992 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 1.906      ;
; -0.992 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 1.906      ;
; -0.991 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 1.903      ;
; -0.974 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.892      ;
; -0.974 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.892      ;
; -0.974 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.892      ;
; -0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.860      ;
; -0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.860      ;
; -0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.860      ;
; -0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.860      ;
; -0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.860      ;
; -0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.860      ;
; -0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.860      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 1.802      ;
; -0.840 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.304      ; 2.142      ;
; -0.840 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.304      ; 2.142      ;
; -0.840 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.304      ; 2.142      ;
; -0.840 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.304      ; 2.142      ;
; -0.749 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 1.656      ;
; -0.749 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 1.656      ;
; -0.749 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 1.656      ;
; -0.749 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 1.656      ;
; -0.749 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 1.656      ;
; -0.749 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 1.656      ;
; -0.749 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 1.656      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.687 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.598      ;
; -0.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.892      ;
; -0.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.892      ;
; -0.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.892      ;
; -0.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.892      ;
; -0.593 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.321      ; 1.912      ;
; -0.593 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.321      ; 1.912      ;
; -0.593 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.321      ; 1.912      ;
; -0.576 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.329      ; 1.903      ;
; -0.576 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.329      ; 1.903      ;
; -0.576 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.329      ; 1.903      ;
; -0.455 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.349      ; 1.802      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.971 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.527      ; 1.684      ;
; 1.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.506      ; 1.766      ;
; 1.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.506      ; 1.766      ;
; 1.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.506      ; 1.766      ;
; 1.094 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.498      ; 1.778      ;
; 1.094 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.498      ; 1.778      ;
; 1.094 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.498      ; 1.778      ;
; 1.119 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.473      ; 1.778      ;
; 1.119 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.473      ; 1.778      ;
; 1.119 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.473      ; 1.778      ;
; 1.119 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.473      ; 1.778      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.206 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.465      ;
; 1.259 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.514      ;
; 1.259 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.514      ;
; 1.259 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.514      ;
; 1.259 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.514      ;
; 1.259 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.514      ;
; 1.259 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.514      ;
; 1.259 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.514      ;
; 1.291 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.957      ;
; 1.291 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.957      ;
; 1.291 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.957      ;
; 1.291 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.957      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.684      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.719      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.719      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.719      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.719      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.719      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.719      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.719      ;
; 1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.763      ;
; 1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.763      ;
; 1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.763      ;
; 1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.763      ;
; 1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.763      ;
; 1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.763      ;
; 1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.763      ;
; 1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.763      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 1.766      ;
; 1.512 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.778      ;
; 1.512 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.778      ;
; 1.512 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.778      ;
; 1.543 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.799      ;
; 1.543 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.799      ;
; 1.543 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.799      ;
; 1.684 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.957      ;
; 1.684 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.957      ;
; 1.684 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.957      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 286.29 MHz ; 286.29 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 521.1 MHz  ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.493 ; -101.431      ;
; CLOCK_50                                                                 ; -1.032 ; -1.032        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.338 ; 0.000         ;
; CLOCK_50                                                                 ; 0.365 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.995 ; -43.638       ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.866 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -98.945       ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                            ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.493 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.421      ;
; -2.493 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.421      ;
; -2.493 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.421      ;
; -2.493 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.421      ;
; -2.493 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.421      ;
; -2.493 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.421      ;
; -2.471 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.396      ;
; -2.471 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.396      ;
; -2.412 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.340      ;
; -2.412 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.340      ;
; -2.412 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.340      ;
; -2.412 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.340      ;
; -2.412 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.340      ;
; -2.412 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.340      ;
; -2.390 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.315      ;
; -2.390 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.315      ;
; -2.343 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.275      ;
; -2.343 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.275      ;
; -2.343 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.275      ;
; -2.343 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.275      ;
; -2.343 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.275      ;
; -2.343 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.275      ;
; -2.321 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.250      ;
; -2.321 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.250      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[23]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[22]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[21]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[20]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[19]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[18]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[17]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[12]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.265 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.188      ;
; -2.239 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.171      ;
; -2.239 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.171      ;
; -2.239 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.171      ;
; -2.239 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.171      ;
; -2.239 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.171      ;
; -2.239 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.171      ;
; -2.217 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.146      ;
; -2.217 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.146      ;
; -2.196 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.124      ;
; -2.196 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.124      ;
; -2.196 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.124      ;
; -2.196 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.124      ;
; -2.196 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.124      ;
; -2.196 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.124      ;
; -2.186 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 3.110      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 3.108      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[23]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[22]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[21]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[20]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[19]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[18]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[17]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[12]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.184 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.107      ;
; -2.174 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.099      ;
; -2.174 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.099      ;
; -2.163 ; codec_controller:codec_controller_1|count[0]                    ; i2c_master:i2c_master_1|data[4]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.062     ; 3.100      ;
; -2.135 ; codec_controller:codec_controller_1|count[1]                    ; i2c_master:i2c_master_1|data[4]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.062     ; 3.072      ;
; -2.127 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.059      ;
; -2.127 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.059      ;
; -2.127 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.059      ;
; -2.127 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.059      ;
; -2.127 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.059      ;
; -2.127 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.059      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[23]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[22]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[21]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[20]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[19]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[18]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[17]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[12]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.115 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.042      ;
; -2.105 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.034      ;
; -2.105 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.034      ;
; -2.105 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 3.029      ;
; -2.103 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 3.027      ;
; -2.085 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 3.016      ;
; -2.078 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.999      ;
; -2.078 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.003      ;
; -2.078 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.999      ;
; -2.078 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.003      ;
; -2.078 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.999      ;
; -2.078 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.003      ;
; -2.078 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.999      ;
; -2.078 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.003      ;
; -2.078 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.999      ;
; -2.078 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.003      ;
; -2.078 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.999      ;
; -2.078 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.003      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.032 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.664      ; 4.398      ;
; -0.919 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.072     ; 1.846      ;
; -0.516 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.664      ; 4.382      ;
; 0.244  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.338 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.340 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; i2s_master:i2s_master_1|bclk_sig                                        ; i2s_master:i2s_master_1|bclk_sig                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[0]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.392 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.650      ;
; 0.396 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.642      ;
; 0.406 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.648      ;
; 0.423 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_start_write       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.666      ;
; 0.429 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.686      ;
; 0.472 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.469      ; 1.112      ;
; 0.483 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.469      ; 1.123      ;
; 0.507 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.750      ;
; 0.547 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.551 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.793      ;
; 0.553 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 0.793      ;
; 0.554 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.796      ;
; 0.569 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.827      ;
; 0.571 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.813      ;
; 0.574 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.816      ;
; 0.578 ; i2s_master:i2s_master_1|bit_count[6]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.821      ;
; 0.582 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.469      ; 1.222      ;
; 0.586 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.833      ;
; 0.598 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.856      ;
; 0.602 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.487      ; 1.263      ;
; 0.611 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.869      ;
; 0.613 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.856      ;
; 0.626 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.868      ;
; 0.631 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.873      ;
; 0.639 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 0.871      ;
; 0.647 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.289      ;
; 0.657 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.914      ;
; 0.659 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.916      ;
; 0.690 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.332      ;
; 0.750 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 0.987      ;
; 0.757 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.399      ;
; 0.760 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.466      ; 1.397      ;
; 0.767 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.467      ; 1.405      ;
; 0.781 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.025      ;
; 0.787 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 1.044      ;
; 0.807 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 1.064      ;
; 0.826 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.068      ;
; 0.843 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.089      ;
; 0.843 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.089      ;
; 0.844 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.090      ;
; 0.844 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.090      ;
; 0.845 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.091      ;
; 0.856 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.114      ;
; 0.858 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.519      ;
; 0.861 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.467      ; 1.499      ;
; 0.870 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_state.state_start_write       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.113      ;
; 0.875 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.120      ;
; 0.880 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.123      ;
; 0.886 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.144      ;
; 0.886 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.129      ;
; 0.890 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.134      ;
; 0.893 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.136      ;
; 0.904 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.147      ;
; 0.909 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.167      ;
; 0.911 ; i2c_master:i2c_master_1|data[3]                                         ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.169      ;
; 0.916 ; i2c_master:i2c_master_1|clk_edge_mask[0]                                ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.158      ;
; 0.917 ; i2c_master:i2c_master_1|data[4]                                         ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.175      ;
; 0.937 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.179      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.365 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.937 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 2.764      ; 4.115      ;
; 1.387 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.072      ; 1.630      ;
; 1.484 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 2.764      ; 4.162      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.995 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.929      ;
; -0.995 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.929      ;
; -0.995 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.929      ;
; -0.847 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.765      ;
; -0.847 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.765      ;
; -0.847 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.765      ;
; -0.816 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 1.739      ;
; -0.806 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.730      ;
; -0.806 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.730      ;
; -0.806 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.730      ;
; -0.806 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.730      ;
; -0.806 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.730      ;
; -0.806 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.730      ;
; -0.806 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.730      ;
; -0.806 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.730      ;
; -0.776 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.703      ;
; -0.776 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.703      ;
; -0.776 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.703      ;
; -0.771 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.698      ;
; -0.771 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.698      ;
; -0.771 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.698      ;
; -0.771 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.698      ;
; -0.771 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.698      ;
; -0.771 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.698      ;
; -0.771 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.698      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.737 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 1.653      ;
; -0.650 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.280      ; 1.929      ;
; -0.650 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.280      ; 1.929      ;
; -0.650 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.280      ; 1.929      ;
; -0.650 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.280      ; 1.929      ;
; -0.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.489      ;
; -0.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.489      ;
; -0.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.489      ;
; -0.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.489      ;
; -0.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.489      ;
; -0.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.489      ;
; -0.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.489      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.517 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 1.438      ;
; -0.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.747      ;
; -0.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.747      ;
; -0.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.747      ;
; -0.434 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.306      ; 1.739      ;
; -0.434 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.306      ; 1.739      ;
; -0.434 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.306      ; 1.739      ;
; -0.431 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.273      ; 1.703      ;
; -0.431 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.273      ; 1.703      ;
; -0.431 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.273      ; 1.703      ;
; -0.431 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.273      ; 1.703      ;
; -0.330 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.324      ; 1.653      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.866 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.484      ; 1.521      ;
; 0.964 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.465      ; 1.600      ;
; 0.964 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.465      ; 1.600      ;
; 0.964 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.465      ; 1.600      ;
; 0.987 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.456      ; 1.614      ;
; 0.987 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.456      ; 1.614      ;
; 0.987 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.456      ; 1.614      ;
; 1.019 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.431      ; 1.621      ;
; 1.019 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.431      ; 1.621      ;
; 1.019 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.431      ; 1.621      ;
; 1.019 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.431      ; 1.621      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.106 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.342      ;
; 1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.392      ;
; 1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.392      ;
; 1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.392      ;
; 1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.392      ;
; 1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.392      ;
; 1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.392      ;
; 1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.392      ;
; 1.181 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.437      ; 1.789      ;
; 1.181 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.437      ; 1.789      ;
; 1.181 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.437      ; 1.789      ;
; 1.181 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.437      ; 1.789      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.290 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.521      ;
; 1.321 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.564      ;
; 1.321 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.564      ;
; 1.321 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.564      ;
; 1.321 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.564      ;
; 1.321 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.564      ;
; 1.321 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.564      ;
; 1.321 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.564      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 1.600      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.606      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.606      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.606      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.606      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.606      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.606      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.606      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.606      ;
; 1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.621      ;
; 1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.621      ;
; 1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.621      ;
; 1.402 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 1.635      ;
; 1.402 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 1.635      ;
; 1.402 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 1.635      ;
; 1.540 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.789      ;
; 1.540 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.789      ;
; 1.540 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.789      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.831 ; -25.429       ;
; CLOCK_50                                                                 ; -0.496 ; -0.496        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.174 ; 0.000         ;
; CLOCK_50                                                                 ; 0.189 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.098 ; -0.600        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.462 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.706        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.000 ; -77.000       ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                            ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.831 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 1.775      ;
; -0.831 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 1.775      ;
; -0.828 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.775      ;
; -0.828 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.775      ;
; -0.828 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.775      ;
; -0.828 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.775      ;
; -0.828 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.775      ;
; -0.828 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.775      ;
; -0.799 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 1.743      ;
; -0.799 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 1.743      ;
; -0.796 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.743      ;
; -0.796 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.743      ;
; -0.796 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.743      ;
; -0.796 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.743      ;
; -0.796 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.743      ;
; -0.796 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.743      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[23]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[22]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[21]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[20]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[19]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[18]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[17]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[12]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.725 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.667      ;
; -0.710 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 1.654      ;
; -0.710 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 1.654      ;
; -0.707 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.654      ;
; -0.707 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.654      ;
; -0.707 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.654      ;
; -0.707 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.654      ;
; -0.707 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.654      ;
; -0.707 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.654      ;
; -0.706 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.654      ;
; -0.706 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.654      ;
; -0.700 ; codec_controller:codec_controller_1|count[1]                    ; i2c_master:i2c_master_1|data[4]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.646      ;
; -0.700 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 1.643      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.650      ;
; -0.698 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 1.641      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[23]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[22]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[21]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[20]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[19]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[18]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[17]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[12]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.693 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.635      ;
; -0.685 ; codec_controller:codec_controller_1|count[0]                    ; i2c_master:i2c_master_1|data[4]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.631      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 1.611      ;
; -0.666 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 1.609      ;
; -0.660 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.599      ;
; -0.660 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.599      ;
; -0.657 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.599      ;
; -0.657 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.599      ;
; -0.650 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.597      ;
; -0.642 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.590      ;
; -0.642 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.590      ;
; -0.639 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[16]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[15]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[14]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[13]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[11]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|data[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.590      ;
; -0.624 ; codec_controller:codec_controller_1|count[0]                    ; i2c_master:i2c_master_1|data[6]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.233     ; 1.378      ;
; -0.621 ; codec_controller:codec_controller_1|count[0]                    ; i2c_master:i2c_master_1|data[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.233     ; 1.375      ;
; -0.619 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|byte_count[0]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 1.562      ;
; -0.618 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.565      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[23]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[22]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[21]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[20]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[19]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[18]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[17]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[12]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.546      ;
; -0.604 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[23]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.550      ;
; -0.604 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[22]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.550      ;
; -0.604 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[21]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.550      ;
; -0.604 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[20]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.550      ;
; -0.604 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[19]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.550      ;
; -0.604 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[18]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.550      ;
; -0.604 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[17]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.550      ;
; -0.604 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[12]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.550      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.496 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 1.500      ; 2.578      ;
; -0.033 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.041     ; 0.979      ;
; 0.274  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 1.500      ; 2.308      ;
; 0.587  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.041     ; 0.359      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; i2s_master:i2s_master_1|bclk_sig                                        ; i2s_master:i2s_master_1|bclk_sig                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[0]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.317      ;
; 0.196 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.329      ;
; 0.205 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_start_write       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.329      ;
; 0.224 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.356      ;
; 0.245 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.573      ;
; 0.248 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.576      ;
; 0.249 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.373      ;
; 0.260 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.382      ;
; 0.262 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.265 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.275 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.400      ;
; 0.277 ; i2s_master:i2s_master_1|bit_count[6]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.402      ;
; 0.282 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.415      ;
; 0.288 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.413      ;
; 0.291 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.294 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.297 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.421      ;
; 0.298 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.248      ; 0.630      ;
; 0.299 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.432      ;
; 0.302 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.032      ; 0.421      ;
; 0.306 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.431      ;
; 0.309 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.433      ;
; 0.311 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.639      ;
; 0.312 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.444      ;
; 0.313 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.437      ;
; 0.316 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.440      ;
; 0.329 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.659      ;
; 0.332 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.662      ;
; 0.334 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.466      ;
; 0.338 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.470      ;
; 0.373 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.035      ; 0.492      ;
; 0.380 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.506      ;
; 0.381 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.706      ;
; 0.381 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.706      ;
; 0.389 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.521      ;
; 0.391 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.523      ;
; 0.395 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.725      ;
; 0.406 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.731      ;
; 0.416 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.044      ; 0.544      ;
; 0.416 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.044      ; 0.544      ;
; 0.417 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.044      ; 0.545      ;
; 0.417 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.044      ; 0.545      ;
; 0.418 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.044      ; 0.546      ;
; 0.421 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.546      ;
; 0.431 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.564      ;
; 0.437 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.248      ; 0.769      ;
; 0.440 ; i2c_master:i2c_master_1|clk_edge_mask[0]                                ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.564      ;
; 0.442 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_state.state_start_write       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.569      ;
; 0.447 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.579      ;
; 0.451 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.576      ;
; 0.453 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; i2c_master:i2c_master_1|data[3]                                         ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.585      ;
; 0.454 ; i2c_master:i2c_master_1|data[4]                                         ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.586      ;
; 0.456 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.590      ;
; 0.461 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.588      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.189 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.366 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 1.561      ; 2.146      ;
; 0.709 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.041      ; 0.834      ;
; 1.107 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 1.561      ; 2.387      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.098 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.049      ;
; -0.098 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.049      ;
; -0.098 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.049      ;
; -0.044 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 0.983      ;
; -0.044 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 0.983      ;
; -0.044 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 0.983      ;
; -0.020 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.962      ;
; -0.014 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.958      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 0.936      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 0.936      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 0.936      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 0.936      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 0.936      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 0.936      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 0.936      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.920      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.920      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.920      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.027  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.910      ;
; 0.080  ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.142      ; 1.049      ;
; 0.080  ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.142      ; 1.049      ;
; 0.080  ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.142      ; 1.049      ;
; 0.080  ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.142      ; 1.049      ;
; 0.113  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 0.825      ;
; 0.113  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 0.825      ;
; 0.113  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 0.825      ;
; 0.113  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 0.825      ;
; 0.113  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 0.825      ;
; 0.113  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 0.825      ;
; 0.113  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 0.825      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.147  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 0.795      ;
; 0.158  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.144      ; 0.973      ;
; 0.158  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.144      ; 0.973      ;
; 0.158  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.144      ; 0.973      ;
; 0.181  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.152      ; 0.958      ;
; 0.181  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.152      ; 0.958      ;
; 0.181  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.152      ; 0.958      ;
; 0.204  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.137      ; 0.920      ;
; 0.204  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.137      ; 0.920      ;
; 0.204  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.137      ; 0.920      ;
; 0.204  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.137      ; 0.920      ;
; 0.231  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.154      ; 0.910      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.462 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.790      ;
; 0.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.818      ;
; 0.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.818      ;
; 0.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.818      ;
; 0.518 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 0.835      ;
; 0.518 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 0.835      ;
; 0.518 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 0.835      ;
; 0.536 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.226      ; 0.846      ;
; 0.536 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.226      ; 0.846      ;
; 0.536 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.226      ; 0.846      ;
; 0.536 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.226      ; 0.846      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.567 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.590 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.032      ; 0.706      ;
; 0.590 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.032      ; 0.706      ;
; 0.590 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.032      ; 0.706      ;
; 0.590 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.032      ; 0.706      ;
; 0.590 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.032      ; 0.706      ;
; 0.590 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.032      ; 0.706      ;
; 0.590 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.032      ; 0.706      ;
; 0.607 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.230      ; 0.921      ;
; 0.607 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.230      ; 0.921      ;
; 0.607 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.230      ; 0.921      ;
; 0.607 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.230      ; 0.921      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.790      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.803      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.803      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.803      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.803      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.803      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.803      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.803      ;
; 0.696 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.818      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.033      ; 0.838      ;
; 0.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.033      ; 0.838      ;
; 0.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.033      ; 0.838      ;
; 0.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.846      ;
; 0.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.846      ;
; 0.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.846      ;
; 0.792 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.921      ;
; 0.792 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.921      ;
; 0.792 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.921      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                          ; -2.790   ; 0.174 ; -1.217   ; 0.462   ; -3.000              ;
;  CLOCK_50                                                                 ; -1.209   ; 0.189 ; N/A      ; N/A     ; -3.000              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.790   ; 0.174 ; -1.217   ; 0.462   ; -1.285              ;
; Design-wide TNS                                                           ; -118.341 ; 0.0   ; -55.014  ; 0.0     ; -104.515            ;
;  CLOCK_50                                                                 ; -1.209   ; 0.000 ; N/A      ; N/A     ; -5.706              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -117.132 ; 0.000 ; -55.014  ; 0.000   ; -98.945             ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_26                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 805      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 805      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                              ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 73       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 73       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                     ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; Target                                                                   ; Clock                                                                    ; Type ; Status      ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; Base ; Constrained ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; Constrained ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 16 23:22:59 2019
Info: Command: quartus_sta milestone2_test2 -c milestone2_test2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'milestone2_test2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.790            -117.132 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.209              -1.209 CLOCK_50 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.407               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.217             -55.014 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.971               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285             -98.945 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.493            -101.431 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.032              -1.032 CLOCK_50 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.365               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.995             -43.638 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.866               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285             -98.945 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.831             -25.429 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -0.496              -0.496 CLOCK_50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.189               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.098              -0.600 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.462               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.706 CLOCK_50 
    Info (332119):    -1.000             -77.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Thu May 16 23:23:02 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


