// Seed: 290679096
`define pp_3 0
module module_0 (
    output id_0,
    input logic id_1
    , id_3,
    output id_2
);
  assign id_2[1] = id_3;
  logic id_4;
  logic id_5 = 1, id_6;
endmodule
