#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 15 13:45:55 2025
# Process ID: 12836
# Current directory: C:/Users/datda/Downloads/jit_intern/bcd2led7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1444 C:\Users\datda\Downloads\jit_intern\bcd2led7seg\bcd2led7seg.xpr
# Log file: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/vivado.log
# Journal file: C:/Users/datda/Downloads/jit_intern/bcd2led7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA/Xilinx_install/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 973.355 ; gain = 318.973
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: bcd2led7seg
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1479.801 ; gain = 223.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter PWM_CNTR_BITS bound to: 17 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:99]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1531.918 ; gain = 275.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1531.918 ; gain = 275.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1531.918 ; gain = 275.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1531.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1704.793 ; gain = 448.074
17 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.793 ; gain = 711.816
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 13:56:12 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 13:57:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 13:58:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1704.793 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3013.801 ; gain = 71.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:86]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3056.605 ; gain = 114.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3080.496 ; gain = 138.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3080.496 ; gain = 138.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3144.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3233.074 ; gain = 291.070
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 14:10:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 14:13:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 14:14:52 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3304.328 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3320.352 ; gain = 1.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:107]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3320.352 ; gain = 1.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3337.289 ; gain = 18.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3337.289 ; gain = 18.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3337.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3337.289 ; gain = 18.105
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 14:20:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 14:21:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 14:22:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3347.145 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3362.258 ; gain = 1.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:97]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3362.258 ; gain = 1.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3372.848 ; gain = 11.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3372.848 ; gain = 11.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3372.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3372.848 ; gain = 11.609
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 14:27:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 14:28:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 14:29:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3390.887 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3410.922 ; gain = 5.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
	Parameter RATE_LIMIT_MAX bound to: 26'b11111111100101011011000000 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:120]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3410.922 ; gain = 5.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3411.902 ; gain = 6.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3411.902 ; gain = 6.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3411.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3411.902 ; gain = 6.496
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 14:34:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 14:35:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 14:36:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.707 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.035 ; gain = 5.562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
	Parameter BTN_DELAY_MAX bound to: 24'b010011000100101101000000 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:136]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.035 ; gain = 5.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3448.020 ; gain = 8.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3448.020 ; gain = 8.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3448.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3448.020 ; gain = 8.547
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 14:40:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 14:41:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 14:42:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3448.020 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3468.500 ; gain = 6.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'data' does not match port width (15) of module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:59]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
	Parameter BTN_DELAY_MAX bound to: 24'b010011000100101101000000 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:136]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3468.500 ; gain = 6.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3469.492 ; gain = 7.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3469.492 ; gain = 7.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3469.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3469.492 ; gain = 7.738
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 14:48:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 14:49:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 14:50:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3469.492 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3469.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'data' does not match port width (15) of module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:59]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 24 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 833333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3469.492 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3469.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3469.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3469.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3469.492 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 14:56:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 14:57:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 14:58:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3503.109 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3522.227 ; gain = 5.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:86]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3522.227 ; gain = 5.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3523.191 ; gain = 6.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3523.191 ; gain = 6.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3523.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3523.191 ; gain = 6.098
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'anode_off[1]'; it is not accessible from the fabric routing.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 15:05:39 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 15:06:53 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 15:08:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3543.047 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3552.262 ; gain = 6.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 60 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 8 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 333333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:86]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3552.262 ; gain = 6.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3554.250 ; gain = 8.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3554.250 ; gain = 8.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3554.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3554.250 ; gain = 8.691
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 15:13:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 15:14:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 15:15:46 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3554.250 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3554.250 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcd2led7seg' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_TIME_MS bound to: 20 - type: integer 
	Parameter COUNT_MAX bound to: 2000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (2#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v:1]
WARNING: [Synth 8-7023] instance 'btb1' of module 'bin_to_bcd' has 7 connections declared, but only 6 given [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:58]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter ACTIVE_DIGITS bound to: 5 - type: integer 
	Parameter FAST_HZ bound to: 240 - type: integer 
	Parameter SLOW_HZ bound to: 2 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
	Parameter PWM_FREQ bound to: 1000 - type: integer 
	Parameter PWM_COUNT_MAX bound to: 100000 - type: integer 
	Parameter BRIGHTNESS_LEVELS bound to: 4 - type: integer 
	Parameter COUNT_MAX_FAST bound to: 83333 - type: integer 
	Parameter COUNT_MAX_SLOW bound to: 10000000 - type: integer 
	Parameter CNTR_BITS bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:86]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_converter' [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_converter' (4#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd2led7seg' (5#1) [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v:1]
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[2] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[1] driven by constant 1
WARNING: [Synth 8-3917] design bcd2led7seg has port anode_off[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3554.250 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3554.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3554.250 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3554.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/constrs_1/new/nexysa7source.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3554.250 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Aug 15 15:24:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Aug 15 15:25:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Aug 15 15:26:40 2025] Launched impl_1...
Run output will be captured here: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-12:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3554.250 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.runs/impl_1/bcd2led7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD78BEA
export_ip_user_files -of_objects  [get_files C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/bcd2led7seg_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/bcd2led7seg_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v w ]
add_files -fileset sim_1 C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bcd2led7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bcd2led7seg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd2led7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd2led7seg_behav xil_defaultlib.bcd2led7seg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd2led7seg_behav xil_defaultlib.bcd2led7seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce_default
Compiling module xil_defaultlib.bin_to_bcd
Compiling module xil_defaultlib.seven_seg_controller_default
Compiling module xil_defaultlib.seven_seg_converter
Compiling module xil_defaultlib.bcd2led7seg
Compiling module xil_defaultlib.glbl
Built simulation snapshot bcd2led7seg_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim/xsim.dir/bcd2led7seg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 15 15:42:38 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3554.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bcd2led7seg_behav -key {Behavioral:sim_1:Functional:bcd2led7seg} -tclbatch {bcd2led7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bcd2led7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bcd2led7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3554.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bcd2led7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bcd2led7seg_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd2led7seg_behav xil_defaultlib.bcd2led7seg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd2led7seg_behav xil_defaultlib.bcd2led7seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bcd2led7seg_behav -key {Behavioral:sim_1:Functional:bcd2led7seg} -tclbatch {bcd2led7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bcd2led7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bcd2led7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bcd2led7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bcd2led7seg_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd2led7seg_behav xil_defaultlib.bcd2led7seg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd2led7seg_behav xil_defaultlib.bcd2led7seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bcd2led7seg_behav -key {Behavioral:sim_1:Functional:bcd2led7seg} -tclbatch {bcd2led7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bcd2led7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bcd2led7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.250 ; gain = 0.000
set_property top seven_seg_controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v" Line 1. Module seven_seg_controller_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_seg_controller_default
Compiling module xil_defaultlib.seven_seg_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seven_seg_controller_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim/xsim.dir/seven_seg_controller_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 15 15:46:27 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seven_seg_controller_tb_behav -key {Behavioral:sim_1:Functional:seven_seg_controller_tb} -tclbatch {seven_seg_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source seven_seg_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Seven Segment Controller Testbench ===
Time: 0
Clock frequency: 100MHz
BCD values: bcd0= 1, bcd1= 2, bcd2= 3, bcd3= 4, bcd4= 5

--- Reset Test ---
After reset: brightness_level=3, brightness_duty=255

--- Normal Operation Test (Fast Mode) ---
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seven_seg_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3554.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seven_seg_controller_tb_behav -key {Behavioral:sim_1:Functional:seven_seg_controller_tb} -tclbatch {seven_seg_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source seven_seg_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Seven Segment Controller Testbench ===
Time: 0
Clock frequency: 100MHz
BCD values: bcd0= 1, bcd1= 2, bcd2= 3, bcd3= 4, bcd4= 5

--- Reset Test ---
After reset: brightness_level=3, brightness_duty=255

--- Normal Operation Test (Fast Mode) ---
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seven_seg_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top seven_seg_controller_pwm_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_pwm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_pwm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_controller_pwm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_pwm_tb_behav xil_defaultlib.seven_seg_controller_pwm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_pwm_tb_behav xil_defaultlib.seven_seg_controller_pwm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v" Line 1. Module seven_seg_controller_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_seg_controller_default
Compiling module xil_defaultlib.seven_seg_controller_pwm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seven_seg_controller_pwm_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim/xsim.dir/seven_seg_controller_pwm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 15 15:54:00 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seven_seg_controller_pwm_tb_behav -key {Behavioral:sim_1:Functional:seven_seg_controller_pwm_tb} -tclbatch {seven_seg_controller_pwm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source seven_seg_controller_pwm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== PWM Brightness Control Test ===
Date: 2025-08-15, User: datdatnguyen2609

Initial state after reset:
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seven_seg_controller_pwm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3554.250 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_pwm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_pwm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_pwm_tb_behav xil_defaultlib.seven_seg_controller_pwm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_pwm_tb_behav xil_defaultlib.seven_seg_controller_pwm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
=== PWM Brightness Control Test ===
Date: 2025-08-15, User: datdatnguyen2609

Initial state after reset:
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3554.250 ; gain = 0.000
step
Stopped at time : 1005 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 44
step
Stopped at time : 1005 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 44
run all
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000

--- Testing PWM Decrease (MAX to MIN) ---
After brightness DOWN:
Level=0, Duty= 64/255 (        100%), PWM_High=       1000/       1000
After brightness DOWN:
Level=0, Duty= 64/255 (        100%), PWM_High=       1000/       1000
After brightness DOWN:
Level=0, Duty= 64/255 (        100%), PWM_High=       1000/       1000
After brightness DOWN:
Level=0, Duty= 64/255 (        100%), PWM_High=       1000/       1000

--- Testing PWM Increase (MIN to MAX) ---
After brightness UP:
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000
After brightness UP:
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000
After brightness UP:
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000
After brightness UP:
Time 100000000: Level=3, Duty=255, PWM=1
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000

--- Testing Boundary Conditions ---
Try to exceed MAX:
Level=3, Duty=255/255 (        100%), PWM_High=        500/        500
Try to go below MIN:
Level=0, Duty= 64/255 (        100%), PWM_High=        500/        500

--- Final PWM State Summary ---
LEVEL 3 - MAX (100%):
Level=3, Duty=255/255 (        100%), PWM_High=       2000/       2000
LEVEL 3 - MAX (100%):
Level=3, Duty=255/255 (        100%), PWM_High=       2000/       2000
LEVEL 3 - MAX (100%):
Level=3, Duty=255/255 (        100%), PWM_High=       2000/       2000
LEVEL 3 - MAX (100%):
Time 200000000: Level=3, Duty=255, PWM=1
Level=3, Duty=255/255 (        100%), PWM_High=       2000/       2000

=== PWM Test Completed Successfully ===
$finish called at time : 212955 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 167
run 1 s
Time 300000000: Level=3, Duty=255, PWM=1
Time 400000000: Level=3, Duty=255, PWM=1
Time 500000000: Level=3, Duty=255, PWM=1
Time 600000000: Level=3, Duty=255, PWM=1
Time 700000000: Level=3, Duty=255, PWM=1
Time 800000000: Level=3, Duty=255, PWM=1
Time 900000000: Level=3, Duty=255, PWM=1
Time 1000000000: Level=3, Duty=255, PWM=1
Time 1100000000: Level=3, Duty=255, PWM=1
Time 1200000000: Level=3, Duty=255, PWM=1
Time 1300000000: Level=3, Duty=255, PWM=1
Time 1400000000: Level=3, Duty=255, PWM=1
Time 1500000000: Level=3, Duty=255, PWM=1
Time 1600000000: Level=3, Duty=255, PWM=1
Time 1700000000: Level=3, Duty=255, PWM=1
Time 1800000000: Level=3, Duty=255, PWM=1
Time 1900000000: Level=3, Duty=255, PWM=1
Time 2000000000: Level=3, Duty=255, PWM=1
Time 2100000000: Level=3, Duty=255, PWM=1
Time 2200000000: Level=3, Duty=255, PWM=1
Time 2300000000: Level=3, Duty=255, PWM=1
Time 2400000000: Level=3, Duty=255, PWM=1
Time 2500000000: Level=3, Duty=255, PWM=1
Time 2600000000: Level=3, Duty=255, PWM=1
Time 2700000000: Level=3, Duty=255, PWM=1
Time 2800000000: Level=3, Duty=255, PWM=1
Time 2900000000: Level=3, Duty=255, PWM=1
Time 3000000000: Level=3, Duty=255, PWM=1
Time 3100000000: Level=3, Duty=255, PWM=1
Time 3200000000: Level=3, Duty=255, PWM=1
Time 3300000000: Level=3, Duty=255, PWM=1
Time 3400000000: Level=3, Duty=255, PWM=1
Time 3500000000: Level=3, Duty=255, PWM=1
Time 3600000000: Level=3, Duty=255, PWM=1
Time 3700000000: Level=3, Duty=255, PWM=1
Time 3800000000: Level=3, Duty=255, PWM=1
Time 3900000000: Level=3, Duty=255, PWM=1
Time 4000000000: Level=3, Duty=255, PWM=1
Time 4100000000: Level=3, Duty=255, PWM=1
Time 4200000000: Level=3, Duty=255, PWM=1
Time 4300000000: Level=3, Duty=255, PWM=1
Time 4400000000: Level=3, Duty=255, PWM=1
Time 4500000000: Level=3, Duty=255, PWM=1
Time 4600000000: Level=3, Duty=255, PWM=1
Time 4700000000: Level=3, Duty=255, PWM=1
Time 4800000000: Level=3, Duty=255, PWM=1
Time 4900000000: Level=3, Duty=255, PWM=1
Time 5000000000: Level=3, Duty=255, PWM=1
Time 5100000000: Level=3, Duty=255, PWM=1
Time 5200000000: Level=3, Duty=255, PWM=1
Time 5300000000: Level=3, Duty=255, PWM=1
Time 5400000000: Level=3, Duty=255, PWM=1
Time 5500000000: Level=3, Duty=255, PWM=1
Time 5600000000: Level=3, Duty=255, PWM=1
Time 5700000000: Level=3, Duty=255, PWM=1
Time 5800000000: Level=3, Duty=255, PWM=1
Time 5900000000: Level=3, Duty=255, PWM=1
Time 6000000000: Level=3, Duty=255, PWM=1
Time 6100000000: Level=3, Duty=255, PWM=1
Time 6200000000: Level=3, Duty=255, PWM=1
Time 6300000000: Level=3, Duty=255, PWM=1
Time 6400000000: Level=3, Duty=255, PWM=1
Time 6500000000: Level=3, Duty=255, PWM=1
Time 6600000000: Level=3, Duty=255, PWM=1
Time 6700000000: Level=3, Duty=255, PWM=1
Time 6800000000: Level=3, Duty=255, PWM=1
Time 6900000000: Level=3, Duty=255, PWM=1
Time 7000000000: Level=3, Duty=255, PWM=1
Time 7100000000: Level=3, Duty=255, PWM=1
Time 7200000000: Level=3, Duty=255, PWM=1
Time 7300000000: Level=3, Duty=255, PWM=1
Time 7400000000: Level=3, Duty=255, PWM=1
Time 7500000000: Level=3, Duty=255, PWM=1
Time 7600000000: Level=3, Duty=255, PWM=1
Time 7700000000: Level=3, Duty=255, PWM=1
Time 7800000000: Level=3, Duty=255, PWM=1
Time 7900000000: Level=3, Duty=255, PWM=1
Time 8000000000: Level=3, Duty=255, PWM=1
Time 8100000000: Level=3, Duty=255, PWM=1
Time 8200000000: Level=3, Duty=255, PWM=1
Time 8300000000: Level=3, Duty=255, PWM=1
Time 8400000000: Level=3, Duty=255, PWM=1
Time 8500000000: Level=3, Duty=255, PWM=1
Time 8600000000: Level=3, Duty=255, PWM=1
Time 8700000000: Level=3, Duty=255, PWM=1
Time 8800000000: Level=3, Duty=255, PWM=1
Time 8900000000: Level=3, Duty=255, PWM=1
Time 9000000000: Level=3, Duty=255, PWM=1
Time 9100000000: Level=3, Duty=255, PWM=1
Time 9200000000: Level=3, Duty=255, PWM=1
Time 9300000000: Level=3, Duty=255, PWM=1
Time 9400000000: Level=3, Duty=255, PWM=1
Time 9500000000: Level=3, Duty=255, PWM=1
Time 9600000000: Level=3, Duty=255, PWM=1
Time 9700000000: Level=3, Duty=255, PWM=1
Time 9800000000: Level=3, Duty=255, PWM=1
Time 9900000000: Level=3, Duty=255, PWM=1
Time 10000000000: Level=3, Duty=255, PWM=1
Time 10100000000: Level=3, Duty=255, PWM=1
Time 10200000000: Level=3, Duty=255, PWM=1
Time 10300000000: Level=3, Duty=255, PWM=1
Time 10400000000: Level=3, Duty=255, PWM=1
Time 10500000000: Level=3, Duty=255, PWM=1
Time 10600000000: Level=3, Duty=255, PWM=1
Time 10700000000: Level=3, Duty=255, PWM=1
Time 10800000000: Level=3, Duty=255, PWM=1
Time 10900000000: Level=3, Duty=255, PWM=1
Time 11000000000: Level=3, Duty=255, PWM=1
Time 11100000000: Level=3, Duty=255, PWM=1
Time 11200000000: Level=3, Duty=255, PWM=1
Time 11300000000: Level=3, Duty=255, PWM=1
Time 11400000000: Level=3, Duty=255, PWM=1
Time 11500000000: Level=3, Duty=255, PWM=1
Time 11600000000: Level=3, Duty=255, PWM=1
Time 11700000000: Level=3, Duty=255, PWM=1
Time 11800000000: Level=3, Duty=255, PWM=1
Time 11900000000: Level=3, Duty=255, PWM=1
Time 12000000000: Level=3, Duty=255, PWM=1
Time 12100000000: Level=3, Duty=255, PWM=1
Time 12200000000: Level=3, Duty=255, PWM=1
Time 12300000000: Level=3, Duty=255, PWM=1
Time 12400000000: Level=3, Duty=255, PWM=1
Time 12500000000: Level=3, Duty=255, PWM=1
Time 12600000000: Level=3, Duty=255, PWM=1
Time 12700000000: Level=3, Duty=255, PWM=1
Time 12800000000: Level=3, Duty=255, PWM=1
Time 12900000000: Level=3, Duty=255, PWM=1
Time 13000000000: Level=3, Duty=255, PWM=1
Time 13100000000: Level=3, Duty=255, PWM=1
Time 13200000000: Level=3, Duty=255, PWM=1
Time 13300000000: Level=3, Duty=255, PWM=1
Time 13400000000: Level=3, Duty=255, PWM=1
Time 13500000000: Level=3, Duty=255, PWM=1
Time 13600000000: Level=3, Duty=255, PWM=1
Time 13700000000: Level=3, Duty=255, PWM=1
Time 13800000000: Level=3, Duty=255, PWM=1
Time 13900000000: Level=3, Duty=255, PWM=1
Time 14000000000: Level=3, Duty=255, PWM=1
Time 14100000000: Level=3, Duty=255, PWM=1
Time 14200000000: Level=3, Duty=255, PWM=1
Time 14300000000: Level=3, Duty=255, PWM=1
Time 14400000000: Level=3, Duty=255, PWM=1
Time 14500000000: Level=3, Duty=255, PWM=1
Time 14600000000: Level=3, Duty=255, PWM=1
Time 14700000000: Level=3, Duty=255, PWM=1
Time 14800000000: Level=3, Duty=255, PWM=1
Time 14900000000: Level=3, Duty=255, PWM=1
Time 15000000000: Level=3, Duty=255, PWM=1
Time 15100000000: Level=3, Duty=255, PWM=1
Time 15200000000: Level=3, Duty=255, PWM=1
Time 15300000000: Level=3, Duty=255, PWM=1
Time 15400000000: Level=3, Duty=255, PWM=1
Time 15500000000: Level=3, Duty=255, PWM=1
Time 15600000000: Level=3, Duty=255, PWM=1
Time 15700000000: Level=3, Duty=255, PWM=1
Time 15800000000: Level=3, Duty=255, PWM=1
Time 15900000000: Level=3, Duty=255, PWM=1
Time 16000000000: Level=3, Duty=255, PWM=1
Time 16100000000: Level=3, Duty=255, PWM=1
Time 16200000000: Level=3, Duty=255, PWM=1
Time 16300000000: Level=3, Duty=255, PWM=1
Time 16400000000: Level=3, Duty=255, PWM=1
Time 16500000000: Level=3, Duty=255, PWM=1
Time 16600000000: Level=3, Duty=255, PWM=1
Time 16700000000: Level=3, Duty=255, PWM=1
Time 16800000000: Level=3, Duty=255, PWM=1
Time 16900000000: Level=3, Duty=255, PWM=1
Time 17000000000: Level=3, Duty=255, PWM=1
Time 17100000000: Level=3, Duty=255, PWM=1
Time 17200000000: Level=3, Duty=255, PWM=1
Time 17300000000: Level=3, Duty=255, PWM=1
Time 17400000000: Level=3, Duty=255, PWM=1
Time 17500000000: Level=3, Duty=255, PWM=1
Time 17600000000: Level=3, Duty=255, PWM=1
Time 17700000000: Level=3, Duty=255, PWM=1
Time 17800000000: Level=3, Duty=255, PWM=1
Time 17900000000: Level=3, Duty=255, PWM=1
Time 18000000000: Level=3, Duty=255, PWM=1
Time 18100000000: Level=3, Duty=255, PWM=1
Time 18200000000: Level=3, Duty=255, PWM=1
Time 18300000000: Level=3, Duty=255, PWM=1
Time 18400000000: Level=3, Duty=255, PWM=1
Time 18500000000: Level=3, Duty=255, PWM=1
Time 18600000000: Level=3, Duty=255, PWM=1
Time 18700000000: Level=3, Duty=255, PWM=1
Time 18800000000: Level=3, Duty=255, PWM=1
Time 18900000000: Level=3, Duty=255, PWM=1
Time 19000000000: Level=3, Duty=255, PWM=1
Time 19100000000: Level=3, Duty=255, PWM=1
Time 19200000000: Level=3, Duty=255, PWM=1
Time 19300000000: Level=3, Duty=255, PWM=1
Time 19400000000: Level=3, Duty=255, PWM=1
Time 19500000000: Level=3, Duty=255, PWM=1
Time 19600000000: Level=3, Duty=255, PWM=1
Time 19700000000: Level=3, Duty=255, PWM=1
Time 19800000000: Level=3, Duty=255, PWM=1
Time 19900000000: Level=3, Duty=255, PWM=1
Time 20000000000: Level=3, Duty=255, PWM=1
Time 20100000000: Level=3, Duty=255, PWM=1
Time 20200000000: Level=3, Duty=255, PWM=1
Time 20300000000: Level=3, Duty=255, PWM=1
Time 20400000000: Level=3, Duty=255, PWM=1
Time 20500000000: Level=3, Duty=255, PWM=1
Time 20600000000: Level=3, Duty=255, PWM=1
Time 20700000000: Level=3, Duty=255, PWM=1
Time 20800000000: Level=3, Duty=255, PWM=1
Time 20900000000: Level=3, Duty=255, PWM=1
Time 21000000000: Level=3, Duty=255, PWM=1
Time 21100000000: Level=3, Duty=255, PWM=1
Time 21200000000: Level=3, Duty=255, PWM=1
Time 21300000000: Level=3, Duty=255, PWM=1
Time 21400000000: Level=3, Duty=255, PWM=1
Time 21500000000: Level=3, Duty=255, PWM=1
Time 21600000000: Level=3, Duty=255, PWM=1
Time 21700000000: Level=3, Duty=255, PWM=1
Time 21800000000: Level=3, Duty=255, PWM=1
Time 21900000000: Level=3, Duty=255, PWM=1
Time 22000000000: Level=3, Duty=255, PWM=1
Time 22100000000: Level=3, Duty=255, PWM=1
Time 22200000000: Level=3, Duty=255, PWM=1
Time 22300000000: Level=3, Duty=255, PWM=1
Time 22400000000: Level=3, Duty=255, PWM=1
Time 22500000000: Level=3, Duty=255, PWM=1
Time 22600000000: Level=3, Duty=255, PWM=1
Time 22700000000: Level=3, Duty=255, PWM=1
Time 22800000000: Level=3, Duty=255, PWM=1
Time 22900000000: Level=3, Duty=255, PWM=1
Time 23000000000: Level=3, Duty=255, PWM=1
Time 23100000000: Level=3, Duty=255, PWM=1
Time 23200000000: Level=3, Duty=255, PWM=1
Time 23300000000: Level=3, Duty=255, PWM=1
Time 23400000000: Level=3, Duty=255, PWM=1
Time 23500000000: Level=3, Duty=255, PWM=1
Time 23600000000: Level=3, Duty=255, PWM=1
Time 23700000000: Level=3, Duty=255, PWM=1
Time 23800000000: Level=3, Duty=255, PWM=1
Time 23900000000: Level=3, Duty=255, PWM=1
Time 24000000000: Level=3, Duty=255, PWM=1
Time 24100000000: Level=3, Duty=255, PWM=1
Time 24200000000: Level=3, Duty=255, PWM=1
Time 24300000000: Level=3, Duty=255, PWM=1
Time 24400000000: Level=3, Duty=255, PWM=1
Time 24500000000: Level=3, Duty=255, PWM=1
Time 24600000000: Level=3, Duty=255, PWM=1
Time 24700000000: Level=3, Duty=255, PWM=1
Time 24800000000: Level=3, Duty=255, PWM=1
Time 24900000000: Level=3, Duty=255, PWM=1
Time 25000000000: Level=3, Duty=255, PWM=1
Time 25100000000: Level=3, Duty=255, PWM=1
Time 25200000000: Level=3, Duty=255, PWM=1
Time 25300000000: Level=3, Duty=255, PWM=1
Time 25400000000: Level=3, Duty=255, PWM=1
Time 25500000000: Level=3, Duty=255, PWM=1
Time 25600000000: Level=3, Duty=255, PWM=1
Time 25700000000: Level=3, Duty=255, PWM=1
Time 25800000000: Level=3, Duty=255, PWM=1
Time 25900000000: Level=3, Duty=255, PWM=1
Time 26000000000: Level=3, Duty=255, PWM=1
Time 26100000000: Level=3, Duty=255, PWM=1
Time 26200000000: Level=3, Duty=255, PWM=1
Time 26300000000: Level=3, Duty=255, PWM=1
Time 26400000000: Level=3, Duty=255, PWM=1
Time 26500000000: Level=3, Duty=255, PWM=1
Time 26600000000: Level=3, Duty=255, PWM=1
Time 26700000000: Level=3, Duty=255, PWM=1
Time 26800000000: Level=3, Duty=255, PWM=1
Time 26900000000: Level=3, Duty=255, PWM=1
Time 27000000000: Level=3, Duty=255, PWM=1
Time 27100000000: Level=3, Duty=255, PWM=1
Time 27200000000: Level=3, Duty=255, PWM=1
Time 27300000000: Level=3, Duty=255, PWM=1
Time 27400000000: Level=3, Duty=255, PWM=1
Time 27500000000: Level=3, Duty=255, PWM=1
Time 27600000000: Level=3, Duty=255, PWM=1
Time 27700000000: Level=3, Duty=255, PWM=1
Time 27800000000: Level=3, Duty=255, PWM=1
Time 27900000000: Level=3, Duty=255, PWM=1
Time 28000000000: Level=3, Duty=255, PWM=1
Time 28100000000: Level=3, Duty=255, PWM=1
Time 28200000000: Level=3, Duty=255, PWM=1
Time 28300000000: Level=3, Duty=255, PWM=1
Time 28400000000: Level=3, Duty=255, PWM=1
Time 28500000000: Level=3, Duty=255, PWM=1
Time 28600000000: Level=3, Duty=255, PWM=1
Time 28700000000: Level=3, Duty=255, PWM=1
Time 28800000000: Level=3, Duty=255, PWM=1
Time 28900000000: Level=3, Duty=255, PWM=1
Time 29000000000: Level=3, Duty=255, PWM=1
Time 29100000000: Level=3, Duty=255, PWM=1
Time 29200000000: Level=3, Duty=255, PWM=1
Time 29300000000: Level=3, Duty=255, PWM=1
Time 29400000000: Level=3, Duty=255, PWM=1
Time 29500000000: Level=3, Duty=255, PWM=1
Time 29600000000: Level=3, Duty=255, PWM=1
Time 29700000000: Level=3, Duty=255, PWM=1
Time 29800000000: Level=3, Duty=255, PWM=1
Time 29900000000: Level=3, Duty=255, PWM=1
Time 30000000000: Level=3, Duty=255, PWM=1
Time 30100000000: Level=3, Duty=255, PWM=1
Time 30200000000: Level=3, Duty=255, PWM=1
Time 30300000000: Level=3, Duty=255, PWM=1
Time 30400000000: Level=3, Duty=255, PWM=1
Time 30500000000: Level=3, Duty=255, PWM=1
Time 30600000000: Level=3, Duty=255, PWM=1
Time 30700000000: Level=3, Duty=255, PWM=1
Time 30800000000: Level=3, Duty=255, PWM=1
Time 30900000000: Level=3, Duty=255, PWM=1
Time 31000000000: Level=3, Duty=255, PWM=1
Time 31100000000: Level=3, Duty=255, PWM=1
Time 31200000000: Level=3, Duty=255, PWM=1
Time 31300000000: Level=3, Duty=255, PWM=1
Time 31400000000: Level=3, Duty=255, PWM=1
Time 31500000000: Level=3, Duty=255, PWM=1
Time 31600000000: Level=3, Duty=255, PWM=1
Time 31700000000: Level=3, Duty=255, PWM=1
Time 31800000000: Level=3, Duty=255, PWM=1
Time 31900000000: Level=3, Duty=255, PWM=1
Time 32000000000: Level=3, Duty=255, PWM=1
Time 32100000000: Level=3, Duty=255, PWM=1
Time 32200000000: Level=3, Duty=255, PWM=1
Time 32300000000: Level=3, Duty=255, PWM=1
Time 32400000000: Level=3, Duty=255, PWM=1
Time 32500000000: Level=3, Duty=255, PWM=1
Time 32600000000: Level=3, Duty=255, PWM=1
Time 32700000000: Level=3, Duty=255, PWM=1
Time 32800000000: Level=3, Duty=255, PWM=1
Time 32900000000: Level=3, Duty=255, PWM=1
Time 33000000000: Level=3, Duty=255, PWM=1
Time 33100000000: Level=3, Duty=255, PWM=1
Time 33200000000: Level=3, Duty=255, PWM=1
Time 33300000000: Level=3, Duty=255, PWM=1
Time 33400000000: Level=3, Duty=255, PWM=1
Time 33500000000: Level=3, Duty=255, PWM=1
Time 33600000000: Level=3, Duty=255, PWM=1
Time 33700000000: Level=3, Duty=255, PWM=1
Time 33800000000: Level=3, Duty=255, PWM=1
Time 33900000000: Level=3, Duty=255, PWM=1
Time 34000000000: Level=3, Duty=255, PWM=1
Time 34100000000: Level=3, Duty=255, PWM=1
Time 34200000000: Level=3, Duty=255, PWM=1
Time 34300000000: Level=3, Duty=255, PWM=1
Time 34400000000: Level=3, Duty=255, PWM=1
Time 34500000000: Level=3, Duty=255, PWM=1
Time 34600000000: Level=3, Duty=255, PWM=1
Time 34700000000: Level=3, Duty=255, PWM=1
Time 34800000000: Level=3, Duty=255, PWM=1
Time 34900000000: Level=3, Duty=255, PWM=1
Time 35000000000: Level=3, Duty=255, PWM=1
Time 35100000000: Level=3, Duty=255, PWM=1
Time 35200000000: Level=3, Duty=255, PWM=1
Time 35300000000: Level=3, Duty=255, PWM=1
Time 35400000000: Level=3, Duty=255, PWM=1
Time 35500000000: Level=3, Duty=255, PWM=1
Time 35600000000: Level=3, Duty=255, PWM=1
Time 35700000000: Level=3, Duty=255, PWM=1
Time 35800000000: Level=3, Duty=255, PWM=1
Time 35900000000: Level=3, Duty=255, PWM=1
Time 36000000000: Level=3, Duty=255, PWM=1
Time 36100000000: Level=3, Duty=255, PWM=1
Time 36200000000: Level=3, Duty=255, PWM=1
Time 36300000000: Level=3, Duty=255, PWM=1
Time 36400000000: Level=3, Duty=255, PWM=1
Time 36500000000: Level=3, Duty=255, PWM=1
Time 36600000000: Level=3, Duty=255, PWM=1
Time 36700000000: Level=3, Duty=255, PWM=1
Time 36800000000: Level=3, Duty=255, PWM=1
Time 36900000000: Level=3, Duty=255, PWM=1
Time 37000000000: Level=3, Duty=255, PWM=1
Time 37100000000: Level=3, Duty=255, PWM=1
Time 37200000000: Level=3, Duty=255, PWM=1
Time 37300000000: Level=3, Duty=255, PWM=1
Time 37400000000: Level=3, Duty=255, PWM=1
Time 37500000000: Level=3, Duty=255, PWM=1
Time 37600000000: Level=3, Duty=255, PWM=1
Time 37700000000: Level=3, Duty=255, PWM=1
Time 37800000000: Level=3, Duty=255, PWM=1
Time 37900000000: Level=3, Duty=255, PWM=1
Time 38000000000: Level=3, Duty=255, PWM=1
Time 38100000000: Level=3, Duty=255, PWM=1
Time 38200000000: Level=3, Duty=255, PWM=1
Time 38300000000: Level=3, Duty=255, PWM=1
Time 38400000000: Level=3, Duty=255, PWM=1
Time 38500000000: Level=3, Duty=255, PWM=1
Time 38600000000: Level=3, Duty=255, PWM=1
Time 38700000000: Level=3, Duty=255, PWM=1
Time 38800000000: Level=3, Duty=255, PWM=1
Time 38900000000: Level=3, Duty=255, PWM=1
Time 39000000000: Level=3, Duty=255, PWM=1
Time 39100000000: Level=3, Duty=255, PWM=1
Time 39200000000: Level=3, Duty=255, PWM=1
Time 39300000000: Level=3, Duty=255, PWM=1
Time 39400000000: Level=3, Duty=255, PWM=1
Time 39500000000: Level=3, Duty=255, PWM=1
Time 39600000000: Level=3, Duty=255, PWM=1
Time 39700000000: Level=3, Duty=255, PWM=1
Time 39800000000: Level=3, Duty=255, PWM=1
Time 39900000000: Level=3, Duty=255, PWM=1
Time 40000000000: Level=3, Duty=255, PWM=1
Time 40100000000: Level=3, Duty=255, PWM=1
Time 40200000000: Level=3, Duty=255, PWM=1
Time 40300000000: Level=3, Duty=255, PWM=1
Time 40400000000: Level=3, Duty=255, PWM=1
Time 40500000000: Level=3, Duty=255, PWM=1
Time 40600000000: Level=3, Duty=255, PWM=1
Time 40700000000: Level=3, Duty=255, PWM=1
Time 40800000000: Level=3, Duty=255, PWM=1
Time 40900000000: Level=3, Duty=255, PWM=1
Time 41000000000: Level=3, Duty=255, PWM=1
Time 41100000000: Level=3, Duty=255, PWM=1
Time 41200000000: Level=3, Duty=255, PWM=1
Time 41300000000: Level=3, Duty=255, PWM=1
Time 41400000000: Level=3, Duty=255, PWM=1
Time 41500000000: Level=3, Duty=255, PWM=1
Time 41600000000: Level=3, Duty=255, PWM=1
Time 41700000000: Level=3, Duty=255, PWM=1
Time 41800000000: Level=3, Duty=255, PWM=1
Time 41900000000: Level=3, Duty=255, PWM=1
Time 42000000000: Level=3, Duty=255, PWM=1
Time 42100000000: Level=3, Duty=255, PWM=1
Time 42200000000: Level=3, Duty=255, PWM=1
Time 42300000000: Level=3, Duty=255, PWM=1
Time 42400000000: Level=3, Duty=255, PWM=1
Time 42500000000: Level=3, Duty=255, PWM=1
Time 42600000000: Level=3, Duty=255, PWM=1
Time 42700000000: Level=3, Duty=255, PWM=1
Time 42800000000: Level=3, Duty=255, PWM=1
Time 42900000000: Level=3, Duty=255, PWM=1
Time 43000000000: Level=3, Duty=255, PWM=1
Time 43100000000: Level=3, Duty=255, PWM=1
Time 43200000000: Level=3, Duty=255, PWM=1
Time 43300000000: Level=3, Duty=255, PWM=1
Time 43400000000: Level=3, Duty=255, PWM=1
Time 43500000000: Level=3, Duty=255, PWM=1
Time 43600000000: Level=3, Duty=255, PWM=1
Time 43700000000: Level=3, Duty=255, PWM=1
Time 43800000000: Level=3, Duty=255, PWM=1
Time 43900000000: Level=3, Duty=255, PWM=1
Time 44000000000: Level=3, Duty=255, PWM=1
Time 44100000000: Level=3, Duty=255, PWM=1
Time 44200000000: Level=3, Duty=255, PWM=1
Time 44300000000: Level=3, Duty=255, PWM=1
Time 44400000000: Level=3, Duty=255, PWM=1
Time 44500000000: Level=3, Duty=255, PWM=1
Time 44600000000: Level=3, Duty=255, PWM=1
Time 44700000000: Level=3, Duty=255, PWM=1
Time 44800000000: Level=3, Duty=255, PWM=1
Time 44900000000: Level=3, Duty=255, PWM=1
Time 45000000000: Level=3, Duty=255, PWM=1
Time 45100000000: Level=3, Duty=255, PWM=1
Time 45200000000: Level=3, Duty=255, PWM=1
Time 45300000000: Level=3, Duty=255, PWM=1
Time 45400000000: Level=3, Duty=255, PWM=1
Time 45500000000: Level=3, Duty=255, PWM=1
Time 45600000000: Level=3, Duty=255, PWM=1
Time 45700000000: Level=3, Duty=255, PWM=1
Time 45800000000: Level=3, Duty=255, PWM=1
Time 45900000000: Level=3, Duty=255, PWM=1
Time 46000000000: Level=3, Duty=255, PWM=1
Time 46100000000: Level=3, Duty=255, PWM=1
Time 46200000000: Level=3, Duty=255, PWM=1
Time 46300000000: Level=3, Duty=255, PWM=1
Time 46400000000: Level=3, Duty=255, PWM=1
Time 46500000000: Level=3, Duty=255, PWM=1
Time 46600000000: Level=3, Duty=255, PWM=1
Time 46700000000: Level=3, Duty=255, PWM=1
Time 46800000000: Level=3, Duty=255, PWM=1
Time 46900000000: Level=3, Duty=255, PWM=1
Time 47000000000: Level=3, Duty=255, PWM=1
Time 47100000000: Level=3, Duty=255, PWM=1
Time 47200000000: Level=3, Duty=255, PWM=1
Time 47300000000: Level=3, Duty=255, PWM=1
Time 47400000000: Level=3, Duty=255, PWM=1
Time 47500000000: Level=3, Duty=255, PWM=1
Time 47600000000: Level=3, Duty=255, PWM=1
Time 47700000000: Level=3, Duty=255, PWM=1
Time 47800000000: Level=3, Duty=255, PWM=1
Time 47900000000: Level=3, Duty=255, PWM=1
Time 48000000000: Level=3, Duty=255, PWM=1
Time 48100000000: Level=3, Duty=255, PWM=1
Time 48200000000: Level=3, Duty=255, PWM=1
Time 48300000000: Level=3, Duty=255, PWM=1
Time 48400000000: Level=3, Duty=255, PWM=1
Time 48500000000: Level=3, Duty=255, PWM=1
Time 48600000000: Level=3, Duty=255, PWM=1
Time 48700000000: Level=3, Duty=255, PWM=1
Time 48800000000: Level=3, Duty=255, PWM=1
Time 48900000000: Level=3, Duty=255, PWM=1
Time 49000000000: Level=3, Duty=255, PWM=1
Time 49100000000: Level=3, Duty=255, PWM=1
Time 49200000000: Level=3, Duty=255, PWM=1
Time 49300000000: Level=3, Duty=255, PWM=1
Time 49400000000: Level=3, Duty=255, PWM=1
Time 49500000000: Level=3, Duty=255, PWM=1
Time 49600000000: Level=3, Duty=255, PWM=1
Time 49700000000: Level=3, Duty=255, PWM=1
Time 49800000000: Level=3, Duty=255, PWM=1
Time 49900000000: Level=3, Duty=255, PWM=1
Time 50000000000: Level=3, Duty=255, PWM=1
Time 50100000000: Level=3, Duty=255, PWM=1
Time 50200000000: Level=3, Duty=255, PWM=1
Time 50300000000: Level=3, Duty=255, PWM=1
Time 50400000000: Level=3, Duty=255, PWM=1
Time 50500000000: Level=3, Duty=255, PWM=1
Time 50600000000: Level=3, Duty=255, PWM=1
Time 50700000000: Level=3, Duty=255, PWM=1
Time 50800000000: Level=3, Duty=255, PWM=1
Time 50900000000: Level=3, Duty=255, PWM=1
Time 51000000000: Level=3, Duty=255, PWM=1
Time 51100000000: Level=3, Duty=255, PWM=1
Time 51200000000: Level=3, Duty=255, PWM=1
Time 51300000000: Level=3, Duty=255, PWM=1
Time 51400000000: Level=3, Duty=255, PWM=1
Time 51500000000: Level=3, Duty=255, PWM=1
Time 51600000000: Level=3, Duty=255, PWM=1
Time 51700000000: Level=3, Duty=255, PWM=1
Time 51800000000: Level=3, Duty=255, PWM=1
Time 51900000000: Level=3, Duty=255, PWM=1
Time 52000000000: Level=3, Duty=255, PWM=1
Time 52100000000: Level=3, Duty=255, PWM=1
Time 52200000000: Level=3, Duty=255, PWM=1
Time 52300000000: Level=3, Duty=255, PWM=1
Time 52400000000: Level=3, Duty=255, PWM=1
Time 52500000000: Level=3, Duty=255, PWM=1
Time 52600000000: Level=3, Duty=255, PWM=1
Time 52700000000: Level=3, Duty=255, PWM=1
Time 52800000000: Level=3, Duty=255, PWM=1
Time 52900000000: Level=3, Duty=255, PWM=1
Time 53000000000: Level=3, Duty=255, PWM=1
Time 53100000000: Level=3, Duty=255, PWM=1
Time 53200000000: Level=3, Duty=255, PWM=1
Time 53300000000: Level=3, Duty=255, PWM=1
Time 53400000000: Level=3, Duty=255, PWM=1
Time 53500000000: Level=3, Duty=255, PWM=1
Time 53600000000: Level=3, Duty=255, PWM=1
Time 53700000000: Level=3, Duty=255, PWM=1
Time 53800000000: Level=3, Duty=255, PWM=1
Time 53900000000: Level=3, Duty=255, PWM=1
Time 54000000000: Level=3, Duty=255, PWM=1
Time 54100000000: Level=3, Duty=255, PWM=1
Time 54200000000: Level=3, Duty=255, PWM=1
Time 54300000000: Level=3, Duty=255, PWM=1
Time 54400000000: Level=3, Duty=255, PWM=1
Time 54500000000: Level=3, Duty=255, PWM=1
Time 54600000000: Level=3, Duty=255, PWM=1
Time 54700000000: Level=3, Duty=255, PWM=1
Time 54800000000: Level=3, Duty=255, PWM=1
Time 54900000000: Level=3, Duty=255, PWM=1
Time 55000000000: Level=3, Duty=255, PWM=1
Time 55100000000: Level=3, Duty=255, PWM=1
Time 55200000000: Level=3, Duty=255, PWM=1
Time 55300000000: Level=3, Duty=255, PWM=1
Time 55400000000: Level=3, Duty=255, PWM=1
Time 55500000000: Level=3, Duty=255, PWM=1
Time 55600000000: Level=3, Duty=255, PWM=1
Time 55700000000: Level=3, Duty=255, PWM=1
Time 55800000000: Level=3, Duty=255, PWM=1
Time 55900000000: Level=3, Duty=255, PWM=1
Time 56000000000: Level=3, Duty=255, PWM=1
Time 56100000000: Level=3, Duty=255, PWM=1
Time 56200000000: Level=3, Duty=255, PWM=1
Time 56300000000: Level=3, Duty=255, PWM=1
Time 56400000000: Level=3, Duty=255, PWM=1
Time 56500000000: Level=3, Duty=255, PWM=1
Time 56600000000: Level=3, Duty=255, PWM=1
Time 56700000000: Level=3, Duty=255, PWM=1
Time 56800000000: Level=3, Duty=255, PWM=1
Time 56900000000: Level=3, Duty=255, PWM=1
Time 57000000000: Level=3, Duty=255, PWM=1
Time 57100000000: Level=3, Duty=255, PWM=1
Time 57200000000: Level=3, Duty=255, PWM=1
Time 57300000000: Level=3, Duty=255, PWM=1
Time 57400000000: Level=3, Duty=255, PWM=1
Time 57500000000: Level=3, Duty=255, PWM=1
Time 57600000000: Level=3, Duty=255, PWM=1
Time 57700000000: Level=3, Duty=255, PWM=1
Time 57800000000: Level=3, Duty=255, PWM=1
Time 57900000000: Level=3, Duty=255, PWM=1
Time 58000000000: Level=3, Duty=255, PWM=1
Time 58100000000: Level=3, Duty=255, PWM=1
Time 58200000000: Level=3, Duty=255, PWM=1
Time 58300000000: Level=3, Duty=255, PWM=1
Time 58400000000: Level=3, Duty=255, PWM=1
Time 58500000000: Level=3, Duty=255, PWM=1
Time 58600000000: Level=3, Duty=255, PWM=1
Time 58700000000: Level=3, Duty=255, PWM=1
Time 58800000000: Level=3, Duty=255, PWM=1
Time 58900000000: Level=3, Duty=255, PWM=1
Time 59000000000: Level=3, Duty=255, PWM=1
Time 59100000000: Level=3, Duty=255, PWM=1
Time 59200000000: Level=3, Duty=255, PWM=1
Time 59300000000: Level=3, Duty=255, PWM=1
Time 59400000000: Level=3, Duty=255, PWM=1
Time 59500000000: Level=3, Duty=255, PWM=1
Time 59600000000: Level=3, Duty=255, PWM=1
Time 59700000000: Level=3, Duty=255, PWM=1
Time 59800000000: Level=3, Duty=255, PWM=1
Time 59900000000: Level=3, Duty=255, PWM=1
Time 60000000000: Level=3, Duty=255, PWM=1
Time 60100000000: Level=3, Duty=255, PWM=1
Time 60200000000: Level=3, Duty=255, PWM=1
Time 60300000000: Level=3, Duty=255, PWM=1
Time 60400000000: Level=3, Duty=255, PWM=1
Time 60500000000: Level=3, Duty=255, PWM=1
Time 60600000000: Level=3, Duty=255, PWM=1
Time 60700000000: Level=3, Duty=255, PWM=1
Time 60800000000: Level=3, Duty=255, PWM=1
Time 60900000000: Level=3, Duty=255, PWM=1
Time 61000000000: Level=3, Duty=255, PWM=1
Time 61100000000: Level=3, Duty=255, PWM=1
Time 61200000000: Level=3, Duty=255, PWM=1
Time 61300000000: Level=3, Duty=255, PWM=1
Time 61400000000: Level=3, Duty=255, PWM=1
Time 61500000000: Level=3, Duty=255, PWM=1
Time 61600000000: Level=3, Duty=255, PWM=1
Time 61700000000: Level=3, Duty=255, PWM=1
Time 61800000000: Level=3, Duty=255, PWM=1
Time 61900000000: Level=3, Duty=255, PWM=1
Time 62000000000: Level=3, Duty=255, PWM=1
Time 62100000000: Level=3, Duty=255, PWM=1
Time 62200000000: Level=3, Duty=255, PWM=1
Time 62300000000: Level=3, Duty=255, PWM=1
Time 62400000000: Level=3, Duty=255, PWM=1
Time 62500000000: Level=3, Duty=255, PWM=1
Time 62600000000: Level=3, Duty=255, PWM=1
Time 62700000000: Level=3, Duty=255, PWM=1
Time 62800000000: Level=3, Duty=255, PWM=1
Time 62900000000: Level=3, Duty=255, PWM=1
Time 63000000000: Level=3, Duty=255, PWM=1
Time 63100000000: Level=3, Duty=255, PWM=1
Time 63200000000: Level=3, Duty=255, PWM=1
Time 63300000000: Level=3, Duty=255, PWM=1
Time 63400000000: Level=3, Duty=255, PWM=1
Time 63500000000: Level=3, Duty=255, PWM=1
Time 63600000000: Level=3, Duty=255, PWM=1
Time 63700000000: Level=3, Duty=255, PWM=1
Time 63800000000: Level=3, Duty=255, PWM=1
Time 63900000000: Level=3, Duty=255, PWM=1
Time 64000000000: Level=3, Duty=255, PWM=1
Time 64100000000: Level=3, Duty=255, PWM=1
Time 64200000000: Level=3, Duty=255, PWM=1
Time 64300000000: Level=3, Duty=255, PWM=1
Time 64400000000: Level=3, Duty=255, PWM=1
Time 64500000000: Level=3, Duty=255, PWM=1
Time 64600000000: Level=3, Duty=255, PWM=1
Time 64700000000: Level=3, Duty=255, PWM=1
Time 64800000000: Level=3, Duty=255, PWM=1
Time 64900000000: Level=3, Duty=255, PWM=1
Time 65000000000: Level=3, Duty=255, PWM=1
Time 65100000000: Level=3, Duty=255, PWM=1
Time 65200000000: Level=3, Duty=255, PWM=1
Time 65300000000: Level=3, Duty=255, PWM=1
Time 65400000000: Level=3, Duty=255, PWM=1
Time 65500000000: Level=3, Duty=255, PWM=1
Time 65600000000: Level=3, Duty=255, PWM=1
Time 65700000000: Level=3, Duty=255, PWM=1
Time 65800000000: Level=3, Duty=255, PWM=1
Time 65900000000: Level=3, Duty=255, PWM=1
Time 66000000000: Level=3, Duty=255, PWM=1
Time 66100000000: Level=3, Duty=255, PWM=1
Time 66200000000: Level=3, Duty=255, PWM=1
Time 66300000000: Level=3, Duty=255, PWM=1
Time 66400000000: Level=3, Duty=255, PWM=1
Time 66500000000: Level=3, Duty=255, PWM=1
Time 66600000000: Level=3, Duty=255, PWM=1
Time 66700000000: Level=3, Duty=255, PWM=1
Time 66800000000: Level=3, Duty=255, PWM=1
Time 66900000000: Level=3, Duty=255, PWM=1
Time 67000000000: Level=3, Duty=255, PWM=1
Time 67100000000: Level=3, Duty=255, PWM=1
Time 67200000000: Level=3, Duty=255, PWM=1
Time 67300000000: Level=3, Duty=255, PWM=1
Time 67400000000: Level=3, Duty=255, PWM=1
Time 67500000000: Level=3, Duty=255, PWM=1
Time 67600000000: Level=3, Duty=255, PWM=1
Time 67700000000: Level=3, Duty=255, PWM=1
Time 67800000000: Level=3, Duty=255, PWM=1
Time 67900000000: Level=3, Duty=255, PWM=1
Time 68000000000: Level=3, Duty=255, PWM=1
Time 68100000000: Level=3, Duty=255, PWM=1
Time 68200000000: Level=3, Duty=255, PWM=1
Time 68300000000: Level=3, Duty=255, PWM=1
Time 68400000000: Level=3, Duty=255, PWM=1
Time 68500000000: Level=3, Duty=255, PWM=1
Time 68600000000: Level=3, Duty=255, PWM=1
Time 68700000000: Level=3, Duty=255, PWM=1
Time 68800000000: Level=3, Duty=255, PWM=1
Time 68900000000: Level=3, Duty=255, PWM=1
Time 69000000000: Level=3, Duty=255, PWM=1
Time 69100000000: Level=3, Duty=255, PWM=1
Time 69200000000: Level=3, Duty=255, PWM=1
Time 69300000000: Level=3, Duty=255, PWM=1
Time 69400000000: Level=3, Duty=255, PWM=1
Time 69500000000: Level=3, Duty=255, PWM=1
Time 69600000000: Level=3, Duty=255, PWM=1
Time 69700000000: Level=3, Duty=255, PWM=1
Time 69800000000: Level=3, Duty=255, PWM=1
Time 69900000000: Level=3, Duty=255, PWM=1
Time 70000000000: Level=3, Duty=255, PWM=1
Time 70100000000: Level=3, Duty=255, PWM=1
Time 70200000000: Level=3, Duty=255, PWM=1
Time 70300000000: Level=3, Duty=255, PWM=1
Time 70400000000: Level=3, Duty=255, PWM=1
Time 70500000000: Level=3, Duty=255, PWM=1
Time 70600000000: Level=3, Duty=255, PWM=1
Time 70700000000: Level=3, Duty=255, PWM=1
Time 70800000000: Level=3, Duty=255, PWM=1
Time 70900000000: Level=3, Duty=255, PWM=1
Time 71000000000: Level=3, Duty=255, PWM=1
Time 71100000000: Level=3, Duty=255, PWM=1
Time 71200000000: Level=3, Duty=255, PWM=1
Time 71300000000: Level=3, Duty=255, PWM=1
Time 71400000000: Level=3, Duty=255, PWM=1
Time 71500000000: Level=3, Duty=255, PWM=1
Time 71600000000: Level=3, Duty=255, PWM=1
Time 71700000000: Level=3, Duty=255, PWM=1
Time 71800000000: Level=3, Duty=255, PWM=1
Time 71900000000: Level=3, Duty=255, PWM=1
Time 72000000000: Level=3, Duty=255, PWM=1
Time 72100000000: Level=3, Duty=255, PWM=1
Time 72200000000: Level=3, Duty=255, PWM=1
Time 72300000000: Level=3, Duty=255, PWM=1
Time 72400000000: Level=3, Duty=255, PWM=1
Time 72500000000: Level=3, Duty=255, PWM=1
Time 72600000000: Level=3, Duty=255, PWM=1
Time 72700000000: Level=3, Duty=255, PWM=1
Time 72800000000: Level=3, Duty=255, PWM=1
Time 72900000000: Level=3, Duty=255, PWM=1
Time 73000000000: Level=3, Duty=255, PWM=1
Time 73100000000: Level=3, Duty=255, PWM=1
Time 73200000000: Level=3, Duty=255, PWM=1
Time 73300000000: Level=3, Duty=255, PWM=1
Time 73400000000: Level=3, Duty=255, PWM=1
Time 73500000000: Level=3, Duty=255, PWM=1
Time 73600000000: Level=3, Duty=255, PWM=1
Time 73700000000: Level=3, Duty=255, PWM=1
Time 73800000000: Level=3, Duty=255, PWM=1
Time 73900000000: Level=3, Duty=255, PWM=1
Time 74000000000: Level=3, Duty=255, PWM=1
Time 74100000000: Level=3, Duty=255, PWM=1
Time 74200000000: Level=3, Duty=255, PWM=1
Time 74300000000: Level=3, Duty=255, PWM=1
Time 74400000000: Level=3, Duty=255, PWM=1
Time 74500000000: Level=3, Duty=255, PWM=1
Time 74600000000: Level=3, Duty=255, PWM=1
Time 74700000000: Level=3, Duty=255, PWM=1
Time 74800000000: Level=3, Duty=255, PWM=1
Time 74900000000: Level=3, Duty=255, PWM=1
Time 75000000000: Level=3, Duty=255, PWM=1
Time 75100000000: Level=3, Duty=255, PWM=1
Time 75200000000: Level=3, Duty=255, PWM=1
Time 75300000000: Level=3, Duty=255, PWM=1
Time 75400000000: Level=3, Duty=255, PWM=1
Time 75500000000: Level=3, Duty=255, PWM=1
Time 75600000000: Level=3, Duty=255, PWM=1
Time 75700000000: Level=3, Duty=255, PWM=1
Time 75800000000: Level=3, Duty=255, PWM=1
Time 75900000000: Level=3, Duty=255, PWM=1
Time 76000000000: Level=3, Duty=255, PWM=1
Time 76100000000: Level=3, Duty=255, PWM=1
Time 76200000000: Level=3, Duty=255, PWM=1
Time 76300000000: Level=3, Duty=255, PWM=1
Time 76400000000: Level=3, Duty=255, PWM=1
Time 76500000000: Level=3, Duty=255, PWM=1
Time 76600000000: Level=3, Duty=255, PWM=1
Time 76700000000: Level=3, Duty=255, PWM=1
Time 76800000000: Level=3, Duty=255, PWM=1
Time 76900000000: Level=3, Duty=255, PWM=1
Time 77000000000: Level=3, Duty=255, PWM=1
Time 77100000000: Level=3, Duty=255, PWM=1
Time 77200000000: Level=3, Duty=255, PWM=1
Time 77300000000: Level=3, Duty=255, PWM=1
Time 77400000000: Level=3, Duty=255, PWM=1
Time 77500000000: Level=3, Duty=255, PWM=1
Time 77600000000: Level=3, Duty=255, PWM=1
Time 77700000000: Level=3, Duty=255, PWM=1
Time 77800000000: Level=3, Duty=255, PWM=1
Time 77900000000: Level=3, Duty=255, PWM=1
Time 78000000000: Level=3, Duty=255, PWM=1
Time 78100000000: Level=3, Duty=255, PWM=1
Time 78200000000: Level=3, Duty=255, PWM=1
Time 78300000000: Level=3, Duty=255, PWM=1
Time 78400000000: Level=3, Duty=255, PWM=1
Time 78500000000: Level=3, Duty=255, PWM=1
Time 78600000000: Level=3, Duty=255, PWM=1
Time 78700000000: Level=3, Duty=255, PWM=1
Time 78800000000: Level=3, Duty=255, PWM=1
Time 78900000000: Level=3, Duty=255, PWM=1
Time 79000000000: Level=3, Duty=255, PWM=1
Time 79100000000: Level=3, Duty=255, PWM=1
Time 79200000000: Level=3, Duty=255, PWM=1
Time 79300000000: Level=3, Duty=255, PWM=1
Time 79400000000: Level=3, Duty=255, PWM=1
Time 79500000000: Level=3, Duty=255, PWM=1
Time 79600000000: Level=3, Duty=255, PWM=1
Time 79700000000: Level=3, Duty=255, PWM=1
Time 79800000000: Level=3, Duty=255, PWM=1
Time 79900000000: Level=3, Duty=255, PWM=1
Time 80000000000: Level=3, Duty=255, PWM=1
Time 80100000000: Level=3, Duty=255, PWM=1
Time 80200000000: Level=3, Duty=255, PWM=1
Time 80300000000: Level=3, Duty=255, PWM=1
Time 80400000000: Level=3, Duty=255, PWM=1
Time 80500000000: Level=3, Duty=255, PWM=1
Time 80600000000: Level=3, Duty=255, PWM=1
Time 80700000000: Level=3, Duty=255, PWM=1
Time 80800000000: Level=3, Duty=255, PWM=1
Time 80900000000: Level=3, Duty=255, PWM=1
Time 81000000000: Level=3, Duty=255, PWM=1
Time 81100000000: Level=3, Duty=255, PWM=1
Time 81200000000: Level=3, Duty=255, PWM=1
Time 81300000000: Level=3, Duty=255, PWM=1
Time 81400000000: Level=3, Duty=255, PWM=1
Time 81500000000: Level=3, Duty=255, PWM=1
Time 81600000000: Level=3, Duty=255, PWM=1
Time 81700000000: Level=3, Duty=255, PWM=1
Time 81800000000: Level=3, Duty=255, PWM=1
Time 81900000000: Level=3, Duty=255, PWM=1
Time 82000000000: Level=3, Duty=255, PWM=1
Time 82100000000: Level=3, Duty=255, PWM=1
Time 82200000000: Level=3, Duty=255, PWM=1
Time 82300000000: Level=3, Duty=255, PWM=1
Time 82400000000: Level=3, Duty=255, PWM=1
Time 82500000000: Level=3, Duty=255, PWM=1
Time 82600000000: Level=3, Duty=255, PWM=1
Time 82700000000: Level=3, Duty=255, PWM=1
Time 82800000000: Level=3, Duty=255, PWM=1
Time 82900000000: Level=3, Duty=255, PWM=1
Time 83000000000: Level=3, Duty=255, PWM=1
Time 83100000000: Level=3, Duty=255, PWM=1
Time 83200000000: Level=3, Duty=255, PWM=1
Time 83300000000: Level=3, Duty=255, PWM=1
Time 83400000000: Level=3, Duty=255, PWM=1
Time 83500000000: Level=3, Duty=255, PWM=1
Time 83600000000: Level=3, Duty=255, PWM=1
Time 83700000000: Level=3, Duty=255, PWM=1
Time 83800000000: Level=3, Duty=255, PWM=1
Time 83900000000: Level=3, Duty=255, PWM=1
Time 84000000000: Level=3, Duty=255, PWM=1
Time 84100000000: Level=3, Duty=255, PWM=1
Time 84200000000: Level=3, Duty=255, PWM=1
Time 84300000000: Level=3, Duty=255, PWM=1
Time 84400000000: Level=3, Duty=255, PWM=1
Time 84500000000: Level=3, Duty=255, PWM=1
Time 84600000000: Level=3, Duty=255, PWM=1
Time 84700000000: Level=3, Duty=255, PWM=1
Time 84800000000: Level=3, Duty=255, PWM=1
Time 84900000000: Level=3, Duty=255, PWM=1
Time 85000000000: Level=3, Duty=255, PWM=1
Time 85100000000: Level=3, Duty=255, PWM=1
Time 85200000000: Level=3, Duty=255, PWM=1
Time 85300000000: Level=3, Duty=255, PWM=1
Time 85400000000: Level=3, Duty=255, PWM=1
Time 85500000000: Level=3, Duty=255, PWM=1
Time 85600000000: Level=3, Duty=255, PWM=1
Time 85700000000: Level=3, Duty=255, PWM=1
Time 85800000000: Level=3, Duty=255, PWM=1
Time 85900000000: Level=3, Duty=255, PWM=1
Time 86000000000: Level=3, Duty=255, PWM=1
Time 86100000000: Level=3, Duty=255, PWM=1
Time 86200000000: Level=3, Duty=255, PWM=1
Time 86300000000: Level=3, Duty=255, PWM=1
Time 86400000000: Level=3, Duty=255, PWM=1
Time 86500000000: Level=3, Duty=255, PWM=1
Time 86600000000: Level=3, Duty=255, PWM=1
Time 86700000000: Level=3, Duty=255, PWM=1
Time 86800000000: Level=3, Duty=255, PWM=1
Time 86900000000: Level=3, Duty=255, PWM=1
Time 87000000000: Level=3, Duty=255, PWM=1
Time 87100000000: Level=3, Duty=255, PWM=1
Time 87200000000: Level=3, Duty=255, PWM=1
Time 87300000000: Level=3, Duty=255, PWM=1
Time 87400000000: Level=3, Duty=255, PWM=1
Time 87500000000: Level=3, Duty=255, PWM=1
Time 87600000000: Level=3, Duty=255, PWM=1
Time 87700000000: Level=3, Duty=255, PWM=1
Time 87800000000: Level=3, Duty=255, PWM=1
Time 87900000000: Level=3, Duty=255, PWM=1
Time 88000000000: Level=3, Duty=255, PWM=1
Time 88100000000: Level=3, Duty=255, PWM=1
Time 88200000000: Level=3, Duty=255, PWM=1
Time 88300000000: Level=3, Duty=255, PWM=1
Time 88400000000: Level=3, Duty=255, PWM=1
Time 88500000000: Level=3, Duty=255, PWM=1
Time 88600000000: Level=3, Duty=255, PWM=1
Time 88700000000: Level=3, Duty=255, PWM=1
Time 88800000000: Level=3, Duty=255, PWM=1
Time 88900000000: Level=3, Duty=255, PWM=1
Time 89000000000: Level=3, Duty=255, PWM=1
Time 89100000000: Level=3, Duty=255, PWM=1
Time 89200000000: Level=3, Duty=255, PWM=1
Time 89300000000: Level=3, Duty=255, PWM=1
Time 89400000000: Level=3, Duty=255, PWM=1
Time 89500000000: Level=3, Duty=255, PWM=1
Time 89600000000: Level=3, Duty=255, PWM=1
Time 89700000000: Level=3, Duty=255, PWM=1
Time 89800000000: Level=3, Duty=255, PWM=1
Time 89900000000: Level=3, Duty=255, PWM=1
Time 90000000000: Level=3, Duty=255, PWM=1
Time 90100000000: Level=3, Duty=255, PWM=1
Time 90200000000: Level=3, Duty=255, PWM=1
Time 90300000000: Level=3, Duty=255, PWM=1
Time 90400000000: Level=3, Duty=255, PWM=1
Time 90500000000: Level=3, Duty=255, PWM=1
Time 90600000000: Level=3, Duty=255, PWM=1
Time 90700000000: Level=3, Duty=255, PWM=1
Time 90800000000: Level=3, Duty=255, PWM=1
Time 90900000000: Level=3, Duty=255, PWM=1
Time 91000000000: Level=3, Duty=255, PWM=1
Time 91100000000: Level=3, Duty=255, PWM=1
Time 91200000000: Level=3, Duty=255, PWM=1
Time 91300000000: Level=3, Duty=255, PWM=1
Time 91400000000: Level=3, Duty=255, PWM=1
Time 91500000000: Level=3, Duty=255, PWM=1
Time 91600000000: Level=3, Duty=255, PWM=1
Time 91700000000: Level=3, Duty=255, PWM=1
Time 91800000000: Level=3, Duty=255, PWM=1
Time 91900000000: Level=3, Duty=255, PWM=1
Time 92000000000: Level=3, Duty=255, PWM=1
Time 92100000000: Level=3, Duty=255, PWM=1
Time 92200000000: Level=3, Duty=255, PWM=1
Time 92300000000: Level=3, Duty=255, PWM=1
Time 92400000000: Level=3, Duty=255, PWM=1
Time 92500000000: Level=3, Duty=255, PWM=1
Time 92600000000: Level=3, Duty=255, PWM=1
Time 92700000000: Level=3, Duty=255, PWM=1
Time 92800000000: Level=3, Duty=255, PWM=1
Time 92900000000: Level=3, Duty=255, PWM=1
Time 93000000000: Level=3, Duty=255, PWM=1
Time 93100000000: Level=3, Duty=255, PWM=1
Time 93200000000: Level=3, Duty=255, PWM=1
Time 93300000000: Level=3, Duty=255, PWM=1
Time 93400000000: Level=3, Duty=255, PWM=1
Time 93500000000: Level=3, Duty=255, PWM=1
Time 93600000000: Level=3, Duty=255, PWM=1
run: Time (s): cpu = 00:00:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3599.789 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_pwm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_pwm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_pwm_tb_behav xil_defaultlib.seven_seg_controller_pwm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_pwm_tb_behav xil_defaultlib.seven_seg_controller_pwm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
=== PWM Brightness Control Test ===
Date: 2025-08-15, User: datdatnguyen2609

Initial state after reset:
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=== PWM Brightness Control Test ===
Date: 2025-08-15, User: datdatnguyen2609

Initial state after reset:
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000

--- Testing PWM Decrease (MAX to MIN) ---
After brightness DOWN:
Level=0, Duty= 64/255 (        100%), PWM_High=       1000/       1000
After brightness DOWN:
Level=0, Duty= 64/255 (        100%), PWM_High=       1000/       1000
After brightness DOWN:
Level=0, Duty= 64/255 (        100%), PWM_High=       1000/       1000
After brightness DOWN:
Level=0, Duty= 64/255 (        100%), PWM_High=       1000/       1000

--- Testing PWM Increase (MIN to MAX) ---
After brightness UP:
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000
After brightness UP:
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000
After brightness UP:
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000
After brightness UP:
Time 100000000: Level=3, Duty=255, PWM=1
Level=3, Duty=255/255 (        100%), PWM_High=       1000/       1000

--- Testing Boundary Conditions ---
Try to exceed MAX:
Level=3, Duty=255/255 (        100%), PWM_High=        500/        500
Try to go below MIN:
Level=0, Duty= 64/255 (        100%), PWM_High=        500/        500

--- Final PWM State Summary ---
LEVEL 3 - MAX (100%):
Level=3, Duty=255/255 (        100%), PWM_High=       2000/       2000
LEVEL 3 - MAX (100%):
Level=3, Duty=255/255 (        100%), PWM_High=       2000/       2000
LEVEL 3 - MAX (100%):
Level=3, Duty=255/255 (        100%), PWM_High=       2000/       2000
LEVEL 3 - MAX (100%):
Time 200000000: Level=3, Duty=255, PWM=1
Level=3, Duty=255/255 (        100%), PWM_High=       2000/       2000

=== PWM Test Completed Successfully ===
$finish called at time : 212955 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 167
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
set_property top seven_seg_controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v" Line 1. Module seven_seg_controller_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_seg_controller_default
Compiling module xil_defaultlib.seven_seg_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seven_seg_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seven_seg_controller_tb_behav -key {Behavioral:sim_1:Functional:seven_seg_controller_tb} -tclbatch {seven_seg_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source seven_seg_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simple PWM Test ===
Date: 2025-08-15 09:02:42 UTC
User: datdatnguyen2609

Start: Level=3, Duty=255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seven_seg_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3599.789 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
=== Simple PWM Test ===
Date: 2025-08-15 09:02:42 UTC
User: datdatnguyen2609

Start: Level=3, Duty=255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.789 ; gain = 0.000
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 63
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 62
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 63
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 63
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 65
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 66
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 75
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 78
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
=== Simple PWM Test ===
Date: 2025-08-15 09:02:42 UTC
User: datdatnguyen2609

Start: Level=3, Duty=255
Stopped at time : 100 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 62
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.789 ; gain = 0.000
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 64
run all
Stopped at time : 1100 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 63
run all
Stopped at time : 1100 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 64
run all
Stopped at time : 1120 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 65
run all
Stopped at time : 1120 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 66
add_bp {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} 67
run all
Stopped at time : 1220 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 67
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 67
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 66
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 65
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 64
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 63
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 62
run 1 s
DOWN:  Level=1, Duty=128
DOWN:  Level=0, Duty= 64
DOWN:  Level=0, Duty= 64
DOWN:  Level=0, Duty= 64

Stopped at time : 5580 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 75
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 75
remove_bps -file {C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v} -line 78
run 1 s
UP:    Level=2, Duty=192
UP:    Level=3, Duty=255
UP:    Level=3, Duty=255
UP:    Level=3, Duty=255

=== Test Complete ===
$finish called at time : 10060 ns : File "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sim_1/new/seven_seg_controller_tb.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
=== Simple PWM Test ===
Date: 2025-08-15 09:02:42 UTC
User: datdatnguyen2609

Start: Level=3, Duty=255
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.789 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 us
DOWN:  Level=1, Duty=128
run 1 us
DOWN:  Level=0, Duty= 64
run 1 us
DOWN:  Level=0, Duty= 64
run 1 us
DOWN:  Level=0, Duty= 64

run 1 us
UP:    Level=2, Duty=192
run 1 us
UP:    Level=3, Duty=255
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seven_seg_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seven_seg_controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim'
"xelab -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_controller_tb_behav xil_defaultlib.seven_seg_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
=== Simple PWM Test ===
Date: 2025-08-15 09:02:42 UTC
User: datdatnguyen2609

Start: Level=3, Duty=255
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3599.789 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3599.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.789 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 18 08:22:22 2025...
