// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : colorlight_5a_75e.v
// Device     : LFE5U-25F-6BG256C
// LiteX sha1 : --------
// Date       : 2025-07-25 13:29:28
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module colorlight_5a_75e (
    input  wire          clk25,
    input  wire          encoder0_Encoder_A,
    input  wire          encoder0_Encoder_B,
    input  wire          encoder1_Encoder_A,
    input  wire          encoder1_Encoder_B,
    input  wire          encoder2_Encoder_A,
    input  wire          encoder2_Encoder_B,
    input  wire          encoder3_Encoder_A,
    input  wire          encoder3_Encoder_B,
    input  wire          encoder4_Encoder_A,
    input  wire          encoder4_Encoder_B,
    input  wire          eth_clocks_rx,
    output wire          eth_clocks_tx,
    output wire          eth_mdc,
    input  wire          eth_mdio,
    output wire          eth_rst_n,
    input  wire          eth_rx_ctl,
    input  wire    [3:0] eth_rx_data,
    output wire          eth_tx_ctl,
    output wire    [3:0] eth_tx_data,
    input  wire          gpio_in0,
    input  wire          gpio_in1,
    input  wire          gpio_in10,
    input  wire          gpio_in11,
    input  wire          gpio_in12,
    input  wire          gpio_in13,
    input  wire          gpio_in14,
    input  wire          gpio_in15,
    input  wire          gpio_in16,
    input  wire          gpio_in17,
    input  wire          gpio_in18,
    input  wire          gpio_in19,
    input  wire          gpio_in2,
    input  wire          gpio_in20,
    input  wire          gpio_in21,
    input  wire          gpio_in22,
    input  wire          gpio_in23,
    input  wire          gpio_in24,
    input  wire          gpio_in25,
    input  wire          gpio_in26,
    input  wire          gpio_in27,
    input  wire          gpio_in28,
    input  wire          gpio_in29,
    input  wire          gpio_in3,
    input  wire          gpio_in4,
    input  wire          gpio_in5,
    input  wire          gpio_in6,
    input  wire          gpio_in7,
    input  wire          gpio_in8,
    input  wire          gpio_in9,
    output wire          gpio_out0,
    output wire          gpio_out1,
    output wire          gpio_out10,
    output wire          gpio_out11,
    output wire          gpio_out12,
    output wire          gpio_out13,
    output wire          gpio_out14,
    output wire          gpio_out15,
    output wire          gpio_out16,
    output wire          gpio_out17,
    output wire          gpio_out18,
    output wire          gpio_out19,
    output wire          gpio_out2,
    output wire          gpio_out20,
    output wire          gpio_out21,
    output wire          gpio_out22,
    output wire          gpio_out23,
    output wire          gpio_out24,
    output wire          gpio_out25,
    output wire          gpio_out26,
    output wire          gpio_out27,
    output wire          gpio_out28,
    output wire          gpio_out29,
    output wire          gpio_out3,
    output wire          gpio_out30,
    output wire          gpio_out31,
    output wire          gpio_out32,
    output wire          gpio_out33,
    output wire          gpio_out34,
    output wire          gpio_out35,
    output wire          gpio_out36,
    output wire          gpio_out37,
    output wire          gpio_out38,
    output wire          gpio_out39,
    output wire          gpio_out4,
    output wire          gpio_out40,
    output wire          gpio_out41,
    output wire          gpio_out42,
    output wire          gpio_out43,
    output wire          gpio_out5,
    output wire          gpio_out6,
    output wire          gpio_out7,
    output wire          gpio_out8,
    output wire          gpio_out9,
    output wire          sdram_clock,
    output wire          stepgen0_dir,
    output wire          stepgen0_step,
    output wire          stepgen1_dir,
    output wire          stepgen1_step,
    output wire          stepgen2_dir,
    output wire          stepgen2_step,
    output wire          stepgen3_dir,
    output wire          stepgen3_step,
    output wire          stepgen4_dir,
    output wire          stepgen4_step,
    output wire          watchdog_function_3434be61_7188_4528_82e6_e8d7dc04b58b0,
    output reg           watchdog_function_8efd8997_c6ee_4c7d_a872_8ec5ee6d71930
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
ColorLightBase
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectPointToPoint)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (CPUNone)
└─── identifier (Identifier)
└─── crg (_CRG)
│    └─── pll (ECP5PLL)
│    │    └─── [EHXPLLL]
└─── ethphy (LiteEthPHYRGMII)
│    └─── crg (LiteEthPHYRGMIICRG)
│    │    └─── [DELAYG]
│    └─── tx (LiteEthPHYRGMIITX)
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    └─── rx (LiteEthPHYRGMIIRX)
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    │    └─── [DELAYG]
│    └─── mdio (LiteEthPHYMDIO)
└─── ethcore_etherbone (LiteEthUDPIPCore)
│    └─── mac (LiteEthMAC)
│    │    └─── core (LiteEthMACCore)
│    │    │    └─── tx_datapath (TXDatapath)
│    │    │    │    └─── liteethmacpaddinginserter_0* (LiteEthMACPaddingInserter)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── liteethmaccrc32inserter_0* (LiteEthMACCRC32Inserter)
│    │    │    │    │    └─── crc (LiteEthMACCRC32)
│    │    │    │    │    │    └─── liteethmaccrcengine_0* (LiteEthMACCRCEngine)
│    │    │    │    │    │    └─── liteethmaccrcengine_1* (LiteEthMACCRCEngine)
│    │    │    │    │    │    └─── liteethmaccrcengine_2* (LiteEthMACCRCEngine)
│    │    │    │    │    │    └─── liteethmaccrcengine_3* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    │    └─── liteethmacpreambleinserter_0* (LiteEthMACPreambleInserter)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    │    └─── fifo (AsyncFIFOBuffered)
│    │    │    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    │    └─── liteethmactxlastbe_0* (LiteEthMACTXLastBE)
│    │    │    │    │    └─── last_handler (LiteEthLastHandler)
│    │    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── liteethmacgap_0* (LiteEthMACGap)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── pipeline_0* (Pipeline)
│    │    │    └─── rx_datapath (RXDatapath)
│    │    │    │    └─── liteethmacrxlastbe_0* (LiteEthMACRXLastBE)
│    │    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    │    └─── fifo (AsyncFIFOBuffered)
│    │    │    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    │    └─── liteethmacpreamblechecker_0* (LiteEthMACPreambleChecker)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    │    │    │    └─── liteethmaccrc32checker_0* (LiteEthMACCRC32Checker)
│    │    │    │    │    └─── crc (LiteEthMACCRC32)
│    │    │    │    │    │    └─── liteethmaccrcengine_0* (LiteEthMACCRCEngine)
│    │    │    │    │    │    └─── liteethmaccrcengine_1* (LiteEthMACCRCEngine)
│    │    │    │    │    │    └─── liteethmaccrcengine_2* (LiteEthMACCRCEngine)
│    │    │    │    │    │    └─── liteethmaccrcengine_3* (LiteEthMACCRCEngine)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    │    └─── pulsesynchronizer_1* (PulseSynchronizer)
│    │    │    │    └─── liteethmacpaddingchecker_0* (LiteEthMACPaddingChecker)
│    │    │    │    └─── pipeline_0* (Pipeline)
│    │    └─── crossbar (LiteEthMACCrossbar)
│    │    │    └─── arbiter (Arbiter)
│    │    │    │    └─── rr (RoundRobin)
│    │    │    │    └─── status_0* (Status)
│    │    │    │    └─── status_1* (Status)
│    │    │    └─── dispatcher (Dispatcher)
│    │    │    │    └─── status_0* (Status)
│    │    └─── packetizer (LiteEthMACPacketizer)
│    │    │    └─── fsm (FSM)
│    │    │    └─── last_be_fsm (FSM)
│    │    └─── depacketizer (LiteEthMACDepacketizer)
│    │    │    └─── fsm (FSM)
│    │    │    └─── last_be_fsm (FSM)
│    └─── arp (LiteEthARP)
│    │    └─── tx (LiteEthARPTX)
│    │    │    └─── packetizer (LiteEthARPPacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthARPRX)
│    │    │    └─── depacketizer (LiteEthARPDepacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── table (LiteEthARPTable)
│    │    │    └─── request_timer (WaitTimer)
│    │    │    └─── cache (LiteEthARPCache)
│    │    │    │    └─── clear_timer (WaitTimer)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── fsm (FSM)
│    └─── ip (LiteEthIP)
│    │    └─── tx (LiteEthIPTX)
│    │    │    └─── buffer (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── checksum (LiteEthIPV4Checksum)
│    │    │    └─── packetizer (LiteEthIPV4Packetizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthIPRX)
│    │    │    └─── depacketizer (LiteEthIPV4Depacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── checksum (LiteEthIPV4Checksum)
│    │    │    └─── fsm (FSM)
│    │    └─── crossbar (LiteEthIPV4Crossbar)
│    │    │    └─── arbiter (Arbiter)
│    │    │    │    └─── rr (RoundRobin)
│    │    │    │    └─── status_0* (Status)
│    │    │    │    └─── status_1* (Status)
│    │    │    └─── dispatcher (Dispatcher)
│    │    │    │    └─── status_0* (Status)
│    └─── icmp (LiteEthICMP)
│    │    └─── tx (LiteEthICMPTX)
│    │    │    └─── packetizer (LiteEthICMPPacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthICMPRX)
│    │    │    └─── depacketizer (LiteEthICMPDepacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── echo (LiteEthICMPEcho)
│    │    │    └─── buffer (PacketFIFO)
│    │    │    │    └─── payload_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── param_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    └─── udp (LiteEthUDP)
│    │    └─── tx (LiteEthUDPTX)
│    │    │    └─── packetizer (LiteEthUDPPacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthUDPRX)
│    │    │    └─── depacketizer (LiteEthUDPDepacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── crossbar (LiteEthUDPCrossbar)
│    │    │    └─── tx_cdc (ClockDomainCrossing)
│    │    │    └─── tx_converter (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _identityconverter_0* (_IdentityConverter)
│    │    │    └─── rx_converter (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _identityconverter_0* (_IdentityConverter)
│    │    │    └─── rx_cdc (ClockDomainCrossing)
│    │    │    └─── arbiter (Arbiter)
│    │    │    └─── dispatcher (Dispatcher)
│    │    │    │    └─── status_0* (Status)
└─── etherbone (LiteEthEtherbone)
│    └─── packet (LiteEthEtherbonePacket)
│    │    └─── tx (LiteEthEtherbonePacketTX)
│    │    │    └─── packetizer (LiteEthEtherbonePacketPacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (LiteEthEtherbonePacketRX)
│    │    │    └─── depacketizer (LiteEthEtherbonePacketDepacketizer)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── last_be_fsm (FSM)
│    │    │    └─── fsm (FSM)
│    └─── probe (LiteEthEtherboneProbe)
│    │    └─── fifo (PacketFIFO)
│    │    │    └─── payload_fifo (SyncFIFO)
│    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── param_fifo (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── fsm (FSM)
│    └─── record (LiteEthEtherboneRecord)
│    │    └─── depacketizer (LiteEthEtherboneRecordDepacketizer)
│    │    │    └─── fsm (FSM)
│    │    │    └─── last_be_fsm (FSM)
│    │    └─── receiver (LiteEthEtherboneRecordReceiver)
│    │    │    └─── fifo (PacketFIFO)
│    │    │    │    └─── payload_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── param_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── fsm (FSM)
│    │    └─── sender (LiteEthEtherboneRecordSender)
│    │    │    └─── fifo (PacketFIFO)
│    │    │    │    └─── payload_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── param_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── fsm (FSM)
│    │    └─── packetizer (LiteEthEtherboneRecordPacketizer)
│    │    │    └─── fsm (FSM)
│    │    │    └─── last_be_fsm (FSM)
│    └─── dispatcher_0* (Dispatcher)
│    │    └─── status_0* (Status)
│    └─── arbiter_0* (Arbiter)
│    │    └─── rr (RoundRobin)
│    │    └─── status_0* (Status)
│    │    └─── status_1* (Status)
│    └─── wishbone (LiteEthEtherboneWishboneMaster)
│    │    └─── fsm (FSM)
└─── MMIO_inst (MMIO)
└─── watchdogmodule_0* (WatchDogModule)
│    └─── watchdogenablefunction_0* (WatchDogEnableFunction)
│    └─── watchdogheartbeatfunction_0* (WatchDogHeartBeatFunction)
└─── gpio_module_0* (GPIO_Module)
└─── stepgenmodule_0* (StepgenModule)
│    └─── stepgencounter_0* (StepgenCounter)
│    └─── stepgencounter_1* (StepgenCounter)
│    └─── stepgencounter_2* (StepgenCounter)
└─── stepgenmodule_1* (StepgenModule)
│    └─── stepgencounter_0* (StepgenCounter)
│    └─── stepgencounter_1* (StepgenCounter)
│    └─── stepgencounter_2* (StepgenCounter)
└─── stepgenmodule_2* (StepgenModule)
│    └─── stepgencounter_0* (StepgenCounter)
│    └─── stepgencounter_1* (StepgenCounter)
│    └─── stepgencounter_2* (StepgenCounter)
└─── stepgenmodule_3* (StepgenModule)
│    └─── stepgencounter_0* (StepgenCounter)
│    └─── stepgencounter_1* (StepgenCounter)
│    └─── stepgencounter_2* (StepgenCounter)
└─── stepgenmodule_4* (StepgenModule)
│    └─── stepgencounter_0* (StepgenCounter)
│    └─── stepgencounter_1* (StepgenCounter)
│    └─── stepgencounter_2* (StepgenCounter)
└─── encodermodule_0* (EncoderModule)
└─── encodermodule_1* (EncoderModule)
└─── encodermodule_2* (EncoderModule)
└─── encodermodule_3* (EncoderModule)
└─── encodermodule_4* (EncoderModule)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
│    │    └─── csrstatus_6* (CSRStatus)
│    │    └─── csrstatus_7* (CSRStatus)
│    │    └─── csrstatus_8* (CSRStatus)
│    │    └─── csrstatus_9* (CSRStatus)
│    │    └─── csrstatus_10* (CSRStatus)
│    │    └─── csrstatus_11* (CSRStatus)
│    │    └─── csrstatus_12* (CSRStatus)
│    │    └─── csrstatus_13* (CSRStatus)
│    │    └─── csrstatus_14* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstorage_9* (CSRStorage)
│    │    └─── csrstorage_10* (CSRStorage)
│    │    └─── csrstorage_11* (CSRStorage)
│    │    └─── csrstorage_12* (CSRStorage)
│    │    └─── csrstorage_13* (CSRStorage)
│    │    └─── csrstorage_14* (CSRStorage)
│    │    └─── csrstorage_15* (CSRStorage)
│    │    └─── csrstorage_16* (CSRStorage)
│    │    └─── csrstorage_17* (CSRStorage)
│    │    └─── csrstorage_18* (CSRStorage)
│    │    └─── csrstorage_19* (CSRStorage)
│    │    └─── csrstorage_20* (CSRStorage)
│    │    └─── csrstatus_15* (CSRStatus)
│    │    └─── csrstatus_16* (CSRStatus)
│    │    └─── csrstatus_17* (CSRStatus)
│    │    └─── csrstatus_18* (CSRStatus)
│    │    └─── csrstatus_19* (CSRStatus)
│    │    └─── csrstatus_20* (CSRStatus)
│    │    └─── csrstatus_21* (CSRStatus)
│    │    └─── csrstatus_22* (CSRStatus)
│    │    └─── csrstatus_23* (CSRStatus)
│    │    └─── csrstatus_24* (CSRStatus)
│    │    └─── csrstatus_25* (CSRStatus)
│    │    └─── csrstatus_26* (CSRStatus)
│    │    └─── csrstatus_27* (CSRStatus)
│    │    └─── csrstatus_28* (CSRStatus)
│    │    └─── csrstatus_29* (CSRStatus)
│    │    └─── csrstatus_30* (CSRStatus)
│    │    └─── csrstatus_31* (CSRStatus)
│    │    └─── csrstatus_32* (CSRStatus)
│    │    └─── csrstatus_33* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── sram_0* (SRAM)
└─── csr_interconnect (InterconnectShared)
└─── [FD1S3BX]
└─── [ODDRX1F]
└─── [FD1S3BX]
└─── [FD1S3BX]
└─── [FD1S3BX]
└─── [ODDRX1F]
└─── [FD1S3BX]
└─── [FD1S3BX]
└─── [FD1S3BX]
└─── [FD1S3BX]
└─── [ODDRX1F]
└─── [ODDRX1F]
└─── [ODDRX1F]
└─── [IDDRX1F]
└─── [IDDRX1F]
└─── [ODDRX1F]
└─── [IDDRX1F]
└─── [IDDRX1F]
└─── [ODDRX1F]
└─── [TRELLIS_IO]
└─── [IDDRX1F]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg           MMIO_inst_clock_frequency_re = 1'd0;
reg    [31:0] MMIO_inst_clock_frequency_status = 32'd40000000;
wire          MMIO_inst_clock_frequency_we;
reg           MMIO_inst_csrstatus0_re = 1'd0;
reg    [31:0] MMIO_inst_csrstatus0_status = 32'd1735420271;
wire          MMIO_inst_csrstatus0_we;
reg           MMIO_inst_csrstatus1_re = 1'd0;
reg    [31:0] MMIO_inst_csrstatus1_status = 32'd1937007984;
wire          MMIO_inst_csrstatus1_we;
reg           MMIO_inst_csrstatus2_re = 1'd0;
reg    [31:0] MMIO_inst_csrstatus2_status = 32'd1701733215;
wire          MMIO_inst_csrstatus2_we;
reg           MMIO_inst_encodermoduleconfig_add_mmio_read_registers_re = 1'd0;
wire   [31:0] MMIO_inst_encodermoduleconfig_add_mmio_read_registers_status;
wire          MMIO_inst_encodermoduleconfig_add_mmio_read_registers_we;
reg           MMIO_inst_encodermoduleconfig_csrstatus0_re = 1'd0;
reg    [31:0] MMIO_inst_encodermoduleconfig_csrstatus0_status = 32'd0;
wire          MMIO_inst_encodermoduleconfig_csrstatus0_we;
reg           MMIO_inst_encodermoduleconfig_csrstatus1_re = 1'd0;
reg    [31:0] MMIO_inst_encodermoduleconfig_csrstatus1_status = 32'd0;
wire          MMIO_inst_encodermoduleconfig_csrstatus1_we;
reg           MMIO_inst_encodermoduleconfig_csrstatus2_re = 1'd0;
reg    [31:0] MMIO_inst_encodermoduleconfig_csrstatus2_status = 32'd0;
wire          MMIO_inst_encodermoduleconfig_csrstatus2_we;
reg           MMIO_inst_encodermoduleconfig_csrstatus3_re = 1'd0;
reg    [31:0] MMIO_inst_encodermoduleconfig_csrstatus3_status = 32'd0;
wire          MMIO_inst_encodermoduleconfig_csrstatus3_we;
reg           MMIO_inst_encodermoduleconfig_csrstatus4_re = 1'd0;
reg    [31:0] MMIO_inst_encodermoduleconfig_csrstatus4_status = 32'd0;
wire          MMIO_inst_encodermoduleconfig_csrstatus4_we;
reg           MMIO_inst_encodermoduleconfig_encoder_config_data_re = 1'd0;
reg    [31:0] MMIO_inst_encodermoduleconfig_encoder_config_data_status = 32'd5;
wire          MMIO_inst_encodermoduleconfig_encoder_config_data_we;
reg    [31:0] MMIO_inst_encodermoduleconfig_encoder_index_enable_dat_w = 32'd0;
reg           MMIO_inst_encodermoduleconfig_encoder_index_enable_re = 1'd0;
reg    [31:0] MMIO_inst_encodermoduleconfig_encoder_index_enable_storage = 32'd0;
reg           MMIO_inst_encodermoduleconfig_encoder_index_enable_we = 1'd0;
reg           MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_re = 1'd0;
reg    [31:0] MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage = 32'd0;
reg           MMIO_inst_gpio_moduleconfig_add_mmio_read_registers_re = 1'd0;
wire   [31:0] MMIO_inst_gpio_moduleconfig_add_mmio_read_registers_status;
wire          MMIO_inst_gpio_moduleconfig_add_mmio_read_registers_we;
reg    [63:0] MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_dat_w = 64'd0;
reg           MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_re = 1'd0;
reg    [63:0] MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_storage = 64'd1795;
reg           MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_we = 1'd0;
reg           MMIO_inst_gpio_moduleconfig_gpio_config_data_re = 1'd0;
reg    [95:0] MMIO_inst_gpio_moduleconfig_gpio_config_data_status = 96'd13653608206727639491317596159;
wire          MMIO_inst_gpio_moduleconfig_gpio_config_data_we;
reg           MMIO_inst_magic_re = 1'd0;
reg    [31:0] MMIO_inst_magic_status = 32'd402989090;
wire          MMIO_inst_magic_we;
reg     [7:0] MMIO_inst_major = 8'd1;
reg     [7:0] MMIO_inst_minor = 8'd3;
reg           MMIO_inst_module_config_re = 1'd0;
reg    [23:0] MMIO_inst_module_config_status = 24'd196644;
wire          MMIO_inst_module_config_we;
reg    [15:0] MMIO_inst_module_data_size = 16'd36;
reg           MMIO_inst_name1_re = 1'd0;
reg    [31:0] MMIO_inst_name1_status = 32'd1181702211;
wire          MMIO_inst_name1_we;
reg           MMIO_inst_name2_re = 1'd0;
reg    [31:0] MMIO_inst_name2_status = 32'd1313013760;
wire          MMIO_inst_name2_we;
reg           MMIO_inst_name3_re = 1'd0;
reg    [31:0] MMIO_inst_name3_status = 32'd0;
wire          MMIO_inst_name3_we;
reg           MMIO_inst_name4_re = 1'd0;
reg    [31:0] MMIO_inst_name4_status = 32'd0;
wire          MMIO_inst_name4_we;
reg     [7:0] MMIO_inst_num_modules = 8'd3;
reg     [7:0] MMIO_inst_patch = 8'd4;
reg           MMIO_inst_reset_re = 1'd0;
reg           MMIO_inst_reset_storage = 1'd0;
reg    [63:0] MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_dat_w = 64'd0;
reg           MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_re = 1'd0;
reg    [63:0] MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage = 64'd0;
reg           MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we = 1'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus0_re = 1'd0;
reg    [63:0] MMIO_inst_stepgenmoduleconfig_csrstatus0_status = 64'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus0_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus1_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstatus1_status = 32'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus1_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus2_re = 1'd0;
reg    [63:0] MMIO_inst_stepgenmoduleconfig_csrstatus2_status = 64'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus2_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus3_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstatus3_status = 32'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus3_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus4_re = 1'd0;
reg    [63:0] MMIO_inst_stepgenmoduleconfig_csrstatus4_status = 64'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus4_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus5_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstatus5_status = 32'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus5_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus6_re = 1'd0;
reg    [63:0] MMIO_inst_stepgenmoduleconfig_csrstatus6_status = 64'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus6_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus7_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstatus7_status = 32'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus7_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus8_re = 1'd0;
reg    [63:0] MMIO_inst_stepgenmoduleconfig_csrstatus8_status = 64'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus8_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstatus9_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstatus9_status = 32'd0;
wire          MMIO_inst_stepgenmoduleconfig_csrstatus9_we;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage0_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage0_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage10_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage10_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage11_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage11_storage = 32'd1073741824;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage12_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage12_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage13_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage13_storage = 32'd1073741824;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage14_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage14_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage1_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage1_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage2_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage2_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage3_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage3_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage4_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage4_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage5_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage5_storage = 32'd1073741824;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage6_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage6_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage7_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage7_storage = 32'd1073741824;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage8_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage8_storage = 32'd0;
reg           MMIO_inst_stepgenmoduleconfig_csrstorage9_re = 1'd0;
reg    [31:0] MMIO_inst_stepgenmoduleconfig_csrstorage9_storage = 32'd1073741824;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_dir_hold_time0;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_dir_hold_time1;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_dir_hold_time2;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_dir_hold_time3;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_dir_hold_time4;
wire   [11:0] MMIO_inst_stepgenmoduleconfig_dir_setup_time0;
wire   [11:0] MMIO_inst_stepgenmoduleconfig_dir_setup_time1;
wire   [11:0] MMIO_inst_stepgenmoduleconfig_dir_setup_time2;
wire   [11:0] MMIO_inst_stepgenmoduleconfig_dir_setup_time3;
wire   [11:0] MMIO_inst_stepgenmoduleconfig_dir_setup_time4;
wire          MMIO_inst_stepgenmoduleconfig_index_enable0;
wire          MMIO_inst_stepgenmoduleconfig_index_enable1;
wire          MMIO_inst_stepgenmoduleconfig_index_enable2;
wire          MMIO_inst_stepgenmoduleconfig_index_enable3;
wire          MMIO_inst_stepgenmoduleconfig_index_enable4;
reg           MMIO_inst_stepgenmoduleconfig_index_flag0 = 1'd0;
reg           MMIO_inst_stepgenmoduleconfig_index_flag1 = 1'd0;
reg           MMIO_inst_stepgenmoduleconfig_index_flag2 = 1'd0;
reg           MMIO_inst_stepgenmoduleconfig_index_flag3 = 1'd0;
reg           MMIO_inst_stepgenmoduleconfig_index_flag4 = 1'd0;
reg    [30:0] MMIO_inst_stepgenmoduleconfig_speed0 = 31'd0;
reg    [30:0] MMIO_inst_stepgenmoduleconfig_speed1 = 31'd0;
reg    [30:0] MMIO_inst_stepgenmoduleconfig_speed2 = 31'd0;
reg    [30:0] MMIO_inst_stepgenmoduleconfig_speed3 = 31'd0;
reg    [30:0] MMIO_inst_stepgenmoduleconfig_speed4 = 31'd0;
wire   [30:0] MMIO_inst_stepgenmoduleconfig_speed_target0;
wire   [30:0] MMIO_inst_stepgenmoduleconfig_speed_target1;
wire   [30:0] MMIO_inst_stepgenmoduleconfig_speed_target2;
wire   [30:0] MMIO_inst_stepgenmoduleconfig_speed_target3;
wire   [30:0] MMIO_inst_stepgenmoduleconfig_speed_target4;
reg           MMIO_inst_stepgenmoduleconfig_stepgen_config_data_re = 1'd0;
reg    [63:0] MMIO_inst_stepgenmoduleconfig_stepgen_config_data_status = 64'd361700864190382080;
wire          MMIO_inst_stepgenmoduleconfig_stepgen_config_data_we;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_steplen0;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_steplen1;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_steplen2;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_steplen3;
wire    [9:0] MMIO_inst_stepgenmoduleconfig_steplen4;
reg           MMIO_inst_version_re = 1'd0;
reg    [23:0] MMIO_inst_version_status = 24'd66308;
wire          MMIO_inst_version_we;
reg           MMIO_inst_wall_clock_re = 1'd0;
reg    [63:0] MMIO_inst_wall_clock_status = 64'd0;
wire          MMIO_inst_wall_clock_we;
reg           MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_re = 1'd0;
reg    [31:0] MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status = 32'd0;
wire          MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_we;
reg    [31:0] MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_dat_w = 32'd0;
reg           MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_re = 1'd0;
reg    [31:0] MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage = 32'd0;
reg           MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_we = 1'd0;
reg           MMIO_inst_watchdogmoduleconfig_watchdog_config_data_re = 1'd0;
reg    [31:0] MMIO_inst_watchdogmoduleconfig_watchdog_config_data_status = 32'd0;
wire          MMIO_inst_watchdogmoduleconfig_watchdog_config_data_we;
reg           add_etherbone_colorlight__r_re = 1'd0;
reg           add_etherbone_colorlight__r_status = 1'd0;
wire          add_etherbone_colorlight__r_we;
reg           add_etherbone_colorlight__w_re = 1'd0;
reg     [2:0] add_etherbone_colorlight__w_storage = 3'd0;
reg     [1:0] add_etherbone_colorlight_clock_speed = 2'd0;
wire          add_etherbone_colorlight_data_oe;
wire          add_etherbone_colorlight_data_r;
wire          add_etherbone_colorlight_data_w;
reg           add_etherbone_colorlight_duplex_status = 1'd0;
wire          add_etherbone_colorlight_eth_tx_clk_o;
wire          add_etherbone_colorlight_last;
reg           add_etherbone_colorlight_link_status = 1'd0;
wire          add_etherbone_colorlight_mdc;
wire          add_etherbone_colorlight_oe;
reg           add_etherbone_colorlight_r = 1'd0;
reg           add_etherbone_colorlight_re = 1'd0;
wire          add_etherbone_colorlight_reset;
reg           add_etherbone_colorlight_reset_re = 1'd0;
reg           add_etherbone_colorlight_reset_storage = 1'd0;
wire    [1:0] add_etherbone_colorlight_rx_ctl;
wire          add_etherbone_colorlight_rx_ctl_delayf;
reg     [1:0] add_etherbone_colorlight_rx_ctl_reg = 2'd0;
reg     [1:0] add_etherbone_colorlight_rx_ctl_reg_d = 2'd0;
wire    [7:0] add_etherbone_colorlight_rx_data;
wire    [3:0] add_etherbone_colorlight_rx_data_delayf;
reg     [7:0] add_etherbone_colorlight_rx_data_reg = 8'd0;
wire          add_etherbone_colorlight_sink_first;
wire          add_etherbone_colorlight_sink_last;
wire    [7:0] add_etherbone_colorlight_sink_payload_data;
wire          add_etherbone_colorlight_sink_payload_error;
wire          add_etherbone_colorlight_sink_payload_last_be;
wire          add_etherbone_colorlight_sink_ready;
wire          add_etherbone_colorlight_sink_valid;
reg           add_etherbone_colorlight_source_first = 1'd0;
wire          add_etherbone_colorlight_source_last;
reg     [7:0] add_etherbone_colorlight_source_payload_data = 8'd0;
reg           add_etherbone_colorlight_source_payload_error = 1'd0;
reg           add_etherbone_colorlight_source_payload_last_be = 1'd0;
wire          add_etherbone_colorlight_source_ready;
reg           add_etherbone_colorlight_source_valid = 1'd0;
reg     [3:0] add_etherbone_colorlight_status = 4'd0;
wire          add_etherbone_colorlight_tx_ctl_oddrx1f;
wire    [3:0] add_etherbone_colorlight_tx_data_oddrx1f;
wire          add_etherbone_colorlight_w;
wire          add_etherbone_colorlight_we;
wire   [39:0] cases_slice_proxy0;
wire   [47:0] cases_slice_proxy1;
wire   [55:0] cases_slice_proxy2;
wire   [63:0] cases_slice_proxy3;
wire    [4:0] csr_bankarray_adr;
wire   [31:0] csr_bankarray_csrbank0_clock_frequency_r;
reg           csr_bankarray_csrbank0_clock_frequency_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_clock_frequency_w;
reg           csr_bankarray_csrbank0_clock_frequency_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_0_counter_r;
reg           csr_bankarray_csrbank0_encoder_0_counter_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_0_counter_w;
reg           csr_bankarray_csrbank0_encoder_0_counter_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_1_counter_r;
reg           csr_bankarray_csrbank0_encoder_1_counter_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_1_counter_w;
reg           csr_bankarray_csrbank0_encoder_1_counter_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_2_counter_r;
reg           csr_bankarray_csrbank0_encoder_2_counter_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_2_counter_w;
reg           csr_bankarray_csrbank0_encoder_2_counter_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_3_counter_r;
reg           csr_bankarray_csrbank0_encoder_3_counter_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_3_counter_w;
reg           csr_bankarray_csrbank0_encoder_3_counter_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_4_counter_r;
reg           csr_bankarray_csrbank0_encoder_4_counter_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_4_counter_w;
reg           csr_bankarray_csrbank0_encoder_4_counter_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_config_data_r;
reg           csr_bankarray_csrbank0_encoder_config_data_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_config_data_w;
reg           csr_bankarray_csrbank0_encoder_config_data_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_index_enable0_r;
reg           csr_bankarray_csrbank0_encoder_index_enable0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_index_enable0_w;
reg           csr_bankarray_csrbank0_encoder_index_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_index_pulse_r;
reg           csr_bankarray_csrbank0_encoder_index_pulse_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_index_pulse_w;
reg           csr_bankarray_csrbank0_encoder_index_pulse_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_reset_index_pulse0_r;
reg           csr_bankarray_csrbank0_encoder_reset_index_pulse0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_encoder_reset_index_pulse0_w;
reg           csr_bankarray_csrbank0_encoder_reset_index_pulse0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_config_data0_r;
reg           csr_bankarray_csrbank0_gpio_config_data0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_config_data0_w;
reg           csr_bankarray_csrbank0_gpio_config_data0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_config_data1_r;
reg           csr_bankarray_csrbank0_gpio_config_data1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_config_data1_w;
reg           csr_bankarray_csrbank0_gpio_config_data1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_config_data2_r;
reg           csr_bankarray_csrbank0_gpio_config_data2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_config_data2_w;
reg           csr_bankarray_csrbank0_gpio_config_data2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_in_r;
reg           csr_bankarray_csrbank0_gpio_in_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_in_w;
reg           csr_bankarray_csrbank0_gpio_in_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_out0_r;
reg           csr_bankarray_csrbank0_gpio_out0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_out0_w;
reg           csr_bankarray_csrbank0_gpio_out0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_out1_r;
reg           csr_bankarray_csrbank0_gpio_out1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_gpio_out1_w;
reg           csr_bankarray_csrbank0_gpio_out1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_magic_r;
reg           csr_bankarray_csrbank0_magic_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_magic_w;
reg           csr_bankarray_csrbank0_magic_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_module_0_r;
reg           csr_bankarray_csrbank0_module_0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_module_0_w;
reg           csr_bankarray_csrbank0_module_0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_module_1_r;
reg           csr_bankarray_csrbank0_module_1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_module_1_w;
reg           csr_bankarray_csrbank0_module_1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_module_2_r;
reg           csr_bankarray_csrbank0_module_2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_module_2_w;
reg           csr_bankarray_csrbank0_module_2_we = 1'd0;
wire   [23:0] csr_bankarray_csrbank0_module_config_r;
reg           csr_bankarray_csrbank0_module_config_re = 1'd0;
wire   [23:0] csr_bankarray_csrbank0_module_config_w;
reg           csr_bankarray_csrbank0_module_config_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_name1_r;
reg           csr_bankarray_csrbank0_name1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_name1_w;
reg           csr_bankarray_csrbank0_name1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_name2_r;
reg           csr_bankarray_csrbank0_name2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_name2_w;
reg           csr_bankarray_csrbank0_name2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_name3_r;
reg           csr_bankarray_csrbank0_name3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_name3_w;
reg           csr_bankarray_csrbank0_name3_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_name4_r;
reg           csr_bankarray_csrbank0_name4_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_name4_w;
reg           csr_bankarray_csrbank0_name4_we = 1'd0;
wire          csr_bankarray_csrbank0_reset0_r;
reg           csr_bankarray_csrbank0_reset0_re = 1'd0;
wire          csr_bankarray_csrbank0_reset0_w;
reg           csr_bankarray_csrbank0_reset0_we = 1'd0;
wire          csr_bankarray_csrbank0_sel;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_max_acceleration0_r;
reg           csr_bankarray_csrbank0_stepgen_0_max_acceleration0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_max_acceleration0_w;
reg           csr_bankarray_csrbank0_stepgen_0_max_acceleration0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_position0_r;
reg           csr_bankarray_csrbank0_stepgen_0_position0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_position0_w;
reg           csr_bankarray_csrbank0_stepgen_0_position0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_position1_r;
reg           csr_bankarray_csrbank0_stepgen_0_position1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_position1_w;
reg           csr_bankarray_csrbank0_stepgen_0_position1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_speed_r;
reg           csr_bankarray_csrbank0_stepgen_0_speed_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_r;
reg           csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_w;
reg           csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_speed_w;
reg           csr_bankarray_csrbank0_stepgen_0_speed_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_stepdata0_r;
reg           csr_bankarray_csrbank0_stepgen_0_stepdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_0_stepdata0_w;
reg           csr_bankarray_csrbank0_stepgen_0_stepdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_max_acceleration0_r;
reg           csr_bankarray_csrbank0_stepgen_1_max_acceleration0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_max_acceleration0_w;
reg           csr_bankarray_csrbank0_stepgen_1_max_acceleration0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_position0_r;
reg           csr_bankarray_csrbank0_stepgen_1_position0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_position0_w;
reg           csr_bankarray_csrbank0_stepgen_1_position0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_position1_r;
reg           csr_bankarray_csrbank0_stepgen_1_position1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_position1_w;
reg           csr_bankarray_csrbank0_stepgen_1_position1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_speed_r;
reg           csr_bankarray_csrbank0_stepgen_1_speed_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_r;
reg           csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_w;
reg           csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_speed_w;
reg           csr_bankarray_csrbank0_stepgen_1_speed_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_stepdata0_r;
reg           csr_bankarray_csrbank0_stepgen_1_stepdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_1_stepdata0_w;
reg           csr_bankarray_csrbank0_stepgen_1_stepdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_max_acceleration0_r;
reg           csr_bankarray_csrbank0_stepgen_2_max_acceleration0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_max_acceleration0_w;
reg           csr_bankarray_csrbank0_stepgen_2_max_acceleration0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_position0_r;
reg           csr_bankarray_csrbank0_stepgen_2_position0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_position0_w;
reg           csr_bankarray_csrbank0_stepgen_2_position0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_position1_r;
reg           csr_bankarray_csrbank0_stepgen_2_position1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_position1_w;
reg           csr_bankarray_csrbank0_stepgen_2_position1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_speed_r;
reg           csr_bankarray_csrbank0_stepgen_2_speed_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_r;
reg           csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_w;
reg           csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_speed_w;
reg           csr_bankarray_csrbank0_stepgen_2_speed_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_stepdata0_r;
reg           csr_bankarray_csrbank0_stepgen_2_stepdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_2_stepdata0_w;
reg           csr_bankarray_csrbank0_stepgen_2_stepdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_max_acceleration0_r;
reg           csr_bankarray_csrbank0_stepgen_3_max_acceleration0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_max_acceleration0_w;
reg           csr_bankarray_csrbank0_stepgen_3_max_acceleration0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_position0_r;
reg           csr_bankarray_csrbank0_stepgen_3_position0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_position0_w;
reg           csr_bankarray_csrbank0_stepgen_3_position0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_position1_r;
reg           csr_bankarray_csrbank0_stepgen_3_position1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_position1_w;
reg           csr_bankarray_csrbank0_stepgen_3_position1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_speed_r;
reg           csr_bankarray_csrbank0_stepgen_3_speed_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_r;
reg           csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_w;
reg           csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_speed_w;
reg           csr_bankarray_csrbank0_stepgen_3_speed_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_stepdata0_r;
reg           csr_bankarray_csrbank0_stepgen_3_stepdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_3_stepdata0_w;
reg           csr_bankarray_csrbank0_stepgen_3_stepdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_max_acceleration0_r;
reg           csr_bankarray_csrbank0_stepgen_4_max_acceleration0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_max_acceleration0_w;
reg           csr_bankarray_csrbank0_stepgen_4_max_acceleration0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_position0_r;
reg           csr_bankarray_csrbank0_stepgen_4_position0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_position0_w;
reg           csr_bankarray_csrbank0_stepgen_4_position0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_position1_r;
reg           csr_bankarray_csrbank0_stepgen_4_position1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_position1_w;
reg           csr_bankarray_csrbank0_stepgen_4_position1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_speed_r;
reg           csr_bankarray_csrbank0_stepgen_4_speed_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_r;
reg           csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_w;
reg           csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_speed_w;
reg           csr_bankarray_csrbank0_stepgen_4_speed_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_stepdata0_r;
reg           csr_bankarray_csrbank0_stepgen_4_stepdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_4_stepdata0_w;
reg           csr_bankarray_csrbank0_stepgen_4_stepdata0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_apply_time0_r;
reg           csr_bankarray_csrbank0_stepgen_apply_time0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_apply_time0_w;
reg           csr_bankarray_csrbank0_stepgen_apply_time0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_apply_time1_r;
reg           csr_bankarray_csrbank0_stepgen_apply_time1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_apply_time1_w;
reg           csr_bankarray_csrbank0_stepgen_apply_time1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_config_data0_r;
reg           csr_bankarray_csrbank0_stepgen_config_data0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_config_data0_w;
reg           csr_bankarray_csrbank0_stepgen_config_data0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_config_data1_r;
reg           csr_bankarray_csrbank0_stepgen_config_data1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_stepgen_config_data1_w;
reg           csr_bankarray_csrbank0_stepgen_config_data1_we = 1'd0;
wire   [23:0] csr_bankarray_csrbank0_version_r;
reg           csr_bankarray_csrbank0_version_re = 1'd0;
wire   [23:0] csr_bankarray_csrbank0_version_w;
reg           csr_bankarray_csrbank0_version_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_wall_clock0_r;
reg           csr_bankarray_csrbank0_wall_clock0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_wall_clock0_w;
reg           csr_bankarray_csrbank0_wall_clock0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_wall_clock1_r;
reg           csr_bankarray_csrbank0_wall_clock1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_wall_clock1_w;
reg           csr_bankarray_csrbank0_wall_clock1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_watchdog_config_data_r;
reg           csr_bankarray_csrbank0_watchdog_config_data_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_watchdog_config_data_w;
reg           csr_bankarray_csrbank0_watchdog_config_data_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_watchdog_data0_r;
reg           csr_bankarray_csrbank0_watchdog_data0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_watchdog_data0_w;
reg           csr_bankarray_csrbank0_watchdog_data0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_watchdog_status_r;
reg           csr_bankarray_csrbank0_watchdog_status_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_watchdog_status_w;
reg           csr_bankarray_csrbank0_watchdog_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_bus_errors_r;
reg           csr_bankarray_csrbank1_bus_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_bus_errors_w;
reg           csr_bankarray_csrbank1_bus_errors_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_reset0_r;
reg           csr_bankarray_csrbank1_reset0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_reset0_w;
reg           csr_bankarray_csrbank1_reset0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_scratch0_r;
reg           csr_bankarray_csrbank1_scratch0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_scratch0_w;
reg           csr_bankarray_csrbank1_scratch0_we = 1'd0;
wire          csr_bankarray_csrbank1_sel;
wire          csr_bankarray_csrbank2_crg_reset0_r;
reg           csr_bankarray_csrbank2_crg_reset0_re = 1'd0;
wire          csr_bankarray_csrbank2_crg_reset0_w;
reg           csr_bankarray_csrbank2_crg_reset0_we = 1'd0;
wire          csr_bankarray_csrbank2_mdio_r_r;
reg           csr_bankarray_csrbank2_mdio_r_re = 1'd0;
wire          csr_bankarray_csrbank2_mdio_r_w;
reg           csr_bankarray_csrbank2_mdio_r_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank2_mdio_w0_r;
reg           csr_bankarray_csrbank2_mdio_w0_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank2_mdio_w0_w;
reg           csr_bankarray_csrbank2_mdio_w0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank2_rx_inband_status_r;
reg           csr_bankarray_csrbank2_rx_inband_status_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank2_rx_inband_status_w;
reg           csr_bankarray_csrbank2_rx_inband_status_we = 1'd0;
wire          csr_bankarray_csrbank2_sel;
wire    [7:0] csr_bankarray_dat_r;
wire   [13:0] csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface0_bank_bus_dat_w;
wire          csr_bankarray_interface0_bank_bus_re;
wire          csr_bankarray_interface0_bank_bus_we;
wire   [13:0] csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface1_bank_bus_dat_w;
wire          csr_bankarray_interface1_bank_bus_re;
wire          csr_bankarray_interface1_bank_bus_we;
wire   [13:0] csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface2_bank_bus_dat_w;
wire          csr_bankarray_interface2_bank_bus_re;
wire          csr_bankarray_interface2_bank_bus_we;
wire          csr_bankarray_sel;
reg           csr_bankarray_sel_r = 1'd0;
wire   [13:0] csr_bankarray_sram_bus_adr;
reg    [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_sram_bus_dat_w;
wire          csr_bankarray_sram_bus_re;
wire          csr_bankarray_sram_bus_we;
wire   [13:0] csr_interconnect_adr;
wire   [31:0] csr_interconnect_dat_r;
wire   [31:0] csr_interconnect_dat_w;
wire          csr_interconnect_re;
wire          csr_interconnect_we;
wire          ecp5pll;
wire          encodermoduleconfig_count_dir0;
wire          encodermoduleconfig_count_dir1;
wire          encodermoduleconfig_count_dir2;
wire          encodermoduleconfig_count_dir3;
wire          encodermoduleconfig_count_dir4;
wire          encodermoduleconfig_count_ena0;
wire          encodermoduleconfig_count_ena1;
wire          encodermoduleconfig_count_ena2;
wire          encodermoduleconfig_count_ena3;
wire          encodermoduleconfig_count_ena4;
reg  signed  [31:0] encodermoduleconfig_counter0 = 32'd0;
reg  signed  [31:0] encodermoduleconfig_counter1 = 32'd0;
reg  signed  [31:0] encodermoduleconfig_counter2 = 32'd0;
reg  signed  [31:0] encodermoduleconfig_counter3 = 32'd0;
reg  signed  [31:0] encodermoduleconfig_counter4 = 32'd0;
reg           encodermoduleconfig_index_enable0 = 1'd0;
reg           encodermoduleconfig_index_enable1 = 1'd0;
reg           encodermoduleconfig_index_enable2 = 1'd0;
reg           encodermoduleconfig_index_enable3 = 1'd0;
reg           encodermoduleconfig_index_enable4 = 1'd0;
reg           encodermoduleconfig_index_pulse0 = 1'd0;
reg           encodermoduleconfig_index_pulse1 = 1'd0;
reg           encodermoduleconfig_index_pulse2 = 1'd0;
reg           encodermoduleconfig_index_pulse3 = 1'd0;
reg           encodermoduleconfig_index_pulse4 = 1'd0;
wire          encodermoduleconfig_pin_A0;
wire          encodermoduleconfig_pin_A1;
wire          encodermoduleconfig_pin_A2;
wire          encodermoduleconfig_pin_A3;
wire          encodermoduleconfig_pin_A4;
reg     [2:0] encodermoduleconfig_pin_A_delayed0 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_A_delayed1 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_A_delayed2 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_A_delayed3 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_A_delayed4 = 3'd0;
wire          encodermoduleconfig_pin_B0;
wire          encodermoduleconfig_pin_B1;
wire          encodermoduleconfig_pin_B2;
wire          encodermoduleconfig_pin_B3;
wire          encodermoduleconfig_pin_B4;
reg     [2:0] encodermoduleconfig_pin_B_delayed0 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_B_delayed1 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_B_delayed2 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_B_delayed3 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_B_delayed4 = 3'd0;
wire          encodermoduleconfig_pin_Z0;
wire          encodermoduleconfig_pin_Z1;
wire          encodermoduleconfig_pin_Z2;
wire          encodermoduleconfig_pin_Z3;
wire          encodermoduleconfig_pin_Z4;
reg     [2:0] encodermoduleconfig_pin_Z_delayed0 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_Z_delayed1 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_Z_delayed2 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_Z_delayed3 = 3'd0;
reg     [2:0] encodermoduleconfig_pin_Z_delayed4 = 3'd0;
reg           encodermoduleconfig_reset0 = 1'd0;
reg           encodermoduleconfig_reset1 = 1'd0;
reg           encodermoduleconfig_reset2 = 1'd0;
reg           encodermoduleconfig_reset3 = 1'd0;
reg           encodermoduleconfig_reset4 = 1'd0;
reg           encodermoduleconfig_reset_index_pulse0 = 1'd0;
reg           encodermoduleconfig_reset_index_pulse1 = 1'd0;
reg           encodermoduleconfig_reset_index_pulse2 = 1'd0;
reg           encodermoduleconfig_reset_index_pulse3 = 1'd0;
reg           encodermoduleconfig_reset_index_pulse4 = 1'd0;
(* keep = "true" *)
wire          eth_rx_clk;
wire          eth_rx_rst;
(* keep = "true" *)
wire          eth_tx_clk;
wire          eth_tx_rst;
wire          ethcore_arp_mac_port_sink_first;
wire          ethcore_arp_mac_port_sink_last;
wire   [31:0] ethcore_arp_mac_port_sink_payload_data;
wire    [3:0] ethcore_arp_mac_port_sink_payload_error;
wire   [15:0] ethcore_arp_mac_port_sink_payload_ethernet_type;
wire    [3:0] ethcore_arp_mac_port_sink_payload_last_be;
wire   [47:0] ethcore_arp_mac_port_sink_payload_sender_mac;
wire   [47:0] ethcore_arp_mac_port_sink_payload_target_mac;
reg           ethcore_arp_mac_port_sink_ready = 1'd0;
wire          ethcore_arp_mac_port_sink_valid;
reg           ethcore_arp_mac_port_source_first = 1'd0;
reg           ethcore_arp_mac_port_source_last = 1'd0;
reg    [31:0] ethcore_arp_mac_port_source_payload_data = 32'd0;
reg     [3:0] ethcore_arp_mac_port_source_payload_error = 4'd0;
reg    [15:0] ethcore_arp_mac_port_source_payload_ethernet_type = 16'd0;
reg     [3:0] ethcore_arp_mac_port_source_payload_last_be = 4'd0;
reg    [47:0] ethcore_arp_mac_port_source_payload_sender_mac = 48'd0;
reg    [47:0] ethcore_arp_mac_port_source_payload_target_mac = 48'd0;
wire          ethcore_arp_mac_port_source_ready;
reg           ethcore_arp_mac_port_source_valid = 1'd0;
reg     [2:0] ethcore_arp_rx_depacketizer_count = 3'd0;
reg     [2:0] ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 = 3'd0;
reg           ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 = 1'd0;
reg     [3:0] ethcore_arp_rx_depacketizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 = 4'd0;
reg           ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1 = 1'd0;
reg           ethcore_arp_rx_depacketizer_fsm_from_idle = 1'd0;
reg           ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3 = 1'd0;
reg           ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3 = 1'd0;
wire  [223:0] ethcore_arp_rx_depacketizer_header;
wire          ethcore_arp_rx_depacketizer_is_in_copy;
reg           ethcore_arp_rx_depacketizer_is_ongoing0 = 1'd0;
reg           ethcore_arp_rx_depacketizer_is_ongoing1 = 1'd0;
reg           ethcore_arp_rx_depacketizer_is_ongoing2 = 1'd0;
reg           ethcore_arp_rx_depacketizer_is_ongoing3 = 1'd0;
wire    [3:0] ethcore_arp_rx_depacketizer_new_last_be;
reg           ethcore_arp_rx_depacketizer_sink_d_last = 1'd0;
wire          ethcore_arp_rx_depacketizer_sink_first;
wire          ethcore_arp_rx_depacketizer_sink_last;
wire   [31:0] ethcore_arp_rx_depacketizer_sink_payload_data;
wire    [3:0] ethcore_arp_rx_depacketizer_sink_payload_error;
wire   [15:0] ethcore_arp_rx_depacketizer_sink_payload_ethernet_type;
wire    [3:0] ethcore_arp_rx_depacketizer_sink_payload_last_be;
wire   [47:0] ethcore_arp_rx_depacketizer_sink_payload_sender_mac;
wire   [47:0] ethcore_arp_rx_depacketizer_sink_payload_target_mac;
reg           ethcore_arp_rx_depacketizer_sink_ready = 1'd0;
wire          ethcore_arp_rx_depacketizer_sink_valid;
reg           ethcore_arp_rx_depacketizer_source_last = 1'd0;
reg           ethcore_arp_rx_depacketizer_source_last_a = 1'd0;
reg           ethcore_arp_rx_depacketizer_source_last_b = 1'd0;
reg           ethcore_arp_rx_depacketizer_source_last_s = 1'd0;
wire    [7:0] ethcore_arp_rx_depacketizer_source_param_hwsize;
wire   [15:0] ethcore_arp_rx_depacketizer_source_param_hwtype;
wire   [15:0] ethcore_arp_rx_depacketizer_source_param_opcode;
wire   [15:0] ethcore_arp_rx_depacketizer_source_param_proto;
wire    [7:0] ethcore_arp_rx_depacketizer_source_param_protosize;
wire   [31:0] ethcore_arp_rx_depacketizer_source_param_sender_ip;
wire   [47:0] ethcore_arp_rx_depacketizer_source_param_sender_mac;
wire   [31:0] ethcore_arp_rx_depacketizer_source_param_target_ip;
wire   [47:0] ethcore_arp_rx_depacketizer_source_param_target_mac;
reg    [31:0] ethcore_arp_rx_depacketizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_arp_rx_depacketizer_source_payload_error;
reg     [3:0] ethcore_arp_rx_depacketizer_source_payload_last_be = 4'd0;
reg           ethcore_arp_rx_depacketizer_source_ready = 1'd0;
reg           ethcore_arp_rx_depacketizer_source_valid = 1'd0;
reg   [223:0] ethcore_arp_rx_depacketizer_sr = 224'd0;
reg           ethcore_arp_rx_depacketizer_sr_shift = 1'd0;
reg           ethcore_arp_rx_depacketizer_sr_shift_leftover = 1'd0;
reg           ethcore_arp_rx_depacketizer_was_in_copy = 1'd0;
reg           ethcore_arp_rx_reply = 1'd0;
reg           ethcore_arp_rx_request = 1'd0;
wire          ethcore_arp_rx_sink_sink_first;
wire          ethcore_arp_rx_sink_sink_last;
wire   [31:0] ethcore_arp_rx_sink_sink_payload_data;
wire    [3:0] ethcore_arp_rx_sink_sink_payload_error;
wire   [15:0] ethcore_arp_rx_sink_sink_payload_ethernet_type;
wire    [3:0] ethcore_arp_rx_sink_sink_payload_last_be;
wire   [47:0] ethcore_arp_rx_sink_sink_payload_sender_mac;
wire   [47:0] ethcore_arp_rx_sink_sink_payload_target_mac;
wire          ethcore_arp_rx_sink_sink_ready;
wire          ethcore_arp_rx_sink_sink_valid;
reg           ethcore_arp_rx_source_source_first = 1'd0;
reg           ethcore_arp_rx_source_source_last = 1'd0;
wire   [31:0] ethcore_arp_rx_source_source_payload_ip_address;
wire   [47:0] ethcore_arp_rx_source_source_payload_mac_address;
reg           ethcore_arp_rx_source_source_payload_reply = 1'd0;
reg           ethcore_arp_rx_source_source_payload_request = 1'd0;
wire          ethcore_arp_rx_source_source_ready;
reg           ethcore_arp_rx_source_source_valid = 1'd0;
reg           ethcore_arp_rx_valid = 1'd0;
reg           ethcore_arp_table_cache_clear_enable = 1'd1;
reg    [25:0] ethcore_arp_table_cache_count = 26'd40000000;
wire          ethcore_arp_table_cache_done;
reg           ethcore_arp_table_cache_enable = 1'd1;
reg           ethcore_arp_table_cache_error = 1'd0;
reg           ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2 = 1'd0;
reg           ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 = 1'd0;
reg           ethcore_arp_table_cache_mem_rd_port_adr = 1'd0;
wire   [80:0] ethcore_arp_table_cache_mem_rd_port_dat_r;
wire   [31:0] ethcore_arp_table_cache_mem_rd_port_ip_address;
wire   [47:0] ethcore_arp_table_cache_mem_rd_port_mac_address;
wire          ethcore_arp_table_cache_mem_rd_port_valid;
reg           ethcore_arp_table_cache_mem_wr_port_adr = 1'd0;
wire   [80:0] ethcore_arp_table_cache_mem_wr_port_dat_r;
reg    [80:0] ethcore_arp_table_cache_mem_wr_port_dat_w = 81'd0;
reg    [31:0] ethcore_arp_table_cache_mem_wr_port_ip_address = 32'd0;
reg    [47:0] ethcore_arp_table_cache_mem_wr_port_mac_address = 48'd0;
reg           ethcore_arp_table_cache_mem_wr_port_valid = 1'd0;
reg           ethcore_arp_table_cache_mem_wr_port_we = 1'd0;
reg    [31:0] ethcore_arp_table_cache_request_payload_ip_address = 32'd0;
reg           ethcore_arp_table_cache_request_ready = 1'd0;
reg           ethcore_arp_table_cache_request_valid = 1'd0;
reg           ethcore_arp_table_cache_response_payload_error = 1'd0;
reg    [47:0] ethcore_arp_table_cache_response_payload_mac_address = 48'd0;
reg           ethcore_arp_table_cache_response_valid = 1'd0;
reg           ethcore_arp_table_cache_search_count = 1'd0;
reg           ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 = 1'd0;
reg           ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 = 1'd0;
reg           ethcore_arp_table_cache_update_count = 1'd0;
reg           ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 = 1'd0;
reg           ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 = 1'd0;
reg    [31:0] ethcore_arp_table_cache_update_payload_ip_address = 32'd0;
reg    [47:0] ethcore_arp_table_cache_update_payload_mac_address = 48'd0;
reg           ethcore_arp_table_cache_update_ready = 1'd0;
reg           ethcore_arp_table_cache_update_valid = 1'd0;
reg           ethcore_arp_table_cache_wait = 1'd0;
reg     [2:0] ethcore_arp_table_request_counter = 3'd0;
reg     [2:0] ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 = 3'd0;
reg           ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3 = 1'd0;
reg    [31:0] ethcore_arp_table_request_ip_address = 32'd0;
reg    [31:0] ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 = 32'd0;
reg           ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4 = 1'd0;
reg           ethcore_arp_table_request_pending = 1'd0;
reg           ethcore_arp_table_request_pending_liteetharp_fsm_next_value0 = 1'd0;
reg           ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0 = 1'd0;
wire   [31:0] ethcore_arp_table_request_request_payload_ip_address;
reg           ethcore_arp_table_request_request_ready = 1'd0;
reg           ethcore_arp_table_request_request_valid = 1'd0;
reg    [21:0] ethcore_arp_table_request_timer_count = 22'd4000000;
wire          ethcore_arp_table_request_timer_done;
wire          ethcore_arp_table_request_timer_wait;
reg           ethcore_arp_table_response_response_payload_failed = 1'd0;
reg           ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 = 1'd0;
reg           ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 = 1'd0;
reg    [47:0] ethcore_arp_table_response_response_payload_mac_address = 48'd0;
reg    [47:0] ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 = 48'd0;
reg           ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 = 1'd0;
reg           ethcore_arp_table_response_response_ready = 1'd0;
reg           ethcore_arp_table_response_response_valid = 1'd0;
wire          ethcore_arp_table_sink_first;
wire          ethcore_arp_table_sink_last;
wire   [31:0] ethcore_arp_table_sink_payload_ip_address;
wire   [47:0] ethcore_arp_table_sink_payload_mac_address;
wire          ethcore_arp_table_sink_payload_reply;
wire          ethcore_arp_table_sink_payload_request;
reg           ethcore_arp_table_sink_ready = 1'd0;
wire          ethcore_arp_table_sink_valid;
reg           ethcore_arp_table_source_first = 1'd0;
reg           ethcore_arp_table_source_last = 1'd0;
reg    [31:0] ethcore_arp_table_source_payload_ip_address = 32'd0;
reg    [47:0] ethcore_arp_table_source_payload_mac_address = 48'd0;
reg           ethcore_arp_table_source_payload_reply = 1'd0;
reg           ethcore_arp_table_source_payload_request = 1'd0;
wire          ethcore_arp_table_source_ready;
reg           ethcore_arp_table_source_valid = 1'd0;
reg     [3:0] ethcore_arp_tx_counter = 4'd0;
reg     [3:0] ethcore_arp_tx_counter_liteetharp_next_value = 4'd0;
reg           ethcore_arp_tx_counter_liteetharp_next_value_ce = 1'd0;
reg     [2:0] ethcore_arp_tx_packetizer_count = 3'd0;
reg     [2:0] ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 = 3'd0;
reg           ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 = 1'd0;
reg     [3:0] ethcore_arp_tx_packetizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 = 4'd0;
reg           ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0 = 1'd0;
reg           ethcore_arp_tx_packetizer_fsm_from_idle = 1'd0;
reg           ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1 = 1'd0;
reg           ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1 = 1'd0;
reg   [223:0] ethcore_arp_tx_packetizer_header = 224'd0;
wire          ethcore_arp_tx_packetizer_in_data_copy;
reg           ethcore_arp_tx_packetizer_is_ongoing0 = 1'd0;
reg           ethcore_arp_tx_packetizer_is_ongoing1 = 1'd0;
reg           ethcore_arp_tx_packetizer_is_ongoing2 = 1'd0;
wire    [3:0] ethcore_arp_tx_packetizer_new_last_be;
wire          ethcore_arp_tx_packetizer_sink_last;
wire    [7:0] ethcore_arp_tx_packetizer_sink_param_hwsize;
wire   [15:0] ethcore_arp_tx_packetizer_sink_param_hwtype;
reg    [15:0] ethcore_arp_tx_packetizer_sink_param_opcode = 16'd0;
wire   [15:0] ethcore_arp_tx_packetizer_sink_param_proto;
wire    [7:0] ethcore_arp_tx_packetizer_sink_param_protosize;
wire   [31:0] ethcore_arp_tx_packetizer_sink_param_sender_ip;
wire   [47:0] ethcore_arp_tx_packetizer_sink_param_sender_mac;
wire   [31:0] ethcore_arp_tx_packetizer_sink_param_target_ip;
reg    [47:0] ethcore_arp_tx_packetizer_sink_param_target_mac = 48'd0;
reg    [31:0] ethcore_arp_tx_packetizer_sink_payload_data = 32'd0;
reg     [3:0] ethcore_arp_tx_packetizer_sink_payload_error = 4'd0;
reg     [3:0] ethcore_arp_tx_packetizer_sink_payload_last_be = 4'd0;
reg           ethcore_arp_tx_packetizer_sink_ready = 1'd0;
reg           ethcore_arp_tx_packetizer_sink_valid = 1'd0;
reg           ethcore_arp_tx_packetizer_source_first = 1'd0;
reg           ethcore_arp_tx_packetizer_source_last = 1'd0;
reg           ethcore_arp_tx_packetizer_source_last_a = 1'd0;
reg           ethcore_arp_tx_packetizer_source_last_b = 1'd0;
reg           ethcore_arp_tx_packetizer_source_last_s = 1'd0;
reg    [31:0] ethcore_arp_tx_packetizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_arp_tx_packetizer_source_payload_error;
reg    [15:0] ethcore_arp_tx_packetizer_source_payload_ethernet_type = 16'd0;
reg     [3:0] ethcore_arp_tx_packetizer_source_payload_last_be = 4'd0;
reg    [47:0] ethcore_arp_tx_packetizer_source_payload_sender_mac = 48'd0;
reg    [47:0] ethcore_arp_tx_packetizer_source_payload_target_mac = 48'd0;
reg           ethcore_arp_tx_packetizer_source_ready = 1'd0;
reg           ethcore_arp_tx_packetizer_source_valid = 1'd0;
reg   [223:0] ethcore_arp_tx_packetizer_sr = 224'd0;
reg           ethcore_arp_tx_packetizer_sr_load = 1'd0;
reg           ethcore_arp_tx_packetizer_sr_shift = 1'd0;
wire          ethcore_arp_tx_sink_sink_first;
wire          ethcore_arp_tx_sink_sink_last;
wire   [31:0] ethcore_arp_tx_sink_sink_payload_ip_address;
wire   [47:0] ethcore_arp_tx_sink_sink_payload_mac_address;
wire          ethcore_arp_tx_sink_sink_payload_reply;
wire          ethcore_arp_tx_sink_sink_payload_request;
reg           ethcore_arp_tx_sink_sink_ready = 1'd0;
wire          ethcore_arp_tx_sink_sink_valid;
wire          ethcore_arp_tx_source_source_first;
wire          ethcore_arp_tx_source_source_last;
wire   [31:0] ethcore_arp_tx_source_source_payload_data;
wire    [3:0] ethcore_arp_tx_source_source_payload_error;
reg    [15:0] ethcore_arp_tx_source_source_payload_ethernet_type = 16'd0;
wire    [3:0] ethcore_arp_tx_source_source_payload_last_be;
reg    [47:0] ethcore_arp_tx_source_source_payload_sender_mac = 48'd0;
reg    [47:0] ethcore_arp_tx_source_source_payload_target_mac = 48'd0;
wire          ethcore_arp_tx_source_source_ready;
reg           ethcore_arp_tx_source_source_valid = 1'd0;
wire          ethcore_crossbar_sink_first;
wire          ethcore_crossbar_sink_last;
wire   [15:0] ethcore_crossbar_sink_param_dst_port;
wire   [31:0] ethcore_crossbar_sink_param_ip_address;
wire   [15:0] ethcore_crossbar_sink_param_length;
wire   [15:0] ethcore_crossbar_sink_param_src_port;
wire   [31:0] ethcore_crossbar_sink_payload_data;
wire    [3:0] ethcore_crossbar_sink_payload_error;
wire    [3:0] ethcore_crossbar_sink_payload_last_be;
reg           ethcore_crossbar_sink_ready = 1'd0;
wire          ethcore_crossbar_sink_valid;
wire          ethcore_crossbar_source_first;
wire          ethcore_crossbar_source_last;
wire   [15:0] ethcore_crossbar_source_param_dst_port;
wire   [31:0] ethcore_crossbar_source_param_ip_address;
wire   [15:0] ethcore_crossbar_source_param_length;
wire   [15:0] ethcore_crossbar_source_param_src_port;
wire   [31:0] ethcore_crossbar_source_payload_data;
wire    [3:0] ethcore_crossbar_source_payload_error;
wire    [3:0] ethcore_crossbar_source_payload_last_be;
wire          ethcore_crossbar_source_ready;
wire          ethcore_crossbar_source_valid;
reg           ethcore_icmp_echo_param_fifo_consume = 1'd0;
wire          ethcore_icmp_echo_param_fifo_do_read;
wire          ethcore_icmp_echo_param_fifo_fifo_in_first;
wire          ethcore_icmp_echo_param_fifo_fifo_in_last;
wire   [15:0] ethcore_icmp_echo_param_fifo_fifo_in_param_checksum;
wire    [7:0] ethcore_icmp_echo_param_fifo_fifo_in_param_code;
wire   [31:0] ethcore_icmp_echo_param_fifo_fifo_in_param_ip_address;
wire   [15:0] ethcore_icmp_echo_param_fifo_fifo_in_param_length;
wire    [7:0] ethcore_icmp_echo_param_fifo_fifo_in_param_msgtype;
wire   [31:0] ethcore_icmp_echo_param_fifo_fifo_in_param_quench;
wire          ethcore_icmp_echo_param_fifo_fifo_out_first;
wire          ethcore_icmp_echo_param_fifo_fifo_out_last;
wire   [15:0] ethcore_icmp_echo_param_fifo_fifo_out_param_checksum;
wire    [7:0] ethcore_icmp_echo_param_fifo_fifo_out_param_code;
wire   [31:0] ethcore_icmp_echo_param_fifo_fifo_out_param_ip_address;
wire   [15:0] ethcore_icmp_echo_param_fifo_fifo_out_param_length;
wire    [7:0] ethcore_icmp_echo_param_fifo_fifo_out_param_msgtype;
wire   [31:0] ethcore_icmp_echo_param_fifo_fifo_out_param_quench;
reg     [1:0] ethcore_icmp_echo_param_fifo_level0 = 2'd0;
wire    [1:0] ethcore_icmp_echo_param_fifo_level1;
reg           ethcore_icmp_echo_param_fifo_produce = 1'd0;
wire          ethcore_icmp_echo_param_fifo_rdport_adr;
wire  [113:0] ethcore_icmp_echo_param_fifo_rdport_dat_r;
wire          ethcore_icmp_echo_param_fifo_rdport_re;
wire          ethcore_icmp_echo_param_fifo_re;
reg           ethcore_icmp_echo_param_fifo_readable = 1'd0;
reg           ethcore_icmp_echo_param_fifo_replace = 1'd0;
reg           ethcore_icmp_echo_param_fifo_sink_first = 1'd0;
reg           ethcore_icmp_echo_param_fifo_sink_last = 1'd0;
wire   [15:0] ethcore_icmp_echo_param_fifo_sink_param_checksum;
wire    [7:0] ethcore_icmp_echo_param_fifo_sink_param_code;
wire   [31:0] ethcore_icmp_echo_param_fifo_sink_param_ip_address;
wire   [15:0] ethcore_icmp_echo_param_fifo_sink_param_length;
wire    [7:0] ethcore_icmp_echo_param_fifo_sink_param_msgtype;
wire   [31:0] ethcore_icmp_echo_param_fifo_sink_param_quench;
wire          ethcore_icmp_echo_param_fifo_sink_ready;
wire          ethcore_icmp_echo_param_fifo_sink_valid;
wire          ethcore_icmp_echo_param_fifo_source_first;
wire          ethcore_icmp_echo_param_fifo_source_last;
wire   [15:0] ethcore_icmp_echo_param_fifo_source_param_checksum;
wire    [7:0] ethcore_icmp_echo_param_fifo_source_param_code;
wire   [31:0] ethcore_icmp_echo_param_fifo_source_param_ip_address;
wire   [15:0] ethcore_icmp_echo_param_fifo_source_param_length;
wire    [7:0] ethcore_icmp_echo_param_fifo_source_param_msgtype;
wire   [31:0] ethcore_icmp_echo_param_fifo_source_param_quench;
wire          ethcore_icmp_echo_param_fifo_source_ready;
wire          ethcore_icmp_echo_param_fifo_source_valid;
wire  [113:0] ethcore_icmp_echo_param_fifo_syncfifo_din;
wire  [113:0] ethcore_icmp_echo_param_fifo_syncfifo_dout;
wire          ethcore_icmp_echo_param_fifo_syncfifo_re;
wire          ethcore_icmp_echo_param_fifo_syncfifo_readable;
wire          ethcore_icmp_echo_param_fifo_syncfifo_we;
wire          ethcore_icmp_echo_param_fifo_syncfifo_writable;
reg           ethcore_icmp_echo_param_fifo_wrport_adr = 1'd0;
wire  [113:0] ethcore_icmp_echo_param_fifo_wrport_dat_r;
wire  [113:0] ethcore_icmp_echo_param_fifo_wrport_dat_w;
wire          ethcore_icmp_echo_param_fifo_wrport_we;
reg     [4:0] ethcore_icmp_echo_payload_fifo_consume = 5'd0;
wire          ethcore_icmp_echo_payload_fifo_do_read;
wire          ethcore_icmp_echo_payload_fifo_fifo_in_first;
wire          ethcore_icmp_echo_payload_fifo_fifo_in_last;
wire   [31:0] ethcore_icmp_echo_payload_fifo_fifo_in_payload_data;
wire    [3:0] ethcore_icmp_echo_payload_fifo_fifo_in_payload_error;
wire    [3:0] ethcore_icmp_echo_payload_fifo_fifo_in_payload_last_be;
wire          ethcore_icmp_echo_payload_fifo_fifo_out_first;
wire          ethcore_icmp_echo_payload_fifo_fifo_out_last;
wire   [31:0] ethcore_icmp_echo_payload_fifo_fifo_out_payload_data;
wire    [3:0] ethcore_icmp_echo_payload_fifo_fifo_out_payload_error;
wire    [3:0] ethcore_icmp_echo_payload_fifo_fifo_out_payload_last_be;
reg     [5:0] ethcore_icmp_echo_payload_fifo_level0 = 6'd0;
wire    [5:0] ethcore_icmp_echo_payload_fifo_level1;
reg     [4:0] ethcore_icmp_echo_payload_fifo_produce = 5'd0;
wire    [4:0] ethcore_icmp_echo_payload_fifo_rdport_adr;
wire   [41:0] ethcore_icmp_echo_payload_fifo_rdport_dat_r;
wire          ethcore_icmp_echo_payload_fifo_rdport_re;
wire          ethcore_icmp_echo_payload_fifo_re;
reg           ethcore_icmp_echo_payload_fifo_readable = 1'd0;
reg           ethcore_icmp_echo_payload_fifo_replace = 1'd0;
reg           ethcore_icmp_echo_payload_fifo_sink_first = 1'd0;
wire          ethcore_icmp_echo_payload_fifo_sink_last;
wire   [31:0] ethcore_icmp_echo_payload_fifo_sink_payload_data;
wire    [3:0] ethcore_icmp_echo_payload_fifo_sink_payload_error;
wire    [3:0] ethcore_icmp_echo_payload_fifo_sink_payload_last_be;
wire          ethcore_icmp_echo_payload_fifo_sink_ready;
wire          ethcore_icmp_echo_payload_fifo_sink_valid;
wire          ethcore_icmp_echo_payload_fifo_source_first;
wire          ethcore_icmp_echo_payload_fifo_source_last;
wire   [31:0] ethcore_icmp_echo_payload_fifo_source_payload_data;
wire    [3:0] ethcore_icmp_echo_payload_fifo_source_payload_error;
wire    [3:0] ethcore_icmp_echo_payload_fifo_source_payload_last_be;
wire          ethcore_icmp_echo_payload_fifo_source_ready;
wire          ethcore_icmp_echo_payload_fifo_source_valid;
wire   [41:0] ethcore_icmp_echo_payload_fifo_syncfifo_din;
wire   [41:0] ethcore_icmp_echo_payload_fifo_syncfifo_dout;
wire          ethcore_icmp_echo_payload_fifo_syncfifo_re;
wire          ethcore_icmp_echo_payload_fifo_syncfifo_readable;
wire          ethcore_icmp_echo_payload_fifo_syncfifo_we;
wire          ethcore_icmp_echo_payload_fifo_syncfifo_writable;
reg     [4:0] ethcore_icmp_echo_payload_fifo_wrport_adr = 5'd0;
wire   [41:0] ethcore_icmp_echo_payload_fifo_wrport_dat_r;
wire   [41:0] ethcore_icmp_echo_payload_fifo_wrport_dat_w;
wire          ethcore_icmp_echo_payload_fifo_wrport_we;
wire          ethcore_icmp_echo_sink_first;
wire          ethcore_icmp_echo_sink_last;
wire   [15:0] ethcore_icmp_echo_sink_param_checksum;
wire    [7:0] ethcore_icmp_echo_sink_param_code;
wire   [31:0] ethcore_icmp_echo_sink_param_ip_address;
wire   [15:0] ethcore_icmp_echo_sink_param_length;
wire    [7:0] ethcore_icmp_echo_sink_param_msgtype;
wire   [31:0] ethcore_icmp_echo_sink_param_quench;
wire   [31:0] ethcore_icmp_echo_sink_payload_data;
wire    [3:0] ethcore_icmp_echo_sink_payload_error;
wire    [3:0] ethcore_icmp_echo_sink_payload_last_be;
reg           ethcore_icmp_echo_sink_ready = 1'd0;
reg           ethcore_icmp_echo_sink_sink_first = 1'd0;
reg           ethcore_icmp_echo_sink_sink_last = 1'd0;
reg    [15:0] ethcore_icmp_echo_sink_sink_param_checksum = 16'd0;
reg     [7:0] ethcore_icmp_echo_sink_sink_param_code = 8'd0;
reg    [31:0] ethcore_icmp_echo_sink_sink_param_ip_address = 32'd0;
reg    [15:0] ethcore_icmp_echo_sink_sink_param_length = 16'd0;
reg     [7:0] ethcore_icmp_echo_sink_sink_param_msgtype = 8'd0;
reg    [31:0] ethcore_icmp_echo_sink_sink_param_quench = 32'd0;
reg    [31:0] ethcore_icmp_echo_sink_sink_payload_data = 32'd0;
reg     [3:0] ethcore_icmp_echo_sink_sink_payload_error = 4'd0;
reg     [3:0] ethcore_icmp_echo_sink_sink_payload_last_be = 4'd0;
wire          ethcore_icmp_echo_sink_sink_ready;
reg           ethcore_icmp_echo_sink_sink_valid = 1'd0;
wire          ethcore_icmp_echo_sink_valid;
wire          ethcore_icmp_echo_source_first;
wire          ethcore_icmp_echo_source_last;
wire   [15:0] ethcore_icmp_echo_source_param_checksum;
wire    [7:0] ethcore_icmp_echo_source_param_code;
wire   [31:0] ethcore_icmp_echo_source_param_ip_address;
wire   [15:0] ethcore_icmp_echo_source_param_length;
reg     [7:0] ethcore_icmp_echo_source_param_msgtype = 8'd0;
wire   [31:0] ethcore_icmp_echo_source_param_quench;
wire   [31:0] ethcore_icmp_echo_source_payload_data;
wire    [3:0] ethcore_icmp_echo_source_payload_error;
wire    [3:0] ethcore_icmp_echo_source_payload_last_be;
wire          ethcore_icmp_echo_source_ready;
reg           ethcore_icmp_echo_source_source_first = 1'd0;
wire          ethcore_icmp_echo_source_source_last;
wire   [15:0] ethcore_icmp_echo_source_source_param_checksum;
wire    [7:0] ethcore_icmp_echo_source_source_param_code;
wire   [31:0] ethcore_icmp_echo_source_source_param_ip_address;
wire   [15:0] ethcore_icmp_echo_source_source_param_length;
wire    [7:0] ethcore_icmp_echo_source_source_param_msgtype;
wire   [31:0] ethcore_icmp_echo_source_source_param_quench;
wire   [31:0] ethcore_icmp_echo_source_source_payload_data;
wire    [3:0] ethcore_icmp_echo_source_source_payload_error;
wire    [3:0] ethcore_icmp_echo_source_source_payload_last_be;
wire          ethcore_icmp_echo_source_source_ready;
wire          ethcore_icmp_echo_source_source_valid;
wire          ethcore_icmp_echo_source_valid;
wire          ethcore_icmp_ip_port_sink_first;
wire          ethcore_icmp_ip_port_sink_last;
wire   [31:0] ethcore_icmp_ip_port_sink_param_ip_address;
wire   [15:0] ethcore_icmp_ip_port_sink_param_length;
wire    [7:0] ethcore_icmp_ip_port_sink_param_protocol;
wire   [31:0] ethcore_icmp_ip_port_sink_payload_data;
wire    [3:0] ethcore_icmp_ip_port_sink_payload_error;
wire    [3:0] ethcore_icmp_ip_port_sink_payload_last_be;
reg           ethcore_icmp_ip_port_sink_ready = 1'd0;
wire          ethcore_icmp_ip_port_sink_valid;
reg           ethcore_icmp_ip_port_source_first = 1'd0;
reg           ethcore_icmp_ip_port_source_last = 1'd0;
reg    [31:0] ethcore_icmp_ip_port_source_param_ip_address = 32'd0;
reg    [15:0] ethcore_icmp_ip_port_source_param_length = 16'd0;
reg     [7:0] ethcore_icmp_ip_port_source_param_protocol = 8'd0;
reg    [31:0] ethcore_icmp_ip_port_source_payload_data = 32'd0;
reg     [3:0] ethcore_icmp_ip_port_source_payload_error = 4'd0;
reg     [3:0] ethcore_icmp_ip_port_source_payload_last_be = 4'd0;
wire          ethcore_icmp_ip_port_source_ready;
reg           ethcore_icmp_ip_port_source_valid = 1'd0;
reg           ethcore_icmp_rx_depacketizer_count = 1'd0;
reg           ethcore_icmp_rx_depacketizer_count_fsm0_next_value2 = 1'd0;
reg           ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2 = 1'd0;
reg     [3:0] ethcore_icmp_rx_depacketizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 = 4'd0;
reg           ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1 = 1'd0;
reg           ethcore_icmp_rx_depacketizer_fsm_from_idle = 1'd0;
reg           ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3 = 1'd0;
reg           ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3 = 1'd0;
wire   [63:0] ethcore_icmp_rx_depacketizer_header;
wire          ethcore_icmp_rx_depacketizer_is_in_copy;
reg           ethcore_icmp_rx_depacketizer_is_ongoing0 = 1'd0;
reg           ethcore_icmp_rx_depacketizer_is_ongoing1 = 1'd0;
reg           ethcore_icmp_rx_depacketizer_is_ongoing2 = 1'd0;
reg           ethcore_icmp_rx_depacketizer_is_ongoing3 = 1'd0;
wire    [3:0] ethcore_icmp_rx_depacketizer_new_last_be;
reg           ethcore_icmp_rx_depacketizer_sink_d_last = 1'd0;
wire          ethcore_icmp_rx_depacketizer_sink_first;
wire          ethcore_icmp_rx_depacketizer_sink_last;
wire   [31:0] ethcore_icmp_rx_depacketizer_sink_param_ip_address;
wire   [15:0] ethcore_icmp_rx_depacketizer_sink_param_length;
wire    [7:0] ethcore_icmp_rx_depacketizer_sink_param_protocol;
wire   [31:0] ethcore_icmp_rx_depacketizer_sink_payload_data;
wire    [3:0] ethcore_icmp_rx_depacketizer_sink_payload_error;
wire    [3:0] ethcore_icmp_rx_depacketizer_sink_payload_last_be;
reg           ethcore_icmp_rx_depacketizer_sink_ready = 1'd0;
wire          ethcore_icmp_rx_depacketizer_sink_valid;
reg           ethcore_icmp_rx_depacketizer_source_last = 1'd0;
reg           ethcore_icmp_rx_depacketizer_source_last_a = 1'd0;
reg           ethcore_icmp_rx_depacketizer_source_last_b = 1'd0;
reg           ethcore_icmp_rx_depacketizer_source_last_s = 1'd0;
wire   [15:0] ethcore_icmp_rx_depacketizer_source_param_checksum;
wire    [7:0] ethcore_icmp_rx_depacketizer_source_param_code;
wire    [7:0] ethcore_icmp_rx_depacketizer_source_param_msgtype;
wire   [31:0] ethcore_icmp_rx_depacketizer_source_param_quench;
reg    [31:0] ethcore_icmp_rx_depacketizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_icmp_rx_depacketizer_source_payload_error;
reg     [3:0] ethcore_icmp_rx_depacketizer_source_payload_last_be = 4'd0;
reg           ethcore_icmp_rx_depacketizer_source_ready = 1'd0;
reg           ethcore_icmp_rx_depacketizer_source_valid = 1'd0;
reg    [63:0] ethcore_icmp_rx_depacketizer_sr = 64'd0;
reg           ethcore_icmp_rx_depacketizer_sr_shift = 1'd0;
reg           ethcore_icmp_rx_depacketizer_sr_shift_leftover = 1'd0;
reg           ethcore_icmp_rx_depacketizer_was_in_copy = 1'd0;
wire          ethcore_icmp_rx_sink_sink_first;
wire          ethcore_icmp_rx_sink_sink_last;
wire   [31:0] ethcore_icmp_rx_sink_sink_param_ip_address;
wire   [15:0] ethcore_icmp_rx_sink_sink_param_length;
wire    [7:0] ethcore_icmp_rx_sink_sink_param_protocol;
wire   [31:0] ethcore_icmp_rx_sink_sink_payload_data;
wire    [3:0] ethcore_icmp_rx_sink_sink_payload_error;
wire    [3:0] ethcore_icmp_rx_sink_sink_payload_last_be;
wire          ethcore_icmp_rx_sink_sink_ready;
wire          ethcore_icmp_rx_sink_sink_valid;
reg           ethcore_icmp_rx_source_source_first = 1'd0;
wire          ethcore_icmp_rx_source_source_last;
wire   [15:0] ethcore_icmp_rx_source_source_param_checksum;
wire    [7:0] ethcore_icmp_rx_source_source_param_code;
wire   [31:0] ethcore_icmp_rx_source_source_param_ip_address;
wire   [15:0] ethcore_icmp_rx_source_source_param_length;
wire    [7:0] ethcore_icmp_rx_source_source_param_msgtype;
wire   [31:0] ethcore_icmp_rx_source_source_param_quench;
wire   [31:0] ethcore_icmp_rx_source_source_payload_data;
wire    [3:0] ethcore_icmp_rx_source_source_payload_error;
wire    [3:0] ethcore_icmp_rx_source_source_payload_last_be;
wire          ethcore_icmp_rx_source_source_ready;
reg           ethcore_icmp_rx_source_source_valid = 1'd0;
reg           ethcore_icmp_tx_packetizer_count = 1'd0;
reg           ethcore_icmp_tx_packetizer_count_fsm0_next_value0 = 1'd0;
reg           ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0 = 1'd0;
reg     [3:0] ethcore_icmp_tx_packetizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 = 4'd0;
reg           ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0 = 1'd0;
reg           ethcore_icmp_tx_packetizer_fsm_from_idle = 1'd0;
reg           ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1 = 1'd0;
reg           ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1 = 1'd0;
reg    [63:0] ethcore_icmp_tx_packetizer_header = 64'd0;
wire          ethcore_icmp_tx_packetizer_in_data_copy;
reg           ethcore_icmp_tx_packetizer_is_ongoing0 = 1'd0;
reg           ethcore_icmp_tx_packetizer_is_ongoing1 = 1'd0;
reg           ethcore_icmp_tx_packetizer_is_ongoing2 = 1'd0;
wire    [3:0] ethcore_icmp_tx_packetizer_new_last_be;
wire          ethcore_icmp_tx_packetizer_sink_last;
wire   [15:0] ethcore_icmp_tx_packetizer_sink_param_checksum;
wire    [7:0] ethcore_icmp_tx_packetizer_sink_param_code;
wire    [7:0] ethcore_icmp_tx_packetizer_sink_param_msgtype;
wire   [31:0] ethcore_icmp_tx_packetizer_sink_param_quench;
wire   [31:0] ethcore_icmp_tx_packetizer_sink_payload_data;
reg     [3:0] ethcore_icmp_tx_packetizer_sink_payload_error = 4'd0;
wire    [3:0] ethcore_icmp_tx_packetizer_sink_payload_last_be;
reg           ethcore_icmp_tx_packetizer_sink_ready = 1'd0;
wire          ethcore_icmp_tx_packetizer_sink_valid;
reg           ethcore_icmp_tx_packetizer_source_first = 1'd0;
reg           ethcore_icmp_tx_packetizer_source_last = 1'd0;
reg           ethcore_icmp_tx_packetizer_source_last_a = 1'd0;
reg           ethcore_icmp_tx_packetizer_source_last_b = 1'd0;
reg           ethcore_icmp_tx_packetizer_source_last_s = 1'd0;
reg    [31:0] ethcore_icmp_tx_packetizer_source_param_ip_address = 32'd0;
reg    [15:0] ethcore_icmp_tx_packetizer_source_param_length = 16'd0;
reg     [7:0] ethcore_icmp_tx_packetizer_source_param_protocol = 8'd0;
reg    [31:0] ethcore_icmp_tx_packetizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_icmp_tx_packetizer_source_payload_error;
reg     [3:0] ethcore_icmp_tx_packetizer_source_payload_last_be = 4'd0;
reg           ethcore_icmp_tx_packetizer_source_ready = 1'd0;
reg           ethcore_icmp_tx_packetizer_source_valid = 1'd0;
reg    [63:0] ethcore_icmp_tx_packetizer_sr = 64'd0;
reg           ethcore_icmp_tx_packetizer_sr_load = 1'd0;
reg           ethcore_icmp_tx_packetizer_sr_shift = 1'd0;
wire          ethcore_icmp_tx_sink_sink_first;
wire          ethcore_icmp_tx_sink_sink_last;
wire   [15:0] ethcore_icmp_tx_sink_sink_param_checksum;
wire    [7:0] ethcore_icmp_tx_sink_sink_param_code;
wire   [31:0] ethcore_icmp_tx_sink_sink_param_ip_address;
wire   [15:0] ethcore_icmp_tx_sink_sink_param_length;
wire    [7:0] ethcore_icmp_tx_sink_sink_param_msgtype;
wire   [31:0] ethcore_icmp_tx_sink_sink_param_quench;
wire   [31:0] ethcore_icmp_tx_sink_sink_payload_data;
wire    [3:0] ethcore_icmp_tx_sink_sink_payload_error;
wire    [3:0] ethcore_icmp_tx_sink_sink_payload_last_be;
wire          ethcore_icmp_tx_sink_sink_ready;
wire          ethcore_icmp_tx_sink_sink_valid;
wire          ethcore_icmp_tx_source_source_first;
wire          ethcore_icmp_tx_source_source_last;
reg    [31:0] ethcore_icmp_tx_source_source_param_ip_address = 32'd0;
reg    [15:0] ethcore_icmp_tx_source_source_param_length = 16'd0;
reg     [7:0] ethcore_icmp_tx_source_source_param_protocol = 8'd0;
wire   [31:0] ethcore_icmp_tx_source_source_payload_data;
wire    [3:0] ethcore_icmp_tx_source_source_payload_error;
wire    [3:0] ethcore_icmp_tx_source_source_payload_last_be;
wire          ethcore_icmp_tx_source_source_ready;
reg           ethcore_icmp_tx_source_source_valid = 1'd0;
wire          ethcore_ip_crossbar_sink_first;
wire          ethcore_ip_crossbar_sink_last;
wire   [31:0] ethcore_ip_crossbar_sink_param_ip_address;
wire   [15:0] ethcore_ip_crossbar_sink_param_length;
wire    [7:0] ethcore_ip_crossbar_sink_param_protocol;
wire   [31:0] ethcore_ip_crossbar_sink_payload_data;
wire    [3:0] ethcore_ip_crossbar_sink_payload_error;
wire    [3:0] ethcore_ip_crossbar_sink_payload_last_be;
reg           ethcore_ip_crossbar_sink_ready = 1'd0;
wire          ethcore_ip_crossbar_sink_valid;
reg           ethcore_ip_crossbar_source_first = 1'd0;
reg           ethcore_ip_crossbar_source_last = 1'd0;
reg    [31:0] ethcore_ip_crossbar_source_param_ip_address = 32'd0;
reg    [15:0] ethcore_ip_crossbar_source_param_length = 16'd0;
reg     [7:0] ethcore_ip_crossbar_source_param_protocol = 8'd0;
reg    [31:0] ethcore_ip_crossbar_source_payload_data = 32'd0;
reg     [3:0] ethcore_ip_crossbar_source_payload_error = 4'd0;
reg     [3:0] ethcore_ip_crossbar_source_payload_last_be = 4'd0;
wire          ethcore_ip_crossbar_source_ready;
reg           ethcore_ip_crossbar_source_valid = 1'd0;
wire          ethcore_ip_mac_port_sink_first;
wire          ethcore_ip_mac_port_sink_last;
wire   [31:0] ethcore_ip_mac_port_sink_payload_data;
wire    [3:0] ethcore_ip_mac_port_sink_payload_error;
wire   [15:0] ethcore_ip_mac_port_sink_payload_ethernet_type;
wire    [3:0] ethcore_ip_mac_port_sink_payload_last_be;
wire   [47:0] ethcore_ip_mac_port_sink_payload_sender_mac;
wire   [47:0] ethcore_ip_mac_port_sink_payload_target_mac;
reg           ethcore_ip_mac_port_sink_ready = 1'd0;
wire          ethcore_ip_mac_port_sink_valid;
reg           ethcore_ip_mac_port_source_first = 1'd0;
reg           ethcore_ip_mac_port_source_last = 1'd0;
reg    [31:0] ethcore_ip_mac_port_source_payload_data = 32'd0;
reg     [3:0] ethcore_ip_mac_port_source_payload_error = 4'd0;
reg    [15:0] ethcore_ip_mac_port_source_payload_ethernet_type = 16'd0;
reg     [3:0] ethcore_ip_mac_port_source_payload_last_be = 4'd0;
reg    [47:0] ethcore_ip_mac_port_source_payload_sender_mac = 48'd0;
reg    [47:0] ethcore_ip_mac_port_source_payload_target_mac = 48'd0;
wire          ethcore_ip_mac_port_source_ready;
reg           ethcore_ip_mac_port_source_valid = 1'd0;
wire          ethcore_ip_port_sink_first;
wire          ethcore_ip_port_sink_last;
wire   [31:0] ethcore_ip_port_sink_param_ip_address;
wire   [15:0] ethcore_ip_port_sink_param_length;
wire    [7:0] ethcore_ip_port_sink_param_protocol;
wire   [31:0] ethcore_ip_port_sink_payload_data;
wire    [3:0] ethcore_ip_port_sink_payload_error;
wire    [3:0] ethcore_ip_port_sink_payload_last_be;
reg           ethcore_ip_port_sink_ready = 1'd0;
wire          ethcore_ip_port_sink_valid;
reg           ethcore_ip_port_source_first = 1'd0;
reg           ethcore_ip_port_source_last = 1'd0;
reg    [31:0] ethcore_ip_port_source_param_ip_address = 32'd0;
reg    [15:0] ethcore_ip_port_source_param_length = 16'd0;
reg     [7:0] ethcore_ip_port_source_param_protocol = 8'd0;
reg    [31:0] ethcore_ip_port_source_payload_data = 32'd0;
reg     [3:0] ethcore_ip_port_source_payload_error = 4'd0;
reg     [3:0] ethcore_ip_port_source_payload_last_be = 4'd0;
wire          ethcore_ip_port_source_ready;
reg           ethcore_ip_port_source_valid = 1'd0;
wire          ethcore_ip_rx_ce;
reg     [2:0] ethcore_ip_rx_depacketizer_count = 3'd0;
reg     [2:0] ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 = 3'd0;
reg           ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 = 1'd0;
reg     [3:0] ethcore_ip_rx_depacketizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 = 4'd0;
reg           ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1 = 1'd0;
reg           ethcore_ip_rx_depacketizer_fsm_from_idle = 1'd0;
reg           ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3 = 1'd0;
reg           ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3 = 1'd0;
wire  [159:0] ethcore_ip_rx_depacketizer_header;
wire          ethcore_ip_rx_depacketizer_is_in_copy;
reg           ethcore_ip_rx_depacketizer_is_ongoing0 = 1'd0;
reg           ethcore_ip_rx_depacketizer_is_ongoing1 = 1'd0;
reg           ethcore_ip_rx_depacketizer_is_ongoing2 = 1'd0;
reg           ethcore_ip_rx_depacketizer_is_ongoing3 = 1'd0;
wire    [3:0] ethcore_ip_rx_depacketizer_new_last_be;
reg           ethcore_ip_rx_depacketizer_sink_d_last = 1'd0;
wire          ethcore_ip_rx_depacketizer_sink_first;
wire          ethcore_ip_rx_depacketizer_sink_last;
wire   [31:0] ethcore_ip_rx_depacketizer_sink_payload_data;
wire    [3:0] ethcore_ip_rx_depacketizer_sink_payload_error;
wire   [15:0] ethcore_ip_rx_depacketizer_sink_payload_ethernet_type;
wire    [3:0] ethcore_ip_rx_depacketizer_sink_payload_last_be;
wire   [47:0] ethcore_ip_rx_depacketizer_sink_payload_sender_mac;
wire   [47:0] ethcore_ip_rx_depacketizer_sink_payload_target_mac;
reg           ethcore_ip_rx_depacketizer_sink_ready = 1'd0;
wire          ethcore_ip_rx_depacketizer_sink_valid;
reg           ethcore_ip_rx_depacketizer_source_last = 1'd0;
reg           ethcore_ip_rx_depacketizer_source_last_a = 1'd0;
reg           ethcore_ip_rx_depacketizer_source_last_b = 1'd0;
reg           ethcore_ip_rx_depacketizer_source_last_s = 1'd0;
wire   [15:0] ethcore_ip_rx_depacketizer_source_param_checksum;
wire   [15:0] ethcore_ip_rx_depacketizer_source_param_identification;
wire    [3:0] ethcore_ip_rx_depacketizer_source_param_ihl;
wire    [7:0] ethcore_ip_rx_depacketizer_source_param_protocol;
wire   [31:0] ethcore_ip_rx_depacketizer_source_param_sender_ip;
wire   [31:0] ethcore_ip_rx_depacketizer_source_param_target_ip;
wire   [15:0] ethcore_ip_rx_depacketizer_source_param_total_length;
wire    [7:0] ethcore_ip_rx_depacketizer_source_param_ttl;
wire    [3:0] ethcore_ip_rx_depacketizer_source_param_version;
reg    [31:0] ethcore_ip_rx_depacketizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_ip_rx_depacketizer_source_payload_error;
reg     [3:0] ethcore_ip_rx_depacketizer_source_payload_last_be = 4'd0;
reg           ethcore_ip_rx_depacketizer_source_ready = 1'd0;
reg           ethcore_ip_rx_depacketizer_source_valid = 1'd0;
reg   [159:0] ethcore_ip_rx_depacketizer_sr = 160'd0;
reg           ethcore_ip_rx_depacketizer_sr_shift = 1'd0;
reg           ethcore_ip_rx_depacketizer_sr_shift_leftover = 1'd0;
reg           ethcore_ip_rx_depacketizer_was_in_copy = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum0 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum1 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum2 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum3 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum4 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum5 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum6 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum7 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum8 = 1'd0;
reg           ethcore_ip_rx_liteethipv4checksum9 = 1'd0;
reg     [3:0] ethcore_ip_rx_liteethipv4checksum_counter = 4'd0;
wire          ethcore_ip_rx_liteethipv4checksum_counter_ce;
wire          ethcore_ip_rx_liteethipv4checksum_done;
wire  [159:0] ethcore_ip_rx_liteethipv4checksum_header;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next0 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next1 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next2 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next3 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next4 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next5 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next6 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next7 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next8 = 17'd0;
reg    [16:0] ethcore_ip_rx_liteethipv4checksum_r_next9 = 17'd0;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next0;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next1;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next2;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next3;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next4;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next5;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next6;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next7;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next8;
wire   [16:0] ethcore_ip_rx_liteethipv4checksum_s_next9;
wire   [15:0] ethcore_ip_rx_liteethipv4checksum_value;
wire          ethcore_ip_rx_reset;
wire          ethcore_ip_rx_sink_sink_first;
wire          ethcore_ip_rx_sink_sink_last;
wire   [31:0] ethcore_ip_rx_sink_sink_payload_data;
wire    [3:0] ethcore_ip_rx_sink_sink_payload_error;
wire   [15:0] ethcore_ip_rx_sink_sink_payload_ethernet_type;
wire    [3:0] ethcore_ip_rx_sink_sink_payload_last_be;
wire   [47:0] ethcore_ip_rx_sink_sink_payload_sender_mac;
wire   [47:0] ethcore_ip_rx_sink_sink_payload_target_mac;
wire          ethcore_ip_rx_sink_sink_ready;
wire          ethcore_ip_rx_sink_sink_valid;
reg           ethcore_ip_rx_source_source_first = 1'd0;
wire          ethcore_ip_rx_source_source_last;
wire   [31:0] ethcore_ip_rx_source_source_param_ip_address;
wire   [15:0] ethcore_ip_rx_source_source_param_length;
wire    [7:0] ethcore_ip_rx_source_source_param_protocol;
wire   [31:0] ethcore_ip_rx_source_source_payload_data;
wire    [3:0] ethcore_ip_rx_source_source_payload_error;
wire    [3:0] ethcore_ip_rx_source_source_payload_last_be;
wire          ethcore_ip_rx_source_source_ready;
reg           ethcore_ip_rx_source_source_valid = 1'd0;
wire          ethcore_ip_tx_ce;
reg           ethcore_ip_tx_liteethipv4checksum0 = 1'd0;
reg           ethcore_ip_tx_liteethipv4checksum1 = 1'd0;
reg           ethcore_ip_tx_liteethipv4checksum2 = 1'd0;
reg           ethcore_ip_tx_liteethipv4checksum3 = 1'd0;
reg           ethcore_ip_tx_liteethipv4checksum4 = 1'd0;
reg           ethcore_ip_tx_liteethipv4checksum5 = 1'd0;
reg           ethcore_ip_tx_liteethipv4checksum6 = 1'd0;
reg           ethcore_ip_tx_liteethipv4checksum7 = 1'd0;
reg           ethcore_ip_tx_liteethipv4checksum8 = 1'd0;
reg     [3:0] ethcore_ip_tx_liteethipv4checksum_counter = 4'd0;
wire          ethcore_ip_tx_liteethipv4checksum_counter_ce;
wire          ethcore_ip_tx_liteethipv4checksum_done;
wire  [159:0] ethcore_ip_tx_liteethipv4checksum_header;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next0 = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next1 = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next2 = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next3 = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next4 = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next5 = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next6 = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next7 = 17'd0;
reg    [16:0] ethcore_ip_tx_liteethipv4checksum_r_next8 = 17'd0;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next0;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next1;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next2;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next3;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next4;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next5;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next6;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next7;
wire   [16:0] ethcore_ip_tx_liteethipv4checksum_s_next8;
wire   [15:0] ethcore_ip_tx_liteethipv4checksum_value;
reg     [2:0] ethcore_ip_tx_packetizer_count = 3'd0;
reg     [2:0] ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 = 3'd0;
reg           ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 = 1'd0;
reg     [3:0] ethcore_ip_tx_packetizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 = 4'd0;
reg           ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0 = 1'd0;
reg           ethcore_ip_tx_packetizer_fsm_from_idle = 1'd0;
reg           ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1 = 1'd0;
reg           ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1 = 1'd0;
reg   [159:0] ethcore_ip_tx_packetizer_header = 160'd0;
wire          ethcore_ip_tx_packetizer_in_data_copy;
reg           ethcore_ip_tx_packetizer_is_ongoing0 = 1'd0;
reg           ethcore_ip_tx_packetizer_is_ongoing1 = 1'd0;
reg           ethcore_ip_tx_packetizer_is_ongoing2 = 1'd0;
wire    [3:0] ethcore_ip_tx_packetizer_new_last_be;
wire          ethcore_ip_tx_packetizer_sink_last;
wire   [15:0] ethcore_ip_tx_packetizer_sink_param_checksum;
wire   [15:0] ethcore_ip_tx_packetizer_sink_param_identification;
wire    [3:0] ethcore_ip_tx_packetizer_sink_param_ihl;
wire    [7:0] ethcore_ip_tx_packetizer_sink_param_protocol;
wire   [31:0] ethcore_ip_tx_packetizer_sink_param_sender_ip;
wire   [31:0] ethcore_ip_tx_packetizer_sink_param_target_ip;
wire   [15:0] ethcore_ip_tx_packetizer_sink_param_total_length;
wire    [7:0] ethcore_ip_tx_packetizer_sink_param_ttl;
wire    [3:0] ethcore_ip_tx_packetizer_sink_param_version;
wire   [31:0] ethcore_ip_tx_packetizer_sink_payload_data;
reg     [3:0] ethcore_ip_tx_packetizer_sink_payload_error = 4'd0;
wire    [3:0] ethcore_ip_tx_packetizer_sink_payload_last_be;
reg           ethcore_ip_tx_packetizer_sink_ready = 1'd0;
wire          ethcore_ip_tx_packetizer_sink_valid;
reg           ethcore_ip_tx_packetizer_source_first = 1'd0;
reg           ethcore_ip_tx_packetizer_source_last = 1'd0;
reg           ethcore_ip_tx_packetizer_source_last_a = 1'd0;
reg           ethcore_ip_tx_packetizer_source_last_b = 1'd0;
reg           ethcore_ip_tx_packetizer_source_last_s = 1'd0;
reg    [31:0] ethcore_ip_tx_packetizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_ip_tx_packetizer_source_payload_error;
reg    [15:0] ethcore_ip_tx_packetizer_source_payload_ethernet_type = 16'd0;
reg     [3:0] ethcore_ip_tx_packetizer_source_payload_last_be = 4'd0;
reg    [47:0] ethcore_ip_tx_packetizer_source_payload_sender_mac = 48'd0;
reg    [47:0] ethcore_ip_tx_packetizer_source_payload_target_mac = 48'd0;
reg           ethcore_ip_tx_packetizer_source_ready = 1'd0;
reg           ethcore_ip_tx_packetizer_source_valid = 1'd0;
reg   [159:0] ethcore_ip_tx_packetizer_sr = 160'd0;
reg           ethcore_ip_tx_packetizer_sr_load = 1'd0;
reg           ethcore_ip_tx_packetizer_sr_shift = 1'd0;
wire          ethcore_ip_tx_pipe_valid_sink_first;
wire          ethcore_ip_tx_pipe_valid_sink_last;
wire   [31:0] ethcore_ip_tx_pipe_valid_sink_param_ip_address;
wire   [15:0] ethcore_ip_tx_pipe_valid_sink_param_length;
wire    [7:0] ethcore_ip_tx_pipe_valid_sink_param_protocol;
wire   [31:0] ethcore_ip_tx_pipe_valid_sink_payload_data;
wire    [3:0] ethcore_ip_tx_pipe_valid_sink_payload_error;
wire    [3:0] ethcore_ip_tx_pipe_valid_sink_payload_last_be;
wire          ethcore_ip_tx_pipe_valid_sink_ready;
wire          ethcore_ip_tx_pipe_valid_sink_valid;
reg           ethcore_ip_tx_pipe_valid_source_first = 1'd0;
reg           ethcore_ip_tx_pipe_valid_source_last = 1'd0;
reg    [31:0] ethcore_ip_tx_pipe_valid_source_param_ip_address = 32'd0;
reg    [15:0] ethcore_ip_tx_pipe_valid_source_param_length = 16'd0;
reg     [7:0] ethcore_ip_tx_pipe_valid_source_param_protocol = 8'd0;
reg    [31:0] ethcore_ip_tx_pipe_valid_source_payload_data = 32'd0;
reg     [3:0] ethcore_ip_tx_pipe_valid_source_payload_error = 4'd0;
reg     [3:0] ethcore_ip_tx_pipe_valid_source_payload_last_be = 4'd0;
wire          ethcore_ip_tx_pipe_valid_source_ready;
reg           ethcore_ip_tx_pipe_valid_source_valid = 1'd0;
wire          ethcore_ip_tx_reset;
wire          ethcore_ip_tx_sink_sink_first0;
wire          ethcore_ip_tx_sink_sink_first1;
wire          ethcore_ip_tx_sink_sink_last0;
wire          ethcore_ip_tx_sink_sink_last1;
wire   [31:0] ethcore_ip_tx_sink_sink_param_ip_address0;
wire   [31:0] ethcore_ip_tx_sink_sink_param_ip_address1;
wire   [15:0] ethcore_ip_tx_sink_sink_param_length0;
wire   [15:0] ethcore_ip_tx_sink_sink_param_length1;
wire    [7:0] ethcore_ip_tx_sink_sink_param_protocol0;
wire    [7:0] ethcore_ip_tx_sink_sink_param_protocol1;
wire   [31:0] ethcore_ip_tx_sink_sink_payload_data0;
wire   [31:0] ethcore_ip_tx_sink_sink_payload_data1;
wire    [3:0] ethcore_ip_tx_sink_sink_payload_error0;
wire    [3:0] ethcore_ip_tx_sink_sink_payload_error1;
wire    [3:0] ethcore_ip_tx_sink_sink_payload_last_be0;
wire    [3:0] ethcore_ip_tx_sink_sink_payload_last_be1;
wire          ethcore_ip_tx_sink_sink_ready0;
wire          ethcore_ip_tx_sink_sink_ready1;
wire          ethcore_ip_tx_sink_sink_valid0;
wire          ethcore_ip_tx_sink_sink_valid1;
reg           ethcore_ip_tx_source_source_first0 = 1'd0;
wire          ethcore_ip_tx_source_source_first1;
reg           ethcore_ip_tx_source_source_last0 = 1'd0;
wire          ethcore_ip_tx_source_source_last1;
wire   [31:0] ethcore_ip_tx_source_source_param_ip_address;
wire   [15:0] ethcore_ip_tx_source_source_param_length;
wire    [7:0] ethcore_ip_tx_source_source_param_protocol;
reg    [31:0] ethcore_ip_tx_source_source_payload_data0 = 32'd0;
wire   [31:0] ethcore_ip_tx_source_source_payload_data1;
reg     [3:0] ethcore_ip_tx_source_source_payload_error0 = 4'd0;
wire    [3:0] ethcore_ip_tx_source_source_payload_error1;
reg    [15:0] ethcore_ip_tx_source_source_payload_ethernet_type = 16'd0;
reg     [3:0] ethcore_ip_tx_source_source_payload_last_be0 = 4'd0;
wire    [3:0] ethcore_ip_tx_source_source_payload_last_be1;
reg    [47:0] ethcore_ip_tx_source_source_payload_sender_mac = 48'd0;
reg    [47:0] ethcore_ip_tx_source_source_payload_target_mac = 48'd0;
wire          ethcore_ip_tx_source_source_ready0;
wire          ethcore_ip_tx_source_source_ready1;
reg           ethcore_ip_tx_source_source_valid0 = 1'd0;
wire          ethcore_ip_tx_source_source_valid1;
reg    [47:0] ethcore_ip_tx_target_mac = 48'd0;
reg    [47:0] ethcore_ip_tx_target_mac_liteethip_next_value = 48'd0;
reg           ethcore_ip_tx_target_mac_liteethip_next_value_ce = 1'd0;
reg           ethcore_ip_tx_target_unreachable = 1'd0;
wire          ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_first;
wire          ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_last;
wire   [31:0] ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_data;
wire    [3:0] ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_error;
wire    [3:0] ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_last_be;
wire          ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_ready;
wire          ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_valid;
reg           ethcore_mac_core_bufferizeendpoints_pipe_valid_source_first = 1'd0;
reg           ethcore_mac_core_bufferizeendpoints_pipe_valid_source_last = 1'd0;
reg    [31:0] ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data = 32'd0;
reg     [3:0] ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error = 4'd0;
reg     [3:0] ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be = 4'd0;
wire          ethcore_mac_core_bufferizeendpoints_pipe_valid_source_ready;
reg           ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid = 1'd0;
wire          ethcore_mac_core_bufferizeendpoints_sink_sink_first;
wire          ethcore_mac_core_bufferizeendpoints_sink_sink_last;
wire   [31:0] ethcore_mac_core_bufferizeendpoints_sink_sink_payload_data;
wire    [3:0] ethcore_mac_core_bufferizeendpoints_sink_sink_payload_error;
wire    [3:0] ethcore_mac_core_bufferizeendpoints_sink_sink_payload_last_be;
wire          ethcore_mac_core_bufferizeendpoints_sink_sink_ready;
wire          ethcore_mac_core_bufferizeendpoints_sink_sink_valid;
wire          ethcore_mac_core_bufferizeendpoints_source_source_first;
wire          ethcore_mac_core_bufferizeendpoints_source_source_last;
wire   [31:0] ethcore_mac_core_bufferizeendpoints_source_source_payload_data;
wire    [3:0] ethcore_mac_core_bufferizeendpoints_source_source_payload_error;
wire    [3:0] ethcore_mac_core_bufferizeendpoints_source_source_payload_last_be;
wire          ethcore_mac_core_bufferizeendpoints_source_source_ready;
wire          ethcore_mac_core_bufferizeendpoints_source_source_valid;
reg    [31:0] ethcore_mac_core_crc_errors_status = 32'd0;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_crc_be;
reg           ethcore_mac_core_liteethmaccrc32checker_crc_ce = 1'd0;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_data;
reg           ethcore_mac_core_liteethmaccrc32checker_crc_error0 = 1'd0;
reg           ethcore_mac_core_liteethmaccrc32checker_crc_error1 = 1'd0;
reg           ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 = 1'd0;
reg           ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 = 1'd0;
reg    [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next = 32'd0;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev;
wire    [7:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data;
reg    [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next = 32'd0;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev;
wire   [15:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data;
reg    [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next = 32'd0;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev;
wire   [23:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data;
reg    [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next = 32'd0;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data;
reg    [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_reg = 32'd4294967295;
reg           ethcore_mac_core_liteethmaccrc32checker_crc_reset = 1'd0;
reg    [31:0] ethcore_mac_core_liteethmaccrc32checker_crc_value = 32'd0;
reg           ethcore_mac_core_liteethmaccrc32checker_error = 1'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_fifo_full;
wire          ethcore_mac_core_liteethmaccrc32checker_fifo_in;
wire          ethcore_mac_core_liteethmaccrc32checker_fifo_out;
reg           ethcore_mac_core_liteethmaccrc32checker_fifo_reset = 1'd0;
reg     [3:0] ethcore_mac_core_liteethmaccrc32checker_last_be = 4'd0;
reg     [3:0] ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 = 4'd0;
reg           ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 = 1'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_sink_sink_first;
wire          ethcore_mac_core_liteethmaccrc32checker_sink_sink_last;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_data;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_error;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be;
reg           ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready = 1'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_sink_sink_valid;
wire          ethcore_mac_core_liteethmaccrc32checker_source_source_first;
reg           ethcore_mac_core_liteethmaccrc32checker_source_source_last = 1'd0;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_source_source_payload_data;
reg     [3:0] ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error = 4'd0;
reg     [3:0] ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be = 4'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_source_source_ready;
reg           ethcore_mac_core_liteethmaccrc32checker_source_source_valid = 1'd0;
reg           ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume = 1'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_do_read;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_first;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_last;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_first;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_last;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
reg     [1:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_level = 2'd0;
reg           ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce = 1'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_rdport_adr;
wire   [41:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_rdport_dat_r;
reg           ethcore_mac_core_liteethmaccrc32checker_syncfifo_replace = 1'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_first;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_last;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_data;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_error;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_ready;
reg           ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_valid = 1'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_first;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_last;
wire   [31:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_data;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_error;
wire    [3:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_last_be;
reg           ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready = 1'd0;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_valid;
wire   [41:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_din;
wire   [41:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_dout;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_re;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_readable;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable;
reg           ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr = 1'd0;
wire   [41:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_r;
wire   [41:0] ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_w;
wire          ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_we;
reg    [31:0] ethcore_mac_core_preamble_errors_status = 32'd0;
wire          ethcore_mac_core_pulsesynchronizer0_i;
wire          ethcore_mac_core_pulsesynchronizer0_o;
reg           ethcore_mac_core_pulsesynchronizer0_toggle_i = 1'd0;
wire          ethcore_mac_core_pulsesynchronizer0_toggle_o;
reg           ethcore_mac_core_pulsesynchronizer0_toggle_o_r = 1'd0;
wire          ethcore_mac_core_pulsesynchronizer1_i;
wire          ethcore_mac_core_pulsesynchronizer1_o;
reg           ethcore_mac_core_pulsesynchronizer1_toggle_i = 1'd0;
wire          ethcore_mac_core_pulsesynchronizer1_toggle_o;
reg           ethcore_mac_core_pulsesynchronizer1_toggle_o_r = 1'd0;
wire   [41:0] ethcore_mac_core_rx_cdc_cdc_asyncfifo_din;
wire   [41:0] ethcore_mac_core_rx_cdc_cdc_asyncfifo_dout;
wire          ethcore_mac_core_rx_cdc_cdc_asyncfifo_re;
wire          ethcore_mac_core_rx_cdc_cdc_asyncfifo_readable;
wire          ethcore_mac_core_rx_cdc_cdc_asyncfifo_we;
wire          ethcore_mac_core_rx_cdc_cdc_asyncfifo_writable;
wire    [5:0] ethcore_mac_core_rx_cdc_cdc_consume_wdomain;
reg    [41:0] ethcore_mac_core_rx_cdc_cdc_dout = 42'd0;
wire          ethcore_mac_core_rx_cdc_cdc_fifo_in_first;
wire          ethcore_mac_core_rx_cdc_cdc_fifo_in_last;
wire   [31:0] ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_data;
wire    [3:0] ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_error;
wire    [3:0] ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_last_be;
wire          ethcore_mac_core_rx_cdc_cdc_fifo_out_first;
wire          ethcore_mac_core_rx_cdc_cdc_fifo_out_last;
wire   [31:0] ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_data;
wire    [3:0] ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_error;
wire    [3:0] ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_last_be;
wire          ethcore_mac_core_rx_cdc_cdc_graycounter0_ce;
reg     [5:0] ethcore_mac_core_rx_cdc_cdc_graycounter0_q = 6'd0;
reg     [5:0] ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next;
reg     [5:0] ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire          ethcore_mac_core_rx_cdc_cdc_graycounter1_ce;
reg     [5:0] ethcore_mac_core_rx_cdc_cdc_graycounter1_q = 6'd0;
reg     [5:0] ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next;
reg     [5:0] ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] ethcore_mac_core_rx_cdc_cdc_produce_rdomain;
wire    [4:0] ethcore_mac_core_rx_cdc_cdc_rdport_adr;
wire   [41:0] ethcore_mac_core_rx_cdc_cdc_rdport_dat_r;
wire          ethcore_mac_core_rx_cdc_cdc_re;
reg           ethcore_mac_core_rx_cdc_cdc_readable = 1'd0;
wire          ethcore_mac_core_rx_cdc_cdc_sink_first;
wire          ethcore_mac_core_rx_cdc_cdc_sink_last;
wire   [31:0] ethcore_mac_core_rx_cdc_cdc_sink_payload_data;
wire    [3:0] ethcore_mac_core_rx_cdc_cdc_sink_payload_error;
wire    [3:0] ethcore_mac_core_rx_cdc_cdc_sink_payload_last_be;
wire          ethcore_mac_core_rx_cdc_cdc_sink_ready;
wire          ethcore_mac_core_rx_cdc_cdc_sink_valid;
wire          ethcore_mac_core_rx_cdc_cdc_source_first;
wire          ethcore_mac_core_rx_cdc_cdc_source_last;
wire   [31:0] ethcore_mac_core_rx_cdc_cdc_source_payload_data;
wire    [3:0] ethcore_mac_core_rx_cdc_cdc_source_payload_error;
wire    [3:0] ethcore_mac_core_rx_cdc_cdc_source_payload_last_be;
wire          ethcore_mac_core_rx_cdc_cdc_source_ready;
wire          ethcore_mac_core_rx_cdc_cdc_source_valid;
wire    [4:0] ethcore_mac_core_rx_cdc_cdc_wrport_adr;
wire   [41:0] ethcore_mac_core_rx_cdc_cdc_wrport_dat_r;
wire   [41:0] ethcore_mac_core_rx_cdc_cdc_wrport_dat_w;
wire          ethcore_mac_core_rx_cdc_cdc_wrport_we;
wire          ethcore_mac_core_rx_cdc_sink_sink_first;
wire          ethcore_mac_core_rx_cdc_sink_sink_last;
wire   [31:0] ethcore_mac_core_rx_cdc_sink_sink_payload_data;
wire    [3:0] ethcore_mac_core_rx_cdc_sink_sink_payload_error;
wire    [3:0] ethcore_mac_core_rx_cdc_sink_sink_payload_last_be;
wire          ethcore_mac_core_rx_cdc_sink_sink_ready;
wire          ethcore_mac_core_rx_cdc_sink_sink_valid;
wire          ethcore_mac_core_rx_cdc_source_source_first;
wire          ethcore_mac_core_rx_cdc_source_source_last;
wire   [31:0] ethcore_mac_core_rx_cdc_source_source_payload_data;
wire    [3:0] ethcore_mac_core_rx_cdc_source_source_payload_error;
wire    [3:0] ethcore_mac_core_rx_cdc_source_source_payload_last_be;
wire          ethcore_mac_core_rx_cdc_source_source_ready;
wire          ethcore_mac_core_rx_cdc_source_source_valid;
reg     [1:0] ethcore_mac_core_rx_converter_converter_demux = 2'd0;
wire          ethcore_mac_core_rx_converter_converter_load_part;
wire          ethcore_mac_core_rx_converter_converter_sink_first;
wire          ethcore_mac_core_rx_converter_converter_sink_last;
wire    [9:0] ethcore_mac_core_rx_converter_converter_sink_payload_data;
wire          ethcore_mac_core_rx_converter_converter_sink_ready;
wire          ethcore_mac_core_rx_converter_converter_sink_valid;
reg           ethcore_mac_core_rx_converter_converter_source_first = 1'd0;
reg           ethcore_mac_core_rx_converter_converter_source_last = 1'd0;
reg    [39:0] ethcore_mac_core_rx_converter_converter_source_payload_data = 40'd0;
reg     [2:0] ethcore_mac_core_rx_converter_converter_source_payload_valid_token_count = 3'd0;
wire          ethcore_mac_core_rx_converter_converter_source_ready;
wire          ethcore_mac_core_rx_converter_converter_source_valid;
reg           ethcore_mac_core_rx_converter_converter_strobe_all = 1'd0;
wire          ethcore_mac_core_rx_converter_sink_first;
wire          ethcore_mac_core_rx_converter_sink_last;
wire    [7:0] ethcore_mac_core_rx_converter_sink_payload_data;
wire          ethcore_mac_core_rx_converter_sink_payload_error;
wire          ethcore_mac_core_rx_converter_sink_payload_last_be;
wire          ethcore_mac_core_rx_converter_sink_ready;
wire          ethcore_mac_core_rx_converter_sink_valid;
wire          ethcore_mac_core_rx_converter_source_first;
wire          ethcore_mac_core_rx_converter_source_last;
reg    [31:0] ethcore_mac_core_rx_converter_source_payload_data = 32'd0;
reg     [3:0] ethcore_mac_core_rx_converter_source_payload_error = 4'd0;
reg     [3:0] ethcore_mac_core_rx_converter_source_payload_last_be = 4'd0;
wire          ethcore_mac_core_rx_converter_source_ready;
wire          ethcore_mac_core_rx_converter_source_source_first;
wire          ethcore_mac_core_rx_converter_source_source_last;
wire   [39:0] ethcore_mac_core_rx_converter_source_source_payload_data;
wire          ethcore_mac_core_rx_converter_source_source_ready;
wire          ethcore_mac_core_rx_converter_source_source_valid;
wire          ethcore_mac_core_rx_converter_source_valid;
wire          ethcore_mac_core_rx_last_be_sink_first;
wire          ethcore_mac_core_rx_last_be_sink_last;
wire    [7:0] ethcore_mac_core_rx_last_be_sink_payload_data;
wire          ethcore_mac_core_rx_last_be_sink_payload_error;
wire          ethcore_mac_core_rx_last_be_sink_payload_last_be;
wire          ethcore_mac_core_rx_last_be_sink_ready;
wire          ethcore_mac_core_rx_last_be_sink_valid;
wire          ethcore_mac_core_rx_last_be_source_first;
wire          ethcore_mac_core_rx_last_be_source_last;
wire    [7:0] ethcore_mac_core_rx_last_be_source_payload_data;
wire          ethcore_mac_core_rx_last_be_source_payload_error;
reg           ethcore_mac_core_rx_last_be_source_payload_last_be = 1'd0;
wire          ethcore_mac_core_rx_last_be_source_ready;
wire          ethcore_mac_core_rx_last_be_source_valid;
wire          ethcore_mac_core_rx_padding_sink_first;
wire          ethcore_mac_core_rx_padding_sink_last;
wire   [31:0] ethcore_mac_core_rx_padding_sink_payload_data;
wire    [3:0] ethcore_mac_core_rx_padding_sink_payload_error;
wire    [3:0] ethcore_mac_core_rx_padding_sink_payload_last_be;
wire          ethcore_mac_core_rx_padding_sink_ready;
wire          ethcore_mac_core_rx_padding_sink_valid;
wire          ethcore_mac_core_rx_padding_source_first;
wire          ethcore_mac_core_rx_padding_source_last;
wire   [31:0] ethcore_mac_core_rx_padding_source_payload_data;
wire    [3:0] ethcore_mac_core_rx_padding_source_payload_error;
wire    [3:0] ethcore_mac_core_rx_padding_source_payload_last_be;
wire          ethcore_mac_core_rx_padding_source_ready;
wire          ethcore_mac_core_rx_padding_source_valid;
reg           ethcore_mac_core_rx_preamble_error = 1'd0;
reg    [63:0] ethcore_mac_core_rx_preamble_preamble = 64'd15372286728091293013;
wire          ethcore_mac_core_rx_preamble_sink_first;
wire          ethcore_mac_core_rx_preamble_sink_last;
wire   [31:0] ethcore_mac_core_rx_preamble_sink_payload_data;
wire    [3:0] ethcore_mac_core_rx_preamble_sink_payload_error;
wire    [3:0] ethcore_mac_core_rx_preamble_sink_payload_last_be;
reg           ethcore_mac_core_rx_preamble_sink_ready = 1'd0;
wire          ethcore_mac_core_rx_preamble_sink_valid;
reg           ethcore_mac_core_rx_preamble_source_first = 1'd0;
reg           ethcore_mac_core_rx_preamble_source_last = 1'd0;
wire   [31:0] ethcore_mac_core_rx_preamble_source_payload_data;
reg     [3:0] ethcore_mac_core_rx_preamble_source_payload_error = 4'd0;
wire    [3:0] ethcore_mac_core_rx_preamble_source_payload_last_be;
wire          ethcore_mac_core_rx_preamble_source_ready;
reg           ethcore_mac_core_rx_preamble_source_valid = 1'd0;
wire          ethcore_mac_core_sink_first;
wire          ethcore_mac_core_sink_last;
wire   [31:0] ethcore_mac_core_sink_payload_data;
wire    [3:0] ethcore_mac_core_sink_payload_error;
wire    [3:0] ethcore_mac_core_sink_payload_last_be;
wire          ethcore_mac_core_sink_ready;
wire          ethcore_mac_core_sink_valid;
wire          ethcore_mac_core_source_first;
wire          ethcore_mac_core_source_last;
wire   [31:0] ethcore_mac_core_source_payload_data;
wire    [3:0] ethcore_mac_core_source_payload_error;
wire    [3:0] ethcore_mac_core_source_payload_last_be;
wire          ethcore_mac_core_source_ready;
wire          ethcore_mac_core_source_valid;
wire   [41:0] ethcore_mac_core_tx_cdc_cdc_asyncfifo_din;
wire   [41:0] ethcore_mac_core_tx_cdc_cdc_asyncfifo_dout;
wire          ethcore_mac_core_tx_cdc_cdc_asyncfifo_re;
wire          ethcore_mac_core_tx_cdc_cdc_asyncfifo_readable;
wire          ethcore_mac_core_tx_cdc_cdc_asyncfifo_we;
wire          ethcore_mac_core_tx_cdc_cdc_asyncfifo_writable;
wire    [5:0] ethcore_mac_core_tx_cdc_cdc_consume_wdomain;
reg    [41:0] ethcore_mac_core_tx_cdc_cdc_dout = 42'd0;
wire          ethcore_mac_core_tx_cdc_cdc_fifo_in_first;
wire          ethcore_mac_core_tx_cdc_cdc_fifo_in_last;
wire   [31:0] ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_data;
wire    [3:0] ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_error;
wire    [3:0] ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_last_be;
wire          ethcore_mac_core_tx_cdc_cdc_fifo_out_first;
wire          ethcore_mac_core_tx_cdc_cdc_fifo_out_last;
wire   [31:0] ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_data;
wire    [3:0] ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_error;
wire    [3:0] ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_last_be;
wire          ethcore_mac_core_tx_cdc_cdc_graycounter0_ce;
reg     [5:0] ethcore_mac_core_tx_cdc_cdc_graycounter0_q = 6'd0;
reg     [5:0] ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next;
reg     [5:0] ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire          ethcore_mac_core_tx_cdc_cdc_graycounter1_ce;
reg     [5:0] ethcore_mac_core_tx_cdc_cdc_graycounter1_q = 6'd0;
reg     [5:0] ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next;
reg     [5:0] ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] ethcore_mac_core_tx_cdc_cdc_produce_rdomain;
wire    [4:0] ethcore_mac_core_tx_cdc_cdc_rdport_adr;
wire   [41:0] ethcore_mac_core_tx_cdc_cdc_rdport_dat_r;
wire          ethcore_mac_core_tx_cdc_cdc_re;
reg           ethcore_mac_core_tx_cdc_cdc_readable = 1'd0;
wire          ethcore_mac_core_tx_cdc_cdc_sink_first;
wire          ethcore_mac_core_tx_cdc_cdc_sink_last;
wire   [31:0] ethcore_mac_core_tx_cdc_cdc_sink_payload_data;
wire    [3:0] ethcore_mac_core_tx_cdc_cdc_sink_payload_error;
wire    [3:0] ethcore_mac_core_tx_cdc_cdc_sink_payload_last_be;
wire          ethcore_mac_core_tx_cdc_cdc_sink_ready;
wire          ethcore_mac_core_tx_cdc_cdc_sink_valid;
wire          ethcore_mac_core_tx_cdc_cdc_source_first;
wire          ethcore_mac_core_tx_cdc_cdc_source_last;
wire   [31:0] ethcore_mac_core_tx_cdc_cdc_source_payload_data;
wire    [3:0] ethcore_mac_core_tx_cdc_cdc_source_payload_error;
wire    [3:0] ethcore_mac_core_tx_cdc_cdc_source_payload_last_be;
wire          ethcore_mac_core_tx_cdc_cdc_source_ready;
wire          ethcore_mac_core_tx_cdc_cdc_source_valid;
wire    [4:0] ethcore_mac_core_tx_cdc_cdc_wrport_adr;
wire   [41:0] ethcore_mac_core_tx_cdc_cdc_wrport_dat_r;
wire   [41:0] ethcore_mac_core_tx_cdc_cdc_wrport_dat_w;
wire          ethcore_mac_core_tx_cdc_cdc_wrport_we;
wire          ethcore_mac_core_tx_cdc_sink_sink_first;
wire          ethcore_mac_core_tx_cdc_sink_sink_last;
wire   [31:0] ethcore_mac_core_tx_cdc_sink_sink_payload_data;
wire    [3:0] ethcore_mac_core_tx_cdc_sink_sink_payload_error;
wire    [3:0] ethcore_mac_core_tx_cdc_sink_sink_payload_last_be;
wire          ethcore_mac_core_tx_cdc_sink_sink_ready;
wire          ethcore_mac_core_tx_cdc_sink_sink_valid;
wire          ethcore_mac_core_tx_cdc_source_source_first;
wire          ethcore_mac_core_tx_cdc_source_source_last;
wire   [31:0] ethcore_mac_core_tx_cdc_source_source_payload_data;
wire    [3:0] ethcore_mac_core_tx_cdc_source_source_payload_error;
wire    [3:0] ethcore_mac_core_tx_cdc_source_source_payload_last_be;
wire          ethcore_mac_core_tx_cdc_source_source_ready;
wire          ethcore_mac_core_tx_cdc_source_source_valid;
wire          ethcore_mac_core_tx_converter_converter_first;
wire          ethcore_mac_core_tx_converter_converter_last;
reg     [1:0] ethcore_mac_core_tx_converter_converter_mux = 2'd0;
wire          ethcore_mac_core_tx_converter_converter_sink_first;
wire          ethcore_mac_core_tx_converter_converter_sink_last;
reg    [39:0] ethcore_mac_core_tx_converter_converter_sink_payload_data = 40'd0;
wire          ethcore_mac_core_tx_converter_converter_sink_ready;
wire          ethcore_mac_core_tx_converter_converter_sink_valid;
wire          ethcore_mac_core_tx_converter_converter_source_first;
wire          ethcore_mac_core_tx_converter_converter_source_last;
reg     [9:0] ethcore_mac_core_tx_converter_converter_source_payload_data = 10'd0;
wire          ethcore_mac_core_tx_converter_converter_source_payload_valid_token_count;
wire          ethcore_mac_core_tx_converter_converter_source_ready;
wire          ethcore_mac_core_tx_converter_converter_source_valid;
wire          ethcore_mac_core_tx_converter_sink_first;
wire          ethcore_mac_core_tx_converter_sink_last;
wire   [31:0] ethcore_mac_core_tx_converter_sink_payload_data;
wire    [3:0] ethcore_mac_core_tx_converter_sink_payload_error;
wire    [3:0] ethcore_mac_core_tx_converter_sink_payload_last_be;
wire          ethcore_mac_core_tx_converter_sink_ready;
wire          ethcore_mac_core_tx_converter_sink_valid;
wire          ethcore_mac_core_tx_converter_source_first;
wire          ethcore_mac_core_tx_converter_source_last;
wire    [7:0] ethcore_mac_core_tx_converter_source_payload_data;
wire          ethcore_mac_core_tx_converter_source_payload_error;
wire          ethcore_mac_core_tx_converter_source_payload_last_be;
wire          ethcore_mac_core_tx_converter_source_ready;
wire          ethcore_mac_core_tx_converter_source_source_first;
wire          ethcore_mac_core_tx_converter_source_source_last;
wire    [9:0] ethcore_mac_core_tx_converter_source_source_payload_data;
wire          ethcore_mac_core_tx_converter_source_source_ready;
wire          ethcore_mac_core_tx_converter_source_source_valid;
wire          ethcore_mac_core_tx_converter_source_valid;
wire    [3:0] ethcore_mac_core_tx_crc_be;
reg           ethcore_mac_core_tx_crc_ce = 1'd0;
reg    [31:0] ethcore_mac_core_tx_crc_crc_packet = 32'd0;
reg    [31:0] ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 = 32'd0;
reg           ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 = 1'd0;
wire   [31:0] ethcore_mac_core_tx_crc_data;
reg           ethcore_mac_core_tx_crc_error = 1'd0;
reg     [3:0] ethcore_mac_core_tx_crc_last_be = 4'd0;
reg     [3:0] ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 = 4'd0;
reg           ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 = 1'd0;
reg    [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next = 32'd0;
wire   [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev;
wire    [7:0] ethcore_mac_core_tx_crc_liteethmaccrcengine0_data;
reg    [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next = 32'd0;
wire   [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev;
wire   [15:0] ethcore_mac_core_tx_crc_liteethmaccrcengine1_data;
reg    [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next = 32'd0;
wire   [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev;
wire   [23:0] ethcore_mac_core_tx_crc_liteethmaccrcengine2_data;
reg    [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next = 32'd0;
wire   [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev;
wire   [31:0] ethcore_mac_core_tx_crc_liteethmaccrcengine3_data;
wire          ethcore_mac_core_tx_crc_pipe_valid_sink_first;
wire          ethcore_mac_core_tx_crc_pipe_valid_sink_last;
wire   [31:0] ethcore_mac_core_tx_crc_pipe_valid_sink_payload_data;
wire    [3:0] ethcore_mac_core_tx_crc_pipe_valid_sink_payload_error;
wire    [3:0] ethcore_mac_core_tx_crc_pipe_valid_sink_payload_last_be;
wire          ethcore_mac_core_tx_crc_pipe_valid_sink_ready;
wire          ethcore_mac_core_tx_crc_pipe_valid_sink_valid;
reg           ethcore_mac_core_tx_crc_pipe_valid_source_first = 1'd0;
reg           ethcore_mac_core_tx_crc_pipe_valid_source_last = 1'd0;
reg    [31:0] ethcore_mac_core_tx_crc_pipe_valid_source_payload_data = 32'd0;
reg     [3:0] ethcore_mac_core_tx_crc_pipe_valid_source_payload_error = 4'd0;
reg     [3:0] ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be = 4'd0;
wire          ethcore_mac_core_tx_crc_pipe_valid_source_ready;
reg           ethcore_mac_core_tx_crc_pipe_valid_source_valid = 1'd0;
reg    [31:0] ethcore_mac_core_tx_crc_reg = 32'd4294967295;
reg           ethcore_mac_core_tx_crc_reset = 1'd0;
wire          ethcore_mac_core_tx_crc_sink_first;
wire          ethcore_mac_core_tx_crc_sink_last;
wire   [31:0] ethcore_mac_core_tx_crc_sink_payload_data;
wire    [3:0] ethcore_mac_core_tx_crc_sink_payload_error;
wire    [3:0] ethcore_mac_core_tx_crc_sink_payload_last_be;
reg           ethcore_mac_core_tx_crc_sink_ready = 1'd0;
wire          ethcore_mac_core_tx_crc_sink_sink_first;
wire          ethcore_mac_core_tx_crc_sink_sink_last;
wire   [31:0] ethcore_mac_core_tx_crc_sink_sink_payload_data;
wire    [3:0] ethcore_mac_core_tx_crc_sink_sink_payload_error;
wire    [3:0] ethcore_mac_core_tx_crc_sink_sink_payload_last_be;
wire          ethcore_mac_core_tx_crc_sink_sink_ready;
wire          ethcore_mac_core_tx_crc_sink_sink_valid;
wire          ethcore_mac_core_tx_crc_sink_valid;
reg           ethcore_mac_core_tx_crc_source_first = 1'd0;
reg           ethcore_mac_core_tx_crc_source_last = 1'd0;
reg    [31:0] ethcore_mac_core_tx_crc_source_payload_data = 32'd0;
reg     [3:0] ethcore_mac_core_tx_crc_source_payload_error = 4'd0;
reg     [3:0] ethcore_mac_core_tx_crc_source_payload_last_be = 4'd0;
wire          ethcore_mac_core_tx_crc_source_ready;
wire          ethcore_mac_core_tx_crc_source_source_first;
wire          ethcore_mac_core_tx_crc_source_source_last;
wire   [31:0] ethcore_mac_core_tx_crc_source_source_payload_data;
wire    [3:0] ethcore_mac_core_tx_crc_source_source_payload_error;
wire    [3:0] ethcore_mac_core_tx_crc_source_source_payload_last_be;
wire          ethcore_mac_core_tx_crc_source_source_ready;
wire          ethcore_mac_core_tx_crc_source_source_valid;
reg           ethcore_mac_core_tx_crc_source_valid = 1'd0;
reg    [31:0] ethcore_mac_core_tx_crc_value = 32'd0;
reg     [3:0] ethcore_mac_core_tx_gap_counter = 4'd0;
reg     [3:0] ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value = 4'd0;
reg           ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce = 1'd0;
wire          ethcore_mac_core_tx_gap_sink_first;
wire          ethcore_mac_core_tx_gap_sink_last;
wire    [7:0] ethcore_mac_core_tx_gap_sink_payload_data;
wire          ethcore_mac_core_tx_gap_sink_payload_error;
wire          ethcore_mac_core_tx_gap_sink_payload_last_be;
reg           ethcore_mac_core_tx_gap_sink_ready = 1'd0;
wire          ethcore_mac_core_tx_gap_sink_valid;
reg           ethcore_mac_core_tx_gap_source_first = 1'd0;
reg           ethcore_mac_core_tx_gap_source_last = 1'd0;
reg     [7:0] ethcore_mac_core_tx_gap_source_payload_data = 8'd0;
reg           ethcore_mac_core_tx_gap_source_payload_error = 1'd0;
reg           ethcore_mac_core_tx_gap_source_payload_last_be = 1'd0;
wire          ethcore_mac_core_tx_gap_source_ready;
reg           ethcore_mac_core_tx_gap_source_valid = 1'd0;
wire          ethcore_mac_core_tx_last_be_last_handler_sink_first;
wire          ethcore_mac_core_tx_last_be_last_handler_sink_last;
wire    [7:0] ethcore_mac_core_tx_last_be_last_handler_sink_payload_data;
wire          ethcore_mac_core_tx_last_be_last_handler_sink_payload_error;
wire          ethcore_mac_core_tx_last_be_last_handler_sink_payload_last_be;
reg           ethcore_mac_core_tx_last_be_last_handler_sink_ready = 1'd0;
wire          ethcore_mac_core_tx_last_be_last_handler_sink_valid;
reg           ethcore_mac_core_tx_last_be_last_handler_source_first = 1'd0;
reg           ethcore_mac_core_tx_last_be_last_handler_source_last = 1'd0;
reg     [7:0] ethcore_mac_core_tx_last_be_last_handler_source_payload_data = 8'd0;
reg           ethcore_mac_core_tx_last_be_last_handler_source_payload_error = 1'd0;
reg           ethcore_mac_core_tx_last_be_last_handler_source_payload_last_be = 1'd0;
wire          ethcore_mac_core_tx_last_be_last_handler_source_ready;
reg           ethcore_mac_core_tx_last_be_last_handler_source_valid = 1'd0;
wire          ethcore_mac_core_tx_last_be_sink_sink_first;
wire          ethcore_mac_core_tx_last_be_sink_sink_last;
wire    [7:0] ethcore_mac_core_tx_last_be_sink_sink_payload_data;
wire          ethcore_mac_core_tx_last_be_sink_sink_payload_error;
wire          ethcore_mac_core_tx_last_be_sink_sink_payload_last_be;
wire          ethcore_mac_core_tx_last_be_sink_sink_ready;
wire          ethcore_mac_core_tx_last_be_sink_sink_valid;
wire          ethcore_mac_core_tx_last_be_source_source_first;
wire          ethcore_mac_core_tx_last_be_source_source_last;
wire    [7:0] ethcore_mac_core_tx_last_be_source_source_payload_data;
wire          ethcore_mac_core_tx_last_be_source_source_payload_error;
wire          ethcore_mac_core_tx_last_be_source_source_payload_last_be;
wire          ethcore_mac_core_tx_last_be_source_source_ready;
wire          ethcore_mac_core_tx_last_be_source_source_valid;
reg    [15:0] ethcore_mac_core_tx_padding_counter = 16'd0;
wire          ethcore_mac_core_tx_padding_counter_done;
reg    [15:0] ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value = 16'd0;
reg           ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce = 1'd0;
wire          ethcore_mac_core_tx_padding_sink_first;
wire          ethcore_mac_core_tx_padding_sink_last;
wire   [31:0] ethcore_mac_core_tx_padding_sink_payload_data;
wire    [3:0] ethcore_mac_core_tx_padding_sink_payload_error;
wire    [3:0] ethcore_mac_core_tx_padding_sink_payload_last_be;
reg           ethcore_mac_core_tx_padding_sink_ready = 1'd0;
wire          ethcore_mac_core_tx_padding_sink_valid;
reg           ethcore_mac_core_tx_padding_source_first = 1'd0;
reg           ethcore_mac_core_tx_padding_source_last = 1'd0;
reg    [31:0] ethcore_mac_core_tx_padding_source_payload_data = 32'd0;
reg     [3:0] ethcore_mac_core_tx_padding_source_payload_error = 4'd0;
reg     [3:0] ethcore_mac_core_tx_padding_source_payload_last_be = 4'd0;
wire          ethcore_mac_core_tx_padding_source_ready;
reg           ethcore_mac_core_tx_padding_source_valid = 1'd0;
reg           ethcore_mac_core_tx_preamble_count = 1'd0;
reg           ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value = 1'd0;
reg           ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce = 1'd0;
reg    [63:0] ethcore_mac_core_tx_preamble_preamble = 64'd15372286728091293013;
wire          ethcore_mac_core_tx_preamble_sink_first;
wire          ethcore_mac_core_tx_preamble_sink_last;
wire   [31:0] ethcore_mac_core_tx_preamble_sink_payload_data;
wire    [3:0] ethcore_mac_core_tx_preamble_sink_payload_error;
wire    [3:0] ethcore_mac_core_tx_preamble_sink_payload_last_be;
reg           ethcore_mac_core_tx_preamble_sink_ready = 1'd0;
wire          ethcore_mac_core_tx_preamble_sink_valid;
reg           ethcore_mac_core_tx_preamble_source_first = 1'd0;
reg           ethcore_mac_core_tx_preamble_source_last = 1'd0;
reg    [31:0] ethcore_mac_core_tx_preamble_source_payload_data = 32'd0;
reg     [3:0] ethcore_mac_core_tx_preamble_source_payload_error = 4'd0;
wire    [3:0] ethcore_mac_core_tx_preamble_source_payload_last_be;
wire          ethcore_mac_core_tx_preamble_source_ready;
reg           ethcore_mac_core_tx_preamble_source_valid = 1'd0;
wire          ethcore_mac_crossbar_sink_first;
wire          ethcore_mac_crossbar_sink_last;
wire   [31:0] ethcore_mac_crossbar_sink_payload_data;
wire    [3:0] ethcore_mac_crossbar_sink_payload_error;
wire   [15:0] ethcore_mac_crossbar_sink_payload_ethernet_type;
wire    [3:0] ethcore_mac_crossbar_sink_payload_last_be;
wire   [47:0] ethcore_mac_crossbar_sink_payload_sender_mac;
wire   [47:0] ethcore_mac_crossbar_sink_payload_target_mac;
reg           ethcore_mac_crossbar_sink_ready = 1'd0;
wire          ethcore_mac_crossbar_sink_valid;
reg           ethcore_mac_crossbar_source_first = 1'd0;
reg           ethcore_mac_crossbar_source_last = 1'd0;
reg    [31:0] ethcore_mac_crossbar_source_payload_data = 32'd0;
reg     [3:0] ethcore_mac_crossbar_source_payload_error = 4'd0;
reg    [15:0] ethcore_mac_crossbar_source_payload_ethernet_type = 16'd0;
reg     [3:0] ethcore_mac_crossbar_source_payload_last_be = 4'd0;
reg    [47:0] ethcore_mac_crossbar_source_payload_sender_mac = 48'd0;
reg    [47:0] ethcore_mac_crossbar_source_payload_target_mac = 48'd0;
wire          ethcore_mac_crossbar_source_ready;
reg           ethcore_mac_crossbar_source_valid = 1'd0;
reg     [1:0] ethcore_mac_depacketizer_count = 2'd0;
reg     [1:0] ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2 = 2'd0;
reg           ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 = 1'd0;
reg     [3:0] ethcore_mac_depacketizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 = 4'd0;
reg           ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1 = 1'd0;
reg           ethcore_mac_depacketizer_fsm_from_idle = 1'd0;
reg           ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3 = 1'd0;
reg           ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3 = 1'd0;
wire  [111:0] ethcore_mac_depacketizer_header;
wire          ethcore_mac_depacketizer_is_in_copy;
reg           ethcore_mac_depacketizer_is_ongoing0 = 1'd0;
reg           ethcore_mac_depacketizer_is_ongoing1 = 1'd0;
reg           ethcore_mac_depacketizer_is_ongoing2 = 1'd0;
reg           ethcore_mac_depacketizer_is_ongoing3 = 1'd0;
wire    [3:0] ethcore_mac_depacketizer_new_last_be;
reg           ethcore_mac_depacketizer_sink_d_first = 1'd0;
reg           ethcore_mac_depacketizer_sink_d_last = 1'd0;
reg    [31:0] ethcore_mac_depacketizer_sink_d_payload_data = 32'd0;
reg     [3:0] ethcore_mac_depacketizer_sink_d_payload_error = 4'd0;
reg     [3:0] ethcore_mac_depacketizer_sink_d_payload_last_be = 4'd0;
reg           ethcore_mac_depacketizer_sink_d_ready = 1'd0;
reg           ethcore_mac_depacketizer_sink_d_valid = 1'd0;
wire          ethcore_mac_depacketizer_sink_first;
wire          ethcore_mac_depacketizer_sink_last;
wire   [31:0] ethcore_mac_depacketizer_sink_payload_data;
wire    [3:0] ethcore_mac_depacketizer_sink_payload_error;
wire    [3:0] ethcore_mac_depacketizer_sink_payload_last_be;
reg           ethcore_mac_depacketizer_sink_ready = 1'd0;
wire          ethcore_mac_depacketizer_sink_valid;
reg           ethcore_mac_depacketizer_source_first = 1'd0;
reg           ethcore_mac_depacketizer_source_last = 1'd0;
reg           ethcore_mac_depacketizer_source_last_a = 1'd0;
reg           ethcore_mac_depacketizer_source_last_b = 1'd0;
reg           ethcore_mac_depacketizer_source_last_s = 1'd0;
reg    [31:0] ethcore_mac_depacketizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_mac_depacketizer_source_payload_error;
wire   [15:0] ethcore_mac_depacketizer_source_payload_ethernet_type;
reg     [3:0] ethcore_mac_depacketizer_source_payload_last_be = 4'd0;
wire   [47:0] ethcore_mac_depacketizer_source_payload_sender_mac;
wire   [47:0] ethcore_mac_depacketizer_source_payload_target_mac;
wire          ethcore_mac_depacketizer_source_ready;
reg           ethcore_mac_depacketizer_source_valid = 1'd0;
reg   [111:0] ethcore_mac_depacketizer_sr = 112'd0;
reg           ethcore_mac_depacketizer_sr_shift = 1'd0;
reg           ethcore_mac_depacketizer_sr_shift_leftover = 1'd0;
reg           ethcore_mac_depacketizer_was_in_copy = 1'd0;
reg     [1:0] ethcore_mac_packetizer_count = 2'd0;
reg     [1:0] ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0 = 2'd0;
reg           ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0 = 1'd0;
reg     [3:0] ethcore_mac_packetizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 = 4'd0;
reg           ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0 = 1'd0;
reg           ethcore_mac_packetizer_fsm_from_idle = 1'd0;
reg           ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1 = 1'd0;
reg           ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1 = 1'd0;
reg   [111:0] ethcore_mac_packetizer_header = 112'd0;
wire          ethcore_mac_packetizer_in_data_copy;
reg           ethcore_mac_packetizer_is_ongoing0 = 1'd0;
reg           ethcore_mac_packetizer_is_ongoing1 = 1'd0;
reg           ethcore_mac_packetizer_is_ongoing2 = 1'd0;
wire    [3:0] ethcore_mac_packetizer_new_last_be;
reg           ethcore_mac_packetizer_sink_d_first = 1'd0;
reg           ethcore_mac_packetizer_sink_d_last = 1'd0;
reg    [31:0] ethcore_mac_packetizer_sink_d_payload_data = 32'd0;
reg     [3:0] ethcore_mac_packetizer_sink_d_payload_error = 4'd0;
reg    [15:0] ethcore_mac_packetizer_sink_d_payload_ethernet_type = 16'd0;
reg     [3:0] ethcore_mac_packetizer_sink_d_payload_last_be = 4'd0;
reg    [47:0] ethcore_mac_packetizer_sink_d_payload_sender_mac = 48'd0;
reg    [47:0] ethcore_mac_packetizer_sink_d_payload_target_mac = 48'd0;
reg           ethcore_mac_packetizer_sink_d_ready = 1'd0;
reg           ethcore_mac_packetizer_sink_d_valid = 1'd0;
wire          ethcore_mac_packetizer_sink_first;
wire          ethcore_mac_packetizer_sink_last;
wire   [31:0] ethcore_mac_packetizer_sink_payload_data;
wire    [3:0] ethcore_mac_packetizer_sink_payload_error;
wire   [15:0] ethcore_mac_packetizer_sink_payload_ethernet_type;
wire    [3:0] ethcore_mac_packetizer_sink_payload_last_be;
wire   [47:0] ethcore_mac_packetizer_sink_payload_sender_mac;
wire   [47:0] ethcore_mac_packetizer_sink_payload_target_mac;
reg           ethcore_mac_packetizer_sink_ready = 1'd0;
wire          ethcore_mac_packetizer_sink_valid;
reg           ethcore_mac_packetizer_source_first = 1'd0;
reg           ethcore_mac_packetizer_source_last = 1'd0;
reg           ethcore_mac_packetizer_source_last_a = 1'd0;
reg           ethcore_mac_packetizer_source_last_b = 1'd0;
reg           ethcore_mac_packetizer_source_last_s = 1'd0;
reg    [31:0] ethcore_mac_packetizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_mac_packetizer_source_payload_error;
reg     [3:0] ethcore_mac_packetizer_source_payload_last_be = 4'd0;
wire          ethcore_mac_packetizer_source_ready;
reg           ethcore_mac_packetizer_source_valid = 1'd0;
reg   [111:0] ethcore_mac_packetizer_sr = 112'd0;
reg           ethcore_mac_packetizer_sr_load = 1'd0;
reg           ethcore_mac_packetizer_sr_shift = 1'd0;
reg    [15:0] ethcore_rx_count = 16'd0;
reg    [15:0] ethcore_rx_count_liteethudp_next_value = 16'd0;
reg           ethcore_rx_count_liteethudp_next_value_ce = 1'd0;
reg           ethcore_rx_depacketizer_count = 1'd0;
reg           ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2 = 1'd0;
reg           ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 = 1'd0;
reg     [3:0] ethcore_rx_depacketizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 = 4'd0;
reg           ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1 = 1'd0;
reg           ethcore_rx_depacketizer_fsm_from_idle = 1'd0;
reg           ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3 = 1'd0;
reg           ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3 = 1'd0;
wire   [63:0] ethcore_rx_depacketizer_header;
wire          ethcore_rx_depacketizer_is_in_copy;
reg           ethcore_rx_depacketizer_is_ongoing0 = 1'd0;
reg           ethcore_rx_depacketizer_is_ongoing1 = 1'd0;
reg           ethcore_rx_depacketizer_is_ongoing2 = 1'd0;
reg           ethcore_rx_depacketizer_is_ongoing3 = 1'd0;
wire    [3:0] ethcore_rx_depacketizer_new_last_be;
reg           ethcore_rx_depacketizer_sink_d_last = 1'd0;
wire          ethcore_rx_depacketizer_sink_first;
wire          ethcore_rx_depacketizer_sink_last;
wire   [31:0] ethcore_rx_depacketizer_sink_param_ip_address;
wire   [15:0] ethcore_rx_depacketizer_sink_param_length;
wire    [7:0] ethcore_rx_depacketizer_sink_param_protocol;
wire   [31:0] ethcore_rx_depacketizer_sink_payload_data;
wire    [3:0] ethcore_rx_depacketizer_sink_payload_error;
wire    [3:0] ethcore_rx_depacketizer_sink_payload_last_be;
reg           ethcore_rx_depacketizer_sink_ready = 1'd0;
wire          ethcore_rx_depacketizer_sink_valid;
reg           ethcore_rx_depacketizer_source_last = 1'd0;
reg           ethcore_rx_depacketizer_source_last_a = 1'd0;
reg           ethcore_rx_depacketizer_source_last_b = 1'd0;
reg           ethcore_rx_depacketizer_source_last_s = 1'd0;
wire   [15:0] ethcore_rx_depacketizer_source_param_checksum;
wire   [15:0] ethcore_rx_depacketizer_source_param_dst_port;
wire   [15:0] ethcore_rx_depacketizer_source_param_length;
wire   [15:0] ethcore_rx_depacketizer_source_param_src_port;
reg    [31:0] ethcore_rx_depacketizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_rx_depacketizer_source_payload_error;
reg     [3:0] ethcore_rx_depacketizer_source_payload_last_be = 4'd0;
reg           ethcore_rx_depacketizer_source_ready = 1'd0;
reg           ethcore_rx_depacketizer_source_valid = 1'd0;
reg    [63:0] ethcore_rx_depacketizer_sr = 64'd0;
reg           ethcore_rx_depacketizer_sr_shift = 1'd0;
reg           ethcore_rx_depacketizer_sr_shift_leftover = 1'd0;
reg           ethcore_rx_depacketizer_was_in_copy = 1'd0;
wire          ethcore_rx_sink_sink_first;
wire          ethcore_rx_sink_sink_last;
wire   [31:0] ethcore_rx_sink_sink_param_ip_address;
wire   [15:0] ethcore_rx_sink_sink_param_length;
wire    [7:0] ethcore_rx_sink_sink_param_protocol;
wire   [31:0] ethcore_rx_sink_sink_payload_data;
wire    [3:0] ethcore_rx_sink_sink_payload_error;
wire    [3:0] ethcore_rx_sink_sink_payload_last_be;
wire          ethcore_rx_sink_sink_ready;
wire          ethcore_rx_sink_sink_valid;
reg           ethcore_rx_source_source_first = 1'd0;
reg           ethcore_rx_source_source_last = 1'd0;
wire   [15:0] ethcore_rx_source_source_param_dst_port;
wire   [31:0] ethcore_rx_source_source_param_ip_address;
wire   [15:0] ethcore_rx_source_source_param_length;
wire   [15:0] ethcore_rx_source_source_param_src_port;
wire   [31:0] ethcore_rx_source_source_payload_data;
wire    [3:0] ethcore_rx_source_source_payload_error;
reg     [3:0] ethcore_rx_source_source_payload_last_be = 4'd0;
wire          ethcore_rx_source_source_ready;
reg           ethcore_rx_source_source_valid = 1'd0;
reg           ethcore_tx_packetizer_count = 1'd0;
reg           ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0 = 1'd0;
reg           ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0 = 1'd0;
reg     [3:0] ethcore_tx_packetizer_delayed_last_be = 4'd0;
reg     [3:0] ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 = 4'd0;
reg           ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0 = 1'd0;
reg           ethcore_tx_packetizer_fsm_from_idle = 1'd0;
reg           ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1 = 1'd0;
reg           ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1 = 1'd0;
reg    [63:0] ethcore_tx_packetizer_header = 64'd0;
wire          ethcore_tx_packetizer_in_data_copy;
reg           ethcore_tx_packetizer_is_ongoing0 = 1'd0;
reg           ethcore_tx_packetizer_is_ongoing1 = 1'd0;
reg           ethcore_tx_packetizer_is_ongoing2 = 1'd0;
wire    [3:0] ethcore_tx_packetizer_new_last_be;
wire          ethcore_tx_packetizer_sink_last;
wire   [15:0] ethcore_tx_packetizer_sink_param_checksum;
wire   [15:0] ethcore_tx_packetizer_sink_param_dst_port;
wire   [15:0] ethcore_tx_packetizer_sink_param_length;
wire   [15:0] ethcore_tx_packetizer_sink_param_src_port;
wire   [31:0] ethcore_tx_packetizer_sink_payload_data;
reg     [3:0] ethcore_tx_packetizer_sink_payload_error = 4'd0;
wire    [3:0] ethcore_tx_packetizer_sink_payload_last_be;
reg           ethcore_tx_packetizer_sink_ready = 1'd0;
wire          ethcore_tx_packetizer_sink_valid;
reg           ethcore_tx_packetizer_source_first = 1'd0;
reg           ethcore_tx_packetizer_source_last = 1'd0;
reg           ethcore_tx_packetizer_source_last_a = 1'd0;
reg           ethcore_tx_packetizer_source_last_b = 1'd0;
reg           ethcore_tx_packetizer_source_last_s = 1'd0;
reg    [31:0] ethcore_tx_packetizer_source_param_ip_address = 32'd0;
reg    [15:0] ethcore_tx_packetizer_source_param_length = 16'd0;
reg     [7:0] ethcore_tx_packetizer_source_param_protocol = 8'd0;
reg    [31:0] ethcore_tx_packetizer_source_payload_data = 32'd0;
wire    [3:0] ethcore_tx_packetizer_source_payload_error;
reg     [3:0] ethcore_tx_packetizer_source_payload_last_be = 4'd0;
reg           ethcore_tx_packetizer_source_ready = 1'd0;
reg           ethcore_tx_packetizer_source_valid = 1'd0;
reg    [63:0] ethcore_tx_packetizer_sr = 64'd0;
reg           ethcore_tx_packetizer_sr_load = 1'd0;
reg           ethcore_tx_packetizer_sr_shift = 1'd0;
wire          ethcore_tx_sink_sink_first;
wire          ethcore_tx_sink_sink_last;
wire   [15:0] ethcore_tx_sink_sink_param_dst_port;
wire   [31:0] ethcore_tx_sink_sink_param_ip_address;
wire   [15:0] ethcore_tx_sink_sink_param_length;
wire   [15:0] ethcore_tx_sink_sink_param_src_port;
wire   [31:0] ethcore_tx_sink_sink_payload_data;
wire    [3:0] ethcore_tx_sink_sink_payload_error;
wire    [3:0] ethcore_tx_sink_sink_payload_last_be;
wire          ethcore_tx_sink_sink_ready;
wire          ethcore_tx_sink_sink_valid;
reg           ethcore_tx_source_source_first = 1'd0;
reg           ethcore_tx_source_source_last = 1'd0;
reg    [31:0] ethcore_tx_source_source_param_ip_address = 32'd0;
reg    [15:0] ethcore_tx_source_source_param_length = 16'd0;
reg     [7:0] ethcore_tx_source_source_param_protocol = 8'd0;
reg    [31:0] ethcore_tx_source_source_payload_data = 32'd0;
reg     [3:0] ethcore_tx_source_source_payload_error = 4'd0;
reg     [3:0] ethcore_tx_source_source_payload_last_be = 4'd0;
wire          ethcore_tx_source_source_ready;
reg           ethcore_tx_source_source_valid = 1'd0;
reg           etherbone_dispatcher_first = 1'd1;
wire          etherbone_dispatcher_last;
wire          etherbone_dispatcher_ongoing0;
reg           etherbone_dispatcher_ongoing1 = 1'd0;
wire          etherbone_dispatcher_sel0;
reg           etherbone_dispatcher_sel1 = 1'd0;
reg           etherbone_dispatcher_sel_ongoing = 1'd0;
reg           etherbone_grant = 1'd0;
wire          etherbone_internal_port_sink_first;
wire          etherbone_internal_port_sink_last;
wire   [15:0] etherbone_internal_port_sink_param_dst_port;
wire   [31:0] etherbone_internal_port_sink_param_ip_address;
wire   [15:0] etherbone_internal_port_sink_param_length;
wire   [15:0] etherbone_internal_port_sink_param_src_port;
wire   [31:0] etherbone_internal_port_sink_payload_data;
wire    [3:0] etherbone_internal_port_sink_payload_error;
wire    [3:0] etherbone_internal_port_sink_payload_last_be;
wire          etherbone_internal_port_sink_ready;
wire          etherbone_internal_port_sink_valid;
reg           etherbone_internal_port_source_first = 1'd0;
reg           etherbone_internal_port_source_last = 1'd0;
reg    [15:0] etherbone_internal_port_source_param_dst_port = 16'd0;
reg    [31:0] etherbone_internal_port_source_param_ip_address = 32'd0;
reg    [15:0] etherbone_internal_port_source_param_length = 16'd0;
reg    [15:0] etherbone_internal_port_source_param_src_port = 16'd0;
reg    [31:0] etherbone_internal_port_source_payload_data = 32'd0;
reg     [3:0] etherbone_internal_port_source_payload_error = 4'd0;
reg     [3:0] etherbone_internal_port_source_payload_last_be = 4'd0;
wire          etherbone_internal_port_source_ready;
reg           etherbone_internal_port_source_valid = 1'd0;
wire          etherbone_liteethetherbonewishbonemaster_bus_ack;
reg    [29:0] etherbone_liteethetherbonewishbonemaster_bus_adr = 30'd0;
reg     [1:0] etherbone_liteethetherbonewishbonemaster_bus_bte = 2'd0;
reg     [2:0] etherbone_liteethetherbonewishbonemaster_bus_cti = 3'd0;
reg           etherbone_liteethetherbonewishbonemaster_bus_cyc = 1'd0;
wire   [31:0] etherbone_liteethetherbonewishbonemaster_bus_dat_r;
reg    [31:0] etherbone_liteethetherbonewishbonemaster_bus_dat_w = 32'd0;
wire          etherbone_liteethetherbonewishbonemaster_bus_err;
reg     [3:0] etherbone_liteethetherbonewishbonemaster_bus_sel = 4'd0;
reg           etherbone_liteethetherbonewishbonemaster_bus_stb = 1'd0;
reg           etherbone_liteethetherbonewishbonemaster_bus_we = 1'd0;
reg           etherbone_liteethetherbonewishbonemaster_data_update = 1'd0;
wire          etherbone_liteethetherbonewishbonemaster_sink_first;
wire          etherbone_liteethetherbonewishbonemaster_sink_last;
wire   [31:0] etherbone_liteethetherbonewishbonemaster_sink_param_base_addr;
wire    [3:0] etherbone_liteethetherbonewishbonemaster_sink_param_be;
wire    [7:0] etherbone_liteethetherbonewishbonemaster_sink_param_count;
wire          etherbone_liteethetherbonewishbonemaster_sink_param_we;
wire   [31:0] etherbone_liteethetherbonewishbonemaster_sink_payload_addr;
wire   [31:0] etherbone_liteethetherbonewishbonemaster_sink_payload_data;
wire    [3:0] etherbone_liteethetherbonewishbonemaster_sink_payload_last_be;
reg           etherbone_liteethetherbonewishbonemaster_sink_ready = 1'd0;
wire          etherbone_liteethetherbonewishbonemaster_sink_valid;
reg           etherbone_liteethetherbonewishbonemaster_source_first = 1'd0;
reg           etherbone_liteethetherbonewishbonemaster_source_last = 1'd0;
reg    [31:0] etherbone_liteethetherbonewishbonemaster_source_param_base_addr = 32'd0;
reg     [3:0] etherbone_liteethetherbonewishbonemaster_source_param_be = 4'd0;
reg     [7:0] etherbone_liteethetherbonewishbonemaster_source_param_count = 8'd0;
reg           etherbone_liteethetherbonewishbonemaster_source_param_we = 1'd0;
reg    [31:0] etherbone_liteethetherbonewishbonemaster_source_payload_addr = 32'd0;
reg    [31:0] etherbone_liteethetherbonewishbonemaster_source_payload_data = 32'd0;
reg     [3:0] etherbone_liteethetherbonewishbonemaster_source_payload_last_be = 4'd0;
wire          etherbone_liteethetherbonewishbonemaster_source_ready;
reg           etherbone_liteethetherbonewishbonemaster_source_valid = 1'd0;
reg           etherbone_probe_param_fifo_consume = 1'd0;
wire          etherbone_probe_param_fifo_do_read;
wire          etherbone_probe_param_fifo_fifo_in_first;
wire          etherbone_probe_param_fifo_fifo_in_last;
wire    [3:0] etherbone_probe_param_fifo_fifo_in_param_addr_size;
wire   [15:0] etherbone_probe_param_fifo_fifo_in_param_dst_port;
wire   [31:0] etherbone_probe_param_fifo_fifo_in_param_ip_address;
wire   [15:0] etherbone_probe_param_fifo_fifo_in_param_length;
wire          etherbone_probe_param_fifo_fifo_in_param_nr;
wire          etherbone_probe_param_fifo_fifo_in_param_pf;
wire    [3:0] etherbone_probe_param_fifo_fifo_in_param_port_size;
wire          etherbone_probe_param_fifo_fifo_in_param_pr;
wire   [15:0] etherbone_probe_param_fifo_fifo_in_param_src_port;
wire          etherbone_probe_param_fifo_fifo_out_first;
wire          etherbone_probe_param_fifo_fifo_out_last;
wire    [3:0] etherbone_probe_param_fifo_fifo_out_param_addr_size;
wire   [15:0] etherbone_probe_param_fifo_fifo_out_param_dst_port;
wire   [31:0] etherbone_probe_param_fifo_fifo_out_param_ip_address;
wire   [15:0] etherbone_probe_param_fifo_fifo_out_param_length;
wire          etherbone_probe_param_fifo_fifo_out_param_nr;
wire          etherbone_probe_param_fifo_fifo_out_param_pf;
wire    [3:0] etherbone_probe_param_fifo_fifo_out_param_port_size;
wire          etherbone_probe_param_fifo_fifo_out_param_pr;
wire   [15:0] etherbone_probe_param_fifo_fifo_out_param_src_port;
reg     [1:0] etherbone_probe_param_fifo_level = 2'd0;
reg           etherbone_probe_param_fifo_produce = 1'd0;
wire          etherbone_probe_param_fifo_rdport_adr;
wire   [92:0] etherbone_probe_param_fifo_rdport_dat_r;
reg           etherbone_probe_param_fifo_replace = 1'd0;
reg           etherbone_probe_param_fifo_sink_first = 1'd0;
reg           etherbone_probe_param_fifo_sink_last = 1'd0;
wire    [3:0] etherbone_probe_param_fifo_sink_param_addr_size;
wire   [15:0] etherbone_probe_param_fifo_sink_param_dst_port;
wire   [31:0] etherbone_probe_param_fifo_sink_param_ip_address;
wire   [15:0] etherbone_probe_param_fifo_sink_param_length;
wire          etherbone_probe_param_fifo_sink_param_nr;
wire          etherbone_probe_param_fifo_sink_param_pf;
wire    [3:0] etherbone_probe_param_fifo_sink_param_port_size;
wire          etherbone_probe_param_fifo_sink_param_pr;
wire   [15:0] etherbone_probe_param_fifo_sink_param_src_port;
wire          etherbone_probe_param_fifo_sink_ready;
wire          etherbone_probe_param_fifo_sink_valid;
wire          etherbone_probe_param_fifo_source_first;
wire          etherbone_probe_param_fifo_source_last;
wire    [3:0] etherbone_probe_param_fifo_source_param_addr_size;
wire   [15:0] etherbone_probe_param_fifo_source_param_dst_port;
wire   [31:0] etherbone_probe_param_fifo_source_param_ip_address;
wire   [15:0] etherbone_probe_param_fifo_source_param_length;
wire          etherbone_probe_param_fifo_source_param_nr;
wire          etherbone_probe_param_fifo_source_param_pf;
wire    [3:0] etherbone_probe_param_fifo_source_param_port_size;
wire          etherbone_probe_param_fifo_source_param_pr;
wire   [15:0] etherbone_probe_param_fifo_source_param_src_port;
wire          etherbone_probe_param_fifo_source_ready;
wire          etherbone_probe_param_fifo_source_valid;
wire   [92:0] etherbone_probe_param_fifo_syncfifo_din;
wire   [92:0] etherbone_probe_param_fifo_syncfifo_dout;
wire          etherbone_probe_param_fifo_syncfifo_re;
wire          etherbone_probe_param_fifo_syncfifo_readable;
wire          etherbone_probe_param_fifo_syncfifo_we;
wire          etherbone_probe_param_fifo_syncfifo_writable;
reg           etherbone_probe_param_fifo_wrport_adr = 1'd0;
wire   [92:0] etherbone_probe_param_fifo_wrport_dat_r;
wire   [92:0] etherbone_probe_param_fifo_wrport_dat_w;
wire          etherbone_probe_param_fifo_wrport_we;
wire          etherbone_probe_pipe_valid_sink_first;
wire          etherbone_probe_pipe_valid_sink_last;
wire   [31:0] etherbone_probe_pipe_valid_sink_payload_data;
wire    [3:0] etherbone_probe_pipe_valid_sink_payload_error;
wire    [3:0] etherbone_probe_pipe_valid_sink_payload_last_be;
wire          etherbone_probe_pipe_valid_sink_ready;
wire          etherbone_probe_pipe_valid_sink_valid;
reg           etherbone_probe_pipe_valid_source_first = 1'd0;
reg           etherbone_probe_pipe_valid_source_last = 1'd0;
reg    [31:0] etherbone_probe_pipe_valid_source_payload_data = 32'd0;
reg     [3:0] etherbone_probe_pipe_valid_source_payload_error = 4'd0;
reg     [3:0] etherbone_probe_pipe_valid_source_payload_last_be = 4'd0;
wire          etherbone_probe_pipe_valid_source_ready;
reg           etherbone_probe_pipe_valid_source_valid = 1'd0;
reg           etherbone_probe_sink_first = 1'd0;
reg           etherbone_probe_sink_last = 1'd0;
reg     [3:0] etherbone_probe_sink_param_addr_size = 4'd0;
reg    [15:0] etherbone_probe_sink_param_dst_port = 16'd0;
reg    [31:0] etherbone_probe_sink_param_ip_address = 32'd0;
reg    [15:0] etherbone_probe_sink_param_length = 16'd0;
reg           etherbone_probe_sink_param_nr = 1'd0;
reg           etherbone_probe_sink_param_pf = 1'd0;
reg     [3:0] etherbone_probe_sink_param_port_size = 4'd0;
reg           etherbone_probe_sink_param_pr = 1'd0;
reg    [15:0] etherbone_probe_sink_param_src_port = 16'd0;
reg    [31:0] etherbone_probe_sink_payload_data = 32'd0;
reg     [3:0] etherbone_probe_sink_payload_error = 4'd0;
reg     [3:0] etherbone_probe_sink_payload_last_be = 4'd0;
wire          etherbone_probe_sink_ready;
wire          etherbone_probe_sink_sink_first0;
reg           etherbone_probe_sink_sink_first1 = 1'd0;
wire          etherbone_probe_sink_sink_last0;
wire          etherbone_probe_sink_sink_last1;
wire    [3:0] etherbone_probe_sink_sink_param_addr_size;
wire   [15:0] etherbone_probe_sink_sink_param_dst_port;
wire   [31:0] etherbone_probe_sink_sink_param_ip_address;
wire   [15:0] etherbone_probe_sink_sink_param_length;
wire          etherbone_probe_sink_sink_param_nr;
wire          etherbone_probe_sink_sink_param_pf;
wire    [3:0] etherbone_probe_sink_sink_param_port_size;
wire          etherbone_probe_sink_sink_param_pr;
wire   [15:0] etherbone_probe_sink_sink_param_src_port;
wire   [31:0] etherbone_probe_sink_sink_payload_data0;
wire   [31:0] etherbone_probe_sink_sink_payload_data1;
wire    [3:0] etherbone_probe_sink_sink_payload_error0;
wire    [3:0] etherbone_probe_sink_sink_payload_error1;
wire    [3:0] etherbone_probe_sink_sink_payload_last_be0;
wire    [3:0] etherbone_probe_sink_sink_payload_last_be1;
wire          etherbone_probe_sink_sink_ready0;
wire          etherbone_probe_sink_sink_ready1;
wire          etherbone_probe_sink_sink_valid0;
wire          etherbone_probe_sink_sink_valid1;
reg           etherbone_probe_sink_valid = 1'd0;
reg           etherbone_probe_source_first = 1'd0;
reg           etherbone_probe_source_last = 1'd0;
reg     [3:0] etherbone_probe_source_param_addr_size = 4'd0;
reg    [15:0] etherbone_probe_source_param_dst_port = 16'd0;
reg    [31:0] etherbone_probe_source_param_ip_address = 32'd0;
reg    [15:0] etherbone_probe_source_param_length = 16'd0;
reg           etherbone_probe_source_param_nr = 1'd0;
reg           etherbone_probe_source_param_pf = 1'd0;
reg     [3:0] etherbone_probe_source_param_port_size = 4'd0;
reg           etherbone_probe_source_param_pr = 1'd0;
reg    [15:0] etherbone_probe_source_param_src_port = 16'd0;
reg    [31:0] etherbone_probe_source_payload_data = 32'd0;
reg     [3:0] etherbone_probe_source_payload_error = 4'd0;
reg     [3:0] etherbone_probe_source_payload_last_be = 4'd0;
reg           etherbone_probe_source_ready = 1'd0;
reg           etherbone_probe_source_source_first0 = 1'd0;
wire          etherbone_probe_source_source_first1;
wire          etherbone_probe_source_source_last0;
wire          etherbone_probe_source_source_last1;
wire    [3:0] etherbone_probe_source_source_param_addr_size;
wire   [15:0] etherbone_probe_source_source_param_dst_port;
wire   [31:0] etherbone_probe_source_source_param_ip_address;
wire   [15:0] etherbone_probe_source_source_param_length;
wire          etherbone_probe_source_source_param_nr;
wire          etherbone_probe_source_source_param_pf;
wire    [3:0] etherbone_probe_source_source_param_port_size;
wire          etherbone_probe_source_source_param_pr;
wire   [15:0] etherbone_probe_source_source_param_src_port;
wire   [31:0] etherbone_probe_source_source_payload_data0;
wire   [31:0] etherbone_probe_source_source_payload_data1;
wire    [3:0] etherbone_probe_source_source_payload_error0;
wire    [3:0] etherbone_probe_source_source_payload_error1;
wire    [3:0] etherbone_probe_source_source_payload_last_be0;
wire    [3:0] etherbone_probe_source_source_payload_last_be1;
reg           etherbone_probe_source_source_ready0 = 1'd0;
wire          etherbone_probe_source_source_ready1;
wire          etherbone_probe_source_source_valid0;
wire          etherbone_probe_source_source_valid1;
reg           etherbone_probe_source_valid = 1'd0;
reg           etherbone_record_depacketizer_count = 1'd0;
reg           etherbone_record_depacketizer_count_fsm0_next_value8 = 1'd0;
reg           etherbone_record_depacketizer_count_fsm0_next_value_ce8 = 1'd0;
reg     [3:0] etherbone_record_depacketizer_delayed_last_be = 4'd0;
reg     [3:0] etherbone_record_depacketizer_delayed_last_be_fsm1_next_value4 = 4'd0;
reg           etherbone_record_depacketizer_delayed_last_be_fsm1_next_value_ce4 = 1'd0;
reg           etherbone_record_depacketizer_fsm_from_idle = 1'd0;
reg           etherbone_record_depacketizer_fsm_from_idle_fsm0_next_value9 = 1'd0;
reg           etherbone_record_depacketizer_fsm_from_idle_fsm0_next_value_ce9 = 1'd0;
wire   [31:0] etherbone_record_depacketizer_header;
wire          etherbone_record_depacketizer_is_in_copy;
reg           etherbone_record_depacketizer_is_ongoing0 = 1'd0;
reg           etherbone_record_depacketizer_is_ongoing1 = 1'd0;
reg           etherbone_record_depacketizer_is_ongoing2 = 1'd0;
reg           etherbone_record_depacketizer_is_ongoing3 = 1'd0;
wire    [3:0] etherbone_record_depacketizer_new_last_be;
reg           etherbone_record_depacketizer_sink_d_last = 1'd0;
wire          etherbone_record_depacketizer_sink_first;
wire          etherbone_record_depacketizer_sink_last;
wire    [3:0] etherbone_record_depacketizer_sink_param_addr_size;
wire   [15:0] etherbone_record_depacketizer_sink_param_dst_port;
wire   [31:0] etherbone_record_depacketizer_sink_param_ip_address;
wire   [15:0] etherbone_record_depacketizer_sink_param_length;
wire          etherbone_record_depacketizer_sink_param_nr;
wire          etherbone_record_depacketizer_sink_param_pf;
wire    [3:0] etherbone_record_depacketizer_sink_param_port_size;
wire          etherbone_record_depacketizer_sink_param_pr;
wire   [15:0] etherbone_record_depacketizer_sink_param_src_port;
wire   [31:0] etherbone_record_depacketizer_sink_payload_data;
wire    [3:0] etherbone_record_depacketizer_sink_payload_error;
wire    [3:0] etherbone_record_depacketizer_sink_payload_last_be;
reg           etherbone_record_depacketizer_sink_ready = 1'd0;
wire          etherbone_record_depacketizer_sink_valid;
reg           etherbone_record_depacketizer_source_first = 1'd0;
reg           etherbone_record_depacketizer_source_last = 1'd0;
reg           etherbone_record_depacketizer_source_last_a = 1'd0;
reg           etherbone_record_depacketizer_source_last_b = 1'd0;
reg           etherbone_record_depacketizer_source_last_s = 1'd0;
wire          etherbone_record_depacketizer_source_param_bca;
wire    [7:0] etherbone_record_depacketizer_source_param_byte_enable;
wire          etherbone_record_depacketizer_source_param_cyc;
wire          etherbone_record_depacketizer_source_param_rca;
wire    [7:0] etherbone_record_depacketizer_source_param_rcount;
wire          etherbone_record_depacketizer_source_param_rff;
wire          etherbone_record_depacketizer_source_param_wca;
wire    [7:0] etherbone_record_depacketizer_source_param_wcount;
wire          etherbone_record_depacketizer_source_param_wff;
reg    [31:0] etherbone_record_depacketizer_source_payload_data = 32'd0;
wire    [3:0] etherbone_record_depacketizer_source_payload_error;
reg     [3:0] etherbone_record_depacketizer_source_payload_last_be = 4'd0;
wire          etherbone_record_depacketizer_source_ready;
reg           etherbone_record_depacketizer_source_valid = 1'd0;
reg    [31:0] etherbone_record_depacketizer_sr = 32'd0;
reg           etherbone_record_depacketizer_sr_shift = 1'd0;
reg           etherbone_record_depacketizer_was_in_copy = 1'd0;
reg           etherbone_record_first = 1'd1;
reg    [31:0] etherbone_record_last_ip_address = 32'd0;
reg           etherbone_record_packetizer_count = 1'd0;
reg           etherbone_record_packetizer_count_fsm0_next_value10 = 1'd0;
reg           etherbone_record_packetizer_count_fsm0_next_value_ce10 = 1'd0;
reg     [3:0] etherbone_record_packetizer_delayed_last_be = 4'd0;
reg     [3:0] etherbone_record_packetizer_delayed_last_be_fsm1_next_value5 = 4'd0;
reg           etherbone_record_packetizer_delayed_last_be_fsm1_next_value_ce5 = 1'd0;
reg           etherbone_record_packetizer_fsm_from_idle = 1'd0;
reg           etherbone_record_packetizer_fsm_from_idle_fsm0_next_value11 = 1'd0;
reg           etherbone_record_packetizer_fsm_from_idle_fsm0_next_value_ce11 = 1'd0;
reg    [31:0] etherbone_record_packetizer_header = 32'd0;
wire          etherbone_record_packetizer_in_data_copy;
reg           etherbone_record_packetizer_is_ongoing0 = 1'd0;
reg           etherbone_record_packetizer_is_ongoing1 = 1'd0;
reg           etherbone_record_packetizer_is_ongoing2 = 1'd0;
wire    [3:0] etherbone_record_packetizer_new_last_be;
wire          etherbone_record_packetizer_sink_first;
wire          etherbone_record_packetizer_sink_last;
wire          etherbone_record_packetizer_sink_param_bca;
wire    [7:0] etherbone_record_packetizer_sink_param_byte_enable;
wire          etherbone_record_packetizer_sink_param_cyc;
wire          etherbone_record_packetizer_sink_param_rca;
wire    [7:0] etherbone_record_packetizer_sink_param_rcount;
wire          etherbone_record_packetizer_sink_param_rff;
wire          etherbone_record_packetizer_sink_param_wca;
wire    [7:0] etherbone_record_packetizer_sink_param_wcount;
wire          etherbone_record_packetizer_sink_param_wff;
reg    [31:0] etherbone_record_packetizer_sink_payload_data = 32'd0;
wire    [3:0] etherbone_record_packetizer_sink_payload_error;
wire    [3:0] etherbone_record_packetizer_sink_payload_last_be;
reg           etherbone_record_packetizer_sink_ready = 1'd0;
wire          etherbone_record_packetizer_sink_valid;
reg           etherbone_record_packetizer_source_first = 1'd0;
reg           etherbone_record_packetizer_source_last = 1'd0;
reg           etherbone_record_packetizer_source_last_a = 1'd0;
reg           etherbone_record_packetizer_source_last_b = 1'd0;
reg           etherbone_record_packetizer_source_last_s = 1'd0;
reg     [3:0] etherbone_record_packetizer_source_param_addr_size = 4'd0;
reg    [15:0] etherbone_record_packetizer_source_param_dst_port = 16'd0;
reg    [31:0] etherbone_record_packetizer_source_param_ip_address = 32'd0;
reg    [15:0] etherbone_record_packetizer_source_param_length = 16'd0;
reg           etherbone_record_packetizer_source_param_nr = 1'd0;
reg           etherbone_record_packetizer_source_param_pf = 1'd0;
reg     [3:0] etherbone_record_packetizer_source_param_port_size = 4'd0;
reg           etherbone_record_packetizer_source_param_pr = 1'd0;
reg    [15:0] etherbone_record_packetizer_source_param_src_port = 16'd0;
reg    [31:0] etherbone_record_packetizer_source_payload_data = 32'd0;
wire    [3:0] etherbone_record_packetizer_source_payload_error;
reg     [3:0] etherbone_record_packetizer_source_payload_last_be = 4'd0;
wire          etherbone_record_packetizer_source_ready;
reg           etherbone_record_packetizer_source_valid = 1'd0;
reg    [31:0] etherbone_record_packetizer_sr = 32'd0;
reg           etherbone_record_packetizer_sr_load = 1'd0;
reg           etherbone_record_packetizer_sr_shift = 1'd0;
reg    [31:0] etherbone_record_receiver_base_addr = 32'd0;
reg           etherbone_record_receiver_base_addr_update = 1'd0;
reg     [8:0] etherbone_record_receiver_count = 9'd0;
reg     [8:0] etherbone_record_receiver_count_next_value = 9'd0;
reg           etherbone_record_receiver_count_next_value_ce = 1'd0;
reg           etherbone_record_receiver_param_fifo_consume = 1'd0;
wire          etherbone_record_receiver_param_fifo_do_read;
wire          etherbone_record_receiver_param_fifo_fifo_in_first;
wire          etherbone_record_receiver_param_fifo_fifo_in_last;
wire          etherbone_record_receiver_param_fifo_fifo_in_param_bca;
wire    [7:0] etherbone_record_receiver_param_fifo_fifo_in_param_byte_enable;
wire          etherbone_record_receiver_param_fifo_fifo_in_param_cyc;
wire          etherbone_record_receiver_param_fifo_fifo_in_param_rca;
wire    [7:0] etherbone_record_receiver_param_fifo_fifo_in_param_rcount;
wire          etherbone_record_receiver_param_fifo_fifo_in_param_rff;
wire          etherbone_record_receiver_param_fifo_fifo_in_param_wca;
wire    [7:0] etherbone_record_receiver_param_fifo_fifo_in_param_wcount;
wire          etherbone_record_receiver_param_fifo_fifo_in_param_wff;
wire          etherbone_record_receiver_param_fifo_fifo_out_first;
wire          etherbone_record_receiver_param_fifo_fifo_out_last;
wire          etherbone_record_receiver_param_fifo_fifo_out_param_bca;
wire    [7:0] etherbone_record_receiver_param_fifo_fifo_out_param_byte_enable;
wire          etherbone_record_receiver_param_fifo_fifo_out_param_cyc;
wire          etherbone_record_receiver_param_fifo_fifo_out_param_rca;
wire    [7:0] etherbone_record_receiver_param_fifo_fifo_out_param_rcount;
wire          etherbone_record_receiver_param_fifo_fifo_out_param_rff;
wire          etherbone_record_receiver_param_fifo_fifo_out_param_wca;
wire    [7:0] etherbone_record_receiver_param_fifo_fifo_out_param_wcount;
wire          etherbone_record_receiver_param_fifo_fifo_out_param_wff;
reg     [1:0] etherbone_record_receiver_param_fifo_level0 = 2'd0;
wire    [1:0] etherbone_record_receiver_param_fifo_level1;
reg           etherbone_record_receiver_param_fifo_produce = 1'd0;
wire          etherbone_record_receiver_param_fifo_rdport_adr;
wire   [31:0] etherbone_record_receiver_param_fifo_rdport_dat_r;
wire          etherbone_record_receiver_param_fifo_rdport_re;
wire          etherbone_record_receiver_param_fifo_re;
reg           etherbone_record_receiver_param_fifo_readable = 1'd0;
reg           etherbone_record_receiver_param_fifo_replace = 1'd0;
reg           etherbone_record_receiver_param_fifo_sink_first = 1'd0;
reg           etherbone_record_receiver_param_fifo_sink_last = 1'd0;
wire          etherbone_record_receiver_param_fifo_sink_param_bca;
wire    [7:0] etherbone_record_receiver_param_fifo_sink_param_byte_enable;
wire          etherbone_record_receiver_param_fifo_sink_param_cyc;
wire          etherbone_record_receiver_param_fifo_sink_param_rca;
wire    [7:0] etherbone_record_receiver_param_fifo_sink_param_rcount;
wire          etherbone_record_receiver_param_fifo_sink_param_rff;
wire          etherbone_record_receiver_param_fifo_sink_param_wca;
wire    [7:0] etherbone_record_receiver_param_fifo_sink_param_wcount;
wire          etherbone_record_receiver_param_fifo_sink_param_wff;
wire          etherbone_record_receiver_param_fifo_sink_ready;
wire          etherbone_record_receiver_param_fifo_sink_valid;
wire          etherbone_record_receiver_param_fifo_source_first;
wire          etherbone_record_receiver_param_fifo_source_last;
wire          etherbone_record_receiver_param_fifo_source_param_bca;
wire    [7:0] etherbone_record_receiver_param_fifo_source_param_byte_enable;
wire          etherbone_record_receiver_param_fifo_source_param_cyc;
wire          etherbone_record_receiver_param_fifo_source_param_rca;
wire    [7:0] etherbone_record_receiver_param_fifo_source_param_rcount;
wire          etherbone_record_receiver_param_fifo_source_param_rff;
wire          etherbone_record_receiver_param_fifo_source_param_wca;
wire    [7:0] etherbone_record_receiver_param_fifo_source_param_wcount;
wire          etherbone_record_receiver_param_fifo_source_param_wff;
wire          etherbone_record_receiver_param_fifo_source_ready;
wire          etherbone_record_receiver_param_fifo_source_valid;
wire   [31:0] etherbone_record_receiver_param_fifo_syncfifo_din;
wire   [31:0] etherbone_record_receiver_param_fifo_syncfifo_dout;
wire          etherbone_record_receiver_param_fifo_syncfifo_re;
wire          etherbone_record_receiver_param_fifo_syncfifo_readable;
wire          etherbone_record_receiver_param_fifo_syncfifo_we;
wire          etherbone_record_receiver_param_fifo_syncfifo_writable;
reg           etherbone_record_receiver_param_fifo_wrport_adr = 1'd0;
wire   [31:0] etherbone_record_receiver_param_fifo_wrport_dat_r;
wire   [31:0] etherbone_record_receiver_param_fifo_wrport_dat_w;
wire          etherbone_record_receiver_param_fifo_wrport_we;
reg     [7:0] etherbone_record_receiver_payload_fifo_consume = 8'd0;
wire          etherbone_record_receiver_payload_fifo_do_read;
wire          etherbone_record_receiver_payload_fifo_fifo_in_first;
wire          etherbone_record_receiver_payload_fifo_fifo_in_last;
wire   [31:0] etherbone_record_receiver_payload_fifo_fifo_in_payload_data;
wire    [3:0] etherbone_record_receiver_payload_fifo_fifo_in_payload_error;
wire    [3:0] etherbone_record_receiver_payload_fifo_fifo_in_payload_last_be;
wire          etherbone_record_receiver_payload_fifo_fifo_out_first;
wire          etherbone_record_receiver_payload_fifo_fifo_out_last;
wire   [31:0] etherbone_record_receiver_payload_fifo_fifo_out_payload_data;
wire    [3:0] etherbone_record_receiver_payload_fifo_fifo_out_payload_error;
wire    [3:0] etherbone_record_receiver_payload_fifo_fifo_out_payload_last_be;
reg     [7:0] etherbone_record_receiver_payload_fifo_level0 = 8'd0;
wire    [8:0] etherbone_record_receiver_payload_fifo_level1;
reg     [7:0] etherbone_record_receiver_payload_fifo_produce = 8'd0;
wire    [7:0] etherbone_record_receiver_payload_fifo_rdport_adr;
wire   [41:0] etherbone_record_receiver_payload_fifo_rdport_dat_r;
wire          etherbone_record_receiver_payload_fifo_rdport_re;
wire          etherbone_record_receiver_payload_fifo_re;
reg           etherbone_record_receiver_payload_fifo_readable = 1'd0;
reg           etherbone_record_receiver_payload_fifo_replace = 1'd0;
reg           etherbone_record_receiver_payload_fifo_sink_first = 1'd0;
wire          etherbone_record_receiver_payload_fifo_sink_last;
wire   [31:0] etherbone_record_receiver_payload_fifo_sink_payload_data;
wire    [3:0] etherbone_record_receiver_payload_fifo_sink_payload_error;
wire    [3:0] etherbone_record_receiver_payload_fifo_sink_payload_last_be;
wire          etherbone_record_receiver_payload_fifo_sink_ready;
wire          etherbone_record_receiver_payload_fifo_sink_valid;
wire          etherbone_record_receiver_payload_fifo_source_first;
wire          etherbone_record_receiver_payload_fifo_source_last;
wire   [31:0] etherbone_record_receiver_payload_fifo_source_payload_data;
wire    [3:0] etherbone_record_receiver_payload_fifo_source_payload_error;
wire    [3:0] etherbone_record_receiver_payload_fifo_source_payload_last_be;
wire          etherbone_record_receiver_payload_fifo_source_ready;
wire          etherbone_record_receiver_payload_fifo_source_valid;
wire   [41:0] etherbone_record_receiver_payload_fifo_syncfifo_din;
wire   [41:0] etherbone_record_receiver_payload_fifo_syncfifo_dout;
wire          etherbone_record_receiver_payload_fifo_syncfifo_re;
wire          etherbone_record_receiver_payload_fifo_syncfifo_readable;
wire          etherbone_record_receiver_payload_fifo_syncfifo_we;
wire          etherbone_record_receiver_payload_fifo_syncfifo_writable;
reg     [7:0] etherbone_record_receiver_payload_fifo_wrport_adr = 8'd0;
wire   [41:0] etherbone_record_receiver_payload_fifo_wrport_dat_r;
wire   [41:0] etherbone_record_receiver_payload_fifo_wrport_dat_w;
wire          etherbone_record_receiver_payload_fifo_wrport_we;
wire          etherbone_record_receiver_sink_first;
wire          etherbone_record_receiver_sink_last;
wire          etherbone_record_receiver_sink_param_bca;
wire    [7:0] etherbone_record_receiver_sink_param_byte_enable;
wire          etherbone_record_receiver_sink_param_cyc;
wire          etherbone_record_receiver_sink_param_rca;
wire    [7:0] etherbone_record_receiver_sink_param_rcount;
wire          etherbone_record_receiver_sink_param_rff;
wire          etherbone_record_receiver_sink_param_wca;
wire    [7:0] etherbone_record_receiver_sink_param_wcount;
wire          etherbone_record_receiver_sink_param_wff;
reg    [31:0] etherbone_record_receiver_sink_payload_data = 32'd0;
wire    [3:0] etherbone_record_receiver_sink_payload_error;
wire    [3:0] etherbone_record_receiver_sink_payload_last_be;
wire          etherbone_record_receiver_sink_ready;
wire          etherbone_record_receiver_sink_sink_first;
wire          etherbone_record_receiver_sink_sink_last;
wire          etherbone_record_receiver_sink_sink_param_bca;
wire    [7:0] etherbone_record_receiver_sink_sink_param_byte_enable;
wire          etherbone_record_receiver_sink_sink_param_cyc;
wire          etherbone_record_receiver_sink_sink_param_rca;
wire    [7:0] etherbone_record_receiver_sink_sink_param_rcount;
wire          etherbone_record_receiver_sink_sink_param_rff;
wire          etherbone_record_receiver_sink_sink_param_wca;
wire    [7:0] etherbone_record_receiver_sink_sink_param_wcount;
wire          etherbone_record_receiver_sink_sink_param_wff;
wire   [31:0] etherbone_record_receiver_sink_sink_payload_data;
wire    [3:0] etherbone_record_receiver_sink_sink_payload_error;
wire    [3:0] etherbone_record_receiver_sink_sink_payload_last_be;
wire          etherbone_record_receiver_sink_sink_ready;
wire          etherbone_record_receiver_sink_sink_valid;
wire          etherbone_record_receiver_sink_valid;
reg           etherbone_record_receiver_source_first = 1'd0;
reg           etherbone_record_receiver_source_last = 1'd0;
reg    [31:0] etherbone_record_receiver_source_param_base_addr = 32'd0;
reg     [3:0] etherbone_record_receiver_source_param_be = 4'd0;
reg     [7:0] etherbone_record_receiver_source_param_count = 8'd0;
reg           etherbone_record_receiver_source_param_we = 1'd0;
reg    [31:0] etherbone_record_receiver_source_payload_addr = 32'd0;
reg    [31:0] etherbone_record_receiver_source_payload_data = 32'd0;
reg     [3:0] etherbone_record_receiver_source_payload_last_be = 4'd0;
wire          etherbone_record_receiver_source_ready;
reg           etherbone_record_receiver_source_source_first = 1'd0;
wire          etherbone_record_receiver_source_source_last;
wire          etherbone_record_receiver_source_source_param_bca;
wire    [7:0] etherbone_record_receiver_source_source_param_byte_enable;
wire          etherbone_record_receiver_source_source_param_cyc;
wire          etherbone_record_receiver_source_source_param_rca;
wire    [7:0] etherbone_record_receiver_source_source_param_rcount;
wire          etherbone_record_receiver_source_source_param_rff;
wire          etherbone_record_receiver_source_source_param_wca;
wire    [7:0] etherbone_record_receiver_source_source_param_wcount;
wire          etherbone_record_receiver_source_source_param_wff;
wire   [31:0] etherbone_record_receiver_source_source_payload_data;
wire    [3:0] etherbone_record_receiver_source_source_payload_error;
wire    [3:0] etherbone_record_receiver_source_source_payload_last_be;
reg           etherbone_record_receiver_source_source_ready = 1'd0;
wire          etherbone_record_receiver_source_source_valid;
reg           etherbone_record_receiver_source_valid = 1'd0;
reg           etherbone_record_sender_param_fifo_consume = 1'd0;
wire          etherbone_record_sender_param_fifo_do_read;
wire          etherbone_record_sender_param_fifo_fifo_in_first;
wire          etherbone_record_sender_param_fifo_fifo_in_last;
wire   [31:0] etherbone_record_sender_param_fifo_fifo_in_param_base_addr;
wire    [3:0] etherbone_record_sender_param_fifo_fifo_in_param_be;
wire    [7:0] etherbone_record_sender_param_fifo_fifo_in_param_count;
wire          etherbone_record_sender_param_fifo_fifo_in_param_we;
wire          etherbone_record_sender_param_fifo_fifo_out_first;
wire          etherbone_record_sender_param_fifo_fifo_out_last;
wire   [31:0] etherbone_record_sender_param_fifo_fifo_out_param_base_addr;
wire    [3:0] etherbone_record_sender_param_fifo_fifo_out_param_be;
wire    [7:0] etherbone_record_sender_param_fifo_fifo_out_param_count;
wire          etherbone_record_sender_param_fifo_fifo_out_param_we;
reg     [1:0] etherbone_record_sender_param_fifo_level0 = 2'd0;
wire    [1:0] etherbone_record_sender_param_fifo_level1;
reg           etherbone_record_sender_param_fifo_produce = 1'd0;
wire          etherbone_record_sender_param_fifo_rdport_adr;
wire   [46:0] etherbone_record_sender_param_fifo_rdport_dat_r;
wire          etherbone_record_sender_param_fifo_rdport_re;
wire          etherbone_record_sender_param_fifo_re;
reg           etherbone_record_sender_param_fifo_readable = 1'd0;
reg           etherbone_record_sender_param_fifo_replace = 1'd0;
reg           etherbone_record_sender_param_fifo_sink_first = 1'd0;
reg           etherbone_record_sender_param_fifo_sink_last = 1'd0;
wire   [31:0] etherbone_record_sender_param_fifo_sink_param_base_addr;
wire    [3:0] etherbone_record_sender_param_fifo_sink_param_be;
wire    [7:0] etherbone_record_sender_param_fifo_sink_param_count;
wire          etherbone_record_sender_param_fifo_sink_param_we;
wire          etherbone_record_sender_param_fifo_sink_ready;
wire          etherbone_record_sender_param_fifo_sink_valid;
wire          etherbone_record_sender_param_fifo_source_first;
wire          etherbone_record_sender_param_fifo_source_last;
wire   [31:0] etherbone_record_sender_param_fifo_source_param_base_addr;
wire    [3:0] etherbone_record_sender_param_fifo_source_param_be;
wire    [7:0] etherbone_record_sender_param_fifo_source_param_count;
wire          etherbone_record_sender_param_fifo_source_param_we;
wire          etherbone_record_sender_param_fifo_source_ready;
wire          etherbone_record_sender_param_fifo_source_valid;
wire   [46:0] etherbone_record_sender_param_fifo_syncfifo_din;
wire   [46:0] etherbone_record_sender_param_fifo_syncfifo_dout;
wire          etherbone_record_sender_param_fifo_syncfifo_re;
wire          etherbone_record_sender_param_fifo_syncfifo_readable;
wire          etherbone_record_sender_param_fifo_syncfifo_we;
wire          etherbone_record_sender_param_fifo_syncfifo_writable;
reg           etherbone_record_sender_param_fifo_wrport_adr = 1'd0;
wire   [46:0] etherbone_record_sender_param_fifo_wrport_dat_r;
wire   [46:0] etherbone_record_sender_param_fifo_wrport_dat_w;
wire          etherbone_record_sender_param_fifo_wrport_we;
reg     [7:0] etherbone_record_sender_payload_fifo_consume = 8'd0;
wire          etherbone_record_sender_payload_fifo_do_read;
wire          etherbone_record_sender_payload_fifo_fifo_in_first;
wire          etherbone_record_sender_payload_fifo_fifo_in_last;
wire   [31:0] etherbone_record_sender_payload_fifo_fifo_in_payload_addr;
wire   [31:0] etherbone_record_sender_payload_fifo_fifo_in_payload_data;
wire    [3:0] etherbone_record_sender_payload_fifo_fifo_in_payload_last_be;
wire          etherbone_record_sender_payload_fifo_fifo_out_first;
wire          etherbone_record_sender_payload_fifo_fifo_out_last;
wire   [31:0] etherbone_record_sender_payload_fifo_fifo_out_payload_addr;
wire   [31:0] etherbone_record_sender_payload_fifo_fifo_out_payload_data;
wire    [3:0] etherbone_record_sender_payload_fifo_fifo_out_payload_last_be;
reg     [7:0] etherbone_record_sender_payload_fifo_level0 = 8'd0;
wire    [8:0] etherbone_record_sender_payload_fifo_level1;
reg     [7:0] etherbone_record_sender_payload_fifo_produce = 8'd0;
wire    [7:0] etherbone_record_sender_payload_fifo_rdport_adr;
wire   [69:0] etherbone_record_sender_payload_fifo_rdport_dat_r;
wire          etherbone_record_sender_payload_fifo_rdport_re;
wire          etherbone_record_sender_payload_fifo_re;
reg           etherbone_record_sender_payload_fifo_readable = 1'd0;
reg           etherbone_record_sender_payload_fifo_replace = 1'd0;
reg           etherbone_record_sender_payload_fifo_sink_first = 1'd0;
wire          etherbone_record_sender_payload_fifo_sink_last;
wire   [31:0] etherbone_record_sender_payload_fifo_sink_payload_addr;
wire   [31:0] etherbone_record_sender_payload_fifo_sink_payload_data;
wire    [3:0] etherbone_record_sender_payload_fifo_sink_payload_last_be;
wire          etherbone_record_sender_payload_fifo_sink_ready;
wire          etherbone_record_sender_payload_fifo_sink_valid;
wire          etherbone_record_sender_payload_fifo_source_first;
wire          etherbone_record_sender_payload_fifo_source_last;
wire   [31:0] etherbone_record_sender_payload_fifo_source_payload_addr;
wire   [31:0] etherbone_record_sender_payload_fifo_source_payload_data;
wire    [3:0] etherbone_record_sender_payload_fifo_source_payload_last_be;
wire          etherbone_record_sender_payload_fifo_source_ready;
wire          etherbone_record_sender_payload_fifo_source_valid;
wire   [69:0] etherbone_record_sender_payload_fifo_syncfifo_din;
wire   [69:0] etherbone_record_sender_payload_fifo_syncfifo_dout;
wire          etherbone_record_sender_payload_fifo_syncfifo_re;
wire          etherbone_record_sender_payload_fifo_syncfifo_readable;
wire          etherbone_record_sender_payload_fifo_syncfifo_we;
wire          etherbone_record_sender_payload_fifo_syncfifo_writable;
reg     [7:0] etherbone_record_sender_payload_fifo_wrport_adr = 8'd0;
wire   [69:0] etherbone_record_sender_payload_fifo_wrport_dat_r;
wire   [69:0] etherbone_record_sender_payload_fifo_wrport_dat_w;
wire          etherbone_record_sender_payload_fifo_wrport_we;
wire          etherbone_record_sender_sink_first;
wire          etherbone_record_sender_sink_last;
wire   [31:0] etherbone_record_sender_sink_param_base_addr;
wire    [3:0] etherbone_record_sender_sink_param_be;
wire    [7:0] etherbone_record_sender_sink_param_count;
wire          etherbone_record_sender_sink_param_we;
wire   [31:0] etherbone_record_sender_sink_payload_addr;
wire   [31:0] etherbone_record_sender_sink_payload_data;
wire    [3:0] etherbone_record_sender_sink_payload_last_be;
wire          etherbone_record_sender_sink_ready;
wire          etherbone_record_sender_sink_sink_first;
wire          etherbone_record_sender_sink_sink_last;
wire   [31:0] etherbone_record_sender_sink_sink_param_base_addr;
wire    [3:0] etherbone_record_sender_sink_sink_param_be;
wire    [7:0] etherbone_record_sender_sink_sink_param_count;
wire          etherbone_record_sender_sink_sink_param_we;
wire   [31:0] etherbone_record_sender_sink_sink_payload_addr;
wire   [31:0] etherbone_record_sender_sink_sink_payload_data;
wire    [3:0] etherbone_record_sender_sink_sink_payload_last_be;
wire          etherbone_record_sender_sink_sink_ready;
wire          etherbone_record_sender_sink_sink_valid;
wire          etherbone_record_sender_sink_valid;
reg           etherbone_record_sender_source_first = 1'd0;
reg           etherbone_record_sender_source_last = 1'd0;
reg           etherbone_record_sender_source_param_bca = 1'd0;
wire    [7:0] etherbone_record_sender_source_param_byte_enable;
reg           etherbone_record_sender_source_param_cyc = 1'd0;
reg           etherbone_record_sender_source_param_rca = 1'd0;
reg     [7:0] etherbone_record_sender_source_param_rcount = 8'd0;
reg           etherbone_record_sender_source_param_rff = 1'd0;
reg           etherbone_record_sender_source_param_wca = 1'd0;
reg     [7:0] etherbone_record_sender_source_param_wcount = 8'd0;
reg           etherbone_record_sender_source_param_wff = 1'd0;
reg    [31:0] etherbone_record_sender_source_payload_data = 32'd0;
reg     [3:0] etherbone_record_sender_source_payload_error = 4'd0;
reg     [3:0] etherbone_record_sender_source_payload_last_be = 4'd0;
wire          etherbone_record_sender_source_ready;
reg           etherbone_record_sender_source_source_first = 1'd0;
wire          etherbone_record_sender_source_source_last;
wire   [31:0] etherbone_record_sender_source_source_param_base_addr;
wire    [3:0] etherbone_record_sender_source_source_param_be;
wire    [7:0] etherbone_record_sender_source_source_param_count;
wire          etherbone_record_sender_source_source_param_we;
wire   [31:0] etherbone_record_sender_source_source_payload_addr;
wire   [31:0] etherbone_record_sender_source_source_payload_data;
wire    [3:0] etherbone_record_sender_source_source_payload_last_be;
reg           etherbone_record_sender_source_source_ready = 1'd0;
wire          etherbone_record_sender_source_source_valid;
reg           etherbone_record_sender_source_valid = 1'd0;
reg           etherbone_record_sink_sink_first = 1'd0;
reg           etherbone_record_sink_sink_last = 1'd0;
reg     [3:0] etherbone_record_sink_sink_param_addr_size = 4'd0;
reg    [15:0] etherbone_record_sink_sink_param_dst_port = 16'd0;
reg    [31:0] etherbone_record_sink_sink_param_ip_address = 32'd0;
reg    [15:0] etherbone_record_sink_sink_param_length = 16'd0;
reg           etherbone_record_sink_sink_param_nr = 1'd0;
reg           etherbone_record_sink_sink_param_pf = 1'd0;
reg     [3:0] etherbone_record_sink_sink_param_port_size = 4'd0;
reg           etherbone_record_sink_sink_param_pr = 1'd0;
reg    [15:0] etherbone_record_sink_sink_param_src_port = 16'd0;
reg    [31:0] etherbone_record_sink_sink_payload_data = 32'd0;
reg     [3:0] etherbone_record_sink_sink_payload_error = 4'd0;
reg     [3:0] etherbone_record_sink_sink_payload_last_be = 4'd0;
wire          etherbone_record_sink_sink_ready;
reg           etherbone_record_sink_sink_valid = 1'd0;
wire          etherbone_record_source_source_first;
wire          etherbone_record_source_source_last;
wire    [3:0] etherbone_record_source_source_param_addr_size;
wire   [15:0] etherbone_record_source_source_param_dst_port;
reg    [31:0] etherbone_record_source_source_param_ip_address = 32'd0;
reg    [15:0] etherbone_record_source_source_param_length = 16'd0;
wire          etherbone_record_source_source_param_nr;
wire          etherbone_record_source_source_param_pf;
wire    [3:0] etherbone_record_source_source_param_port_size;
wire          etherbone_record_source_source_param_pr;
wire   [15:0] etherbone_record_source_source_param_src_port;
wire   [31:0] etherbone_record_source_source_payload_data;
wire    [3:0] etherbone_record_source_source_payload_error;
wire    [3:0] etherbone_record_source_source_payload_last_be;
reg           etherbone_record_source_source_ready = 1'd0;
wire          etherbone_record_source_source_valid;
reg     [1:0] etherbone_request = 2'd0;
wire          etherbone_rx_cdc_sink_first;
wire          etherbone_rx_cdc_sink_last;
wire   [15:0] etherbone_rx_cdc_sink_param_dst_port;
wire   [31:0] etherbone_rx_cdc_sink_param_ip_address;
wire   [15:0] etherbone_rx_cdc_sink_param_length;
wire   [15:0] etherbone_rx_cdc_sink_param_src_port;
wire   [31:0] etherbone_rx_cdc_sink_payload_data;
wire    [3:0] etherbone_rx_cdc_sink_payload_error;
wire    [3:0] etherbone_rx_cdc_sink_payload_last_be;
wire          etherbone_rx_cdc_sink_ready;
wire          etherbone_rx_cdc_sink_valid;
wire          etherbone_rx_cdc_source_first;
wire          etherbone_rx_cdc_source_last;
wire   [15:0] etherbone_rx_cdc_source_param_dst_port;
wire   [31:0] etherbone_rx_cdc_source_param_ip_address;
wire   [15:0] etherbone_rx_cdc_source_param_length;
wire   [15:0] etherbone_rx_cdc_source_param_src_port;
wire   [31:0] etherbone_rx_cdc_source_payload_data;
wire    [3:0] etherbone_rx_cdc_source_payload_error;
wire    [3:0] etherbone_rx_cdc_source_payload_last_be;
wire          etherbone_rx_cdc_source_ready;
wire          etherbone_rx_cdc_source_valid;
wire          etherbone_rx_converter_converter_sink_first;
wire          etherbone_rx_converter_converter_sink_last;
wire   [39:0] etherbone_rx_converter_converter_sink_payload_data;
wire          etherbone_rx_converter_converter_sink_ready;
wire          etherbone_rx_converter_converter_sink_valid;
wire          etherbone_rx_converter_converter_source_first;
wire          etherbone_rx_converter_converter_source_last;
wire   [39:0] etherbone_rx_converter_converter_source_payload_data;
wire          etherbone_rx_converter_converter_source_payload_valid_token_count;
wire          etherbone_rx_converter_converter_source_ready;
wire          etherbone_rx_converter_converter_source_valid;
wire          etherbone_rx_converter_sink_first;
wire          etherbone_rx_converter_sink_last;
wire   [15:0] etherbone_rx_converter_sink_param_dst_port;
wire   [31:0] etherbone_rx_converter_sink_param_ip_address;
wire   [15:0] etherbone_rx_converter_sink_param_length;
wire   [15:0] etherbone_rx_converter_sink_param_src_port;
wire   [31:0] etherbone_rx_converter_sink_payload_data;
wire    [3:0] etherbone_rx_converter_sink_payload_error;
wire    [3:0] etherbone_rx_converter_sink_payload_last_be;
wire          etherbone_rx_converter_sink_ready;
wire          etherbone_rx_converter_sink_valid;
wire          etherbone_rx_converter_source_first;
wire          etherbone_rx_converter_source_last;
wire   [15:0] etherbone_rx_converter_source_param_dst_port;
wire   [31:0] etherbone_rx_converter_source_param_ip_address;
wire   [15:0] etherbone_rx_converter_source_param_length;
wire   [15:0] etherbone_rx_converter_source_param_src_port;
wire   [31:0] etherbone_rx_converter_source_payload_data;
wire    [3:0] etherbone_rx_converter_source_payload_error;
wire    [3:0] etherbone_rx_converter_source_payload_last_be;
wire          etherbone_rx_converter_source_ready;
wire          etherbone_rx_converter_source_source_first;
wire          etherbone_rx_converter_source_source_last;
wire   [39:0] etherbone_rx_converter_source_source_payload_data;
wire          etherbone_rx_converter_source_source_ready;
wire          etherbone_rx_converter_source_source_valid;
wire          etherbone_rx_converter_source_valid;
reg           etherbone_rx_depacketizer_count = 1'd0;
reg           etherbone_rx_depacketizer_count_fsm0_next_value6 = 1'd0;
reg           etherbone_rx_depacketizer_count_fsm0_next_value_ce6 = 1'd0;
reg     [3:0] etherbone_rx_depacketizer_delayed_last_be = 4'd0;
reg     [3:0] etherbone_rx_depacketizer_delayed_last_be_fsm1_next_value3 = 4'd0;
reg           etherbone_rx_depacketizer_delayed_last_be_fsm1_next_value_ce3 = 1'd0;
reg           etherbone_rx_depacketizer_fsm_from_idle = 1'd0;
reg           etherbone_rx_depacketizer_fsm_from_idle_fsm0_next_value7 = 1'd0;
reg           etherbone_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce7 = 1'd0;
wire   [63:0] etherbone_rx_depacketizer_header;
wire          etherbone_rx_depacketizer_is_in_copy;
reg           etherbone_rx_depacketizer_is_ongoing0 = 1'd0;
reg           etherbone_rx_depacketizer_is_ongoing1 = 1'd0;
reg           etherbone_rx_depacketizer_is_ongoing2 = 1'd0;
reg           etherbone_rx_depacketizer_is_ongoing3 = 1'd0;
wire    [3:0] etherbone_rx_depacketizer_new_last_be;
reg           etherbone_rx_depacketizer_sink_d_last = 1'd0;
wire          etherbone_rx_depacketizer_sink_first;
wire          etherbone_rx_depacketizer_sink_last;
wire   [15:0] etherbone_rx_depacketizer_sink_param_dst_port;
wire   [31:0] etherbone_rx_depacketizer_sink_param_ip_address;
wire   [15:0] etherbone_rx_depacketizer_sink_param_length;
wire   [15:0] etherbone_rx_depacketizer_sink_param_src_port;
wire   [31:0] etherbone_rx_depacketizer_sink_payload_data;
wire    [3:0] etherbone_rx_depacketizer_sink_payload_error;
wire    [3:0] etherbone_rx_depacketizer_sink_payload_last_be;
reg           etherbone_rx_depacketizer_sink_ready = 1'd0;
wire          etherbone_rx_depacketizer_sink_valid;
reg           etherbone_rx_depacketizer_source_last = 1'd0;
reg           etherbone_rx_depacketizer_source_last_a = 1'd0;
reg           etherbone_rx_depacketizer_source_last_b = 1'd0;
reg           etherbone_rx_depacketizer_source_last_s = 1'd0;
wire    [3:0] etherbone_rx_depacketizer_source_param_addr_size;
wire   [15:0] etherbone_rx_depacketizer_source_param_magic;
wire          etherbone_rx_depacketizer_source_param_nr;
wire          etherbone_rx_depacketizer_source_param_pf;
wire    [3:0] etherbone_rx_depacketizer_source_param_port_size;
wire          etherbone_rx_depacketizer_source_param_pr;
wire    [3:0] etherbone_rx_depacketizer_source_param_version;
reg    [31:0] etherbone_rx_depacketizer_source_payload_data = 32'd0;
wire    [3:0] etherbone_rx_depacketizer_source_payload_error;
reg     [3:0] etherbone_rx_depacketizer_source_payload_last_be = 4'd0;
reg           etherbone_rx_depacketizer_source_ready = 1'd0;
reg           etherbone_rx_depacketizer_source_valid = 1'd0;
reg    [63:0] etherbone_rx_depacketizer_sr = 64'd0;
reg           etherbone_rx_depacketizer_sr_shift = 1'd0;
reg           etherbone_rx_depacketizer_sr_shift_leftover = 1'd0;
reg           etherbone_rx_depacketizer_was_in_copy = 1'd0;
wire          etherbone_rx_sink_sink_first;
wire          etherbone_rx_sink_sink_last;
wire   [15:0] etherbone_rx_sink_sink_param_dst_port;
wire   [31:0] etherbone_rx_sink_sink_param_ip_address;
wire   [15:0] etherbone_rx_sink_sink_param_length;
wire   [15:0] etherbone_rx_sink_sink_param_src_port;
wire   [31:0] etherbone_rx_sink_sink_payload_data;
wire    [3:0] etherbone_rx_sink_sink_payload_error;
wire    [3:0] etherbone_rx_sink_sink_payload_last_be;
wire          etherbone_rx_sink_sink_ready;
wire          etherbone_rx_sink_sink_valid;
reg           etherbone_rx_source_source_first = 1'd0;
wire          etherbone_rx_source_source_last;
reg     [3:0] etherbone_rx_source_source_param_addr_size = 4'd0;
wire   [15:0] etherbone_rx_source_source_param_dst_port;
wire   [31:0] etherbone_rx_source_source_param_ip_address;
wire   [15:0] etherbone_rx_source_source_param_length;
wire          etherbone_rx_source_source_param_nr;
wire          etherbone_rx_source_source_param_pf;
reg     [3:0] etherbone_rx_source_source_param_port_size = 4'd0;
wire          etherbone_rx_source_source_param_pr;
wire   [15:0] etherbone_rx_source_source_param_src_port;
wire   [31:0] etherbone_rx_source_source_payload_data;
reg     [3:0] etherbone_rx_source_source_payload_error = 4'd0;
wire    [3:0] etherbone_rx_source_source_payload_last_be;
reg           etherbone_rx_source_source_ready = 1'd0;
reg           etherbone_rx_source_source_valid = 1'd0;
reg           etherbone_status0_first = 1'd1;
wire          etherbone_status0_last;
wire          etherbone_status0_ongoing0;
reg           etherbone_status0_ongoing1 = 1'd0;
reg           etherbone_status1_first = 1'd1;
wire          etherbone_status1_last;
wire          etherbone_status1_ongoing0;
reg           etherbone_status1_ongoing1 = 1'd0;
wire          etherbone_tx_cdc_sink_first;
wire          etherbone_tx_cdc_sink_last;
wire   [15:0] etherbone_tx_cdc_sink_param_dst_port;
wire   [31:0] etherbone_tx_cdc_sink_param_ip_address;
wire   [15:0] etherbone_tx_cdc_sink_param_length;
wire   [15:0] etherbone_tx_cdc_sink_param_src_port;
wire   [31:0] etherbone_tx_cdc_sink_payload_data;
wire    [3:0] etherbone_tx_cdc_sink_payload_error;
wire    [3:0] etherbone_tx_cdc_sink_payload_last_be;
wire          etherbone_tx_cdc_sink_ready;
wire          etherbone_tx_cdc_sink_valid;
wire          etherbone_tx_cdc_source_first;
wire          etherbone_tx_cdc_source_last;
wire   [15:0] etherbone_tx_cdc_source_param_dst_port;
wire   [31:0] etherbone_tx_cdc_source_param_ip_address;
wire   [15:0] etherbone_tx_cdc_source_param_length;
wire   [15:0] etherbone_tx_cdc_source_param_src_port;
wire   [31:0] etherbone_tx_cdc_source_payload_data;
wire    [3:0] etherbone_tx_cdc_source_payload_error;
wire    [3:0] etherbone_tx_cdc_source_payload_last_be;
wire          etherbone_tx_cdc_source_ready;
wire          etherbone_tx_cdc_source_valid;
wire          etherbone_tx_converter_converter_sink_first;
wire          etherbone_tx_converter_converter_sink_last;
wire   [39:0] etherbone_tx_converter_converter_sink_payload_data;
wire          etherbone_tx_converter_converter_sink_ready;
wire          etherbone_tx_converter_converter_sink_valid;
wire          etherbone_tx_converter_converter_source_first;
wire          etherbone_tx_converter_converter_source_last;
wire   [39:0] etherbone_tx_converter_converter_source_payload_data;
wire          etherbone_tx_converter_converter_source_payload_valid_token_count;
wire          etherbone_tx_converter_converter_source_ready;
wire          etherbone_tx_converter_converter_source_valid;
wire          etherbone_tx_converter_sink_first;
wire          etherbone_tx_converter_sink_last;
wire   [15:0] etherbone_tx_converter_sink_param_dst_port;
wire   [31:0] etherbone_tx_converter_sink_param_ip_address;
wire   [15:0] etherbone_tx_converter_sink_param_length;
wire   [15:0] etherbone_tx_converter_sink_param_src_port;
wire   [31:0] etherbone_tx_converter_sink_payload_data;
wire    [3:0] etherbone_tx_converter_sink_payload_error;
wire    [3:0] etherbone_tx_converter_sink_payload_last_be;
wire          etherbone_tx_converter_sink_ready;
wire          etherbone_tx_converter_sink_valid;
wire          etherbone_tx_converter_source_first;
wire          etherbone_tx_converter_source_last;
wire   [15:0] etherbone_tx_converter_source_param_dst_port;
wire   [31:0] etherbone_tx_converter_source_param_ip_address;
wire   [15:0] etherbone_tx_converter_source_param_length;
wire   [15:0] etherbone_tx_converter_source_param_src_port;
wire   [31:0] etherbone_tx_converter_source_payload_data;
wire    [3:0] etherbone_tx_converter_source_payload_error;
wire    [3:0] etherbone_tx_converter_source_payload_last_be;
wire          etherbone_tx_converter_source_ready;
wire          etherbone_tx_converter_source_source_first;
wire          etherbone_tx_converter_source_source_last;
wire   [39:0] etherbone_tx_converter_source_source_payload_data;
wire          etherbone_tx_converter_source_source_ready;
wire          etherbone_tx_converter_source_source_valid;
wire          etherbone_tx_converter_source_valid;
reg           etherbone_tx_packetizer_count = 1'd0;
reg           etherbone_tx_packetizer_count_fsm0_next_value4 = 1'd0;
reg           etherbone_tx_packetizer_count_fsm0_next_value_ce4 = 1'd0;
reg     [3:0] etherbone_tx_packetizer_delayed_last_be = 4'd0;
reg     [3:0] etherbone_tx_packetizer_delayed_last_be_fsm1_next_value2 = 4'd0;
reg           etherbone_tx_packetizer_delayed_last_be_fsm1_next_value_ce2 = 1'd0;
reg           etherbone_tx_packetizer_fsm_from_idle = 1'd0;
reg           etherbone_tx_packetizer_fsm_from_idle_fsm0_next_value5 = 1'd0;
reg           etherbone_tx_packetizer_fsm_from_idle_fsm0_next_value_ce5 = 1'd0;
reg    [63:0] etherbone_tx_packetizer_header = 64'd0;
wire          etherbone_tx_packetizer_in_data_copy;
reg           etherbone_tx_packetizer_is_ongoing0 = 1'd0;
reg           etherbone_tx_packetizer_is_ongoing1 = 1'd0;
reg           etherbone_tx_packetizer_is_ongoing2 = 1'd0;
wire    [3:0] etherbone_tx_packetizer_new_last_be;
wire          etherbone_tx_packetizer_sink_last;
wire    [3:0] etherbone_tx_packetizer_sink_param_addr_size;
wire   [15:0] etherbone_tx_packetizer_sink_param_magic;
wire          etherbone_tx_packetizer_sink_param_nr;
wire          etherbone_tx_packetizer_sink_param_pf;
wire    [3:0] etherbone_tx_packetizer_sink_param_port_size;
wire          etherbone_tx_packetizer_sink_param_pr;
wire    [3:0] etherbone_tx_packetizer_sink_param_version;
wire   [31:0] etherbone_tx_packetizer_sink_payload_data;
reg     [3:0] etherbone_tx_packetizer_sink_payload_error = 4'd0;
wire    [3:0] etherbone_tx_packetizer_sink_payload_last_be;
reg           etherbone_tx_packetizer_sink_ready = 1'd0;
wire          etherbone_tx_packetizer_sink_valid;
reg           etherbone_tx_packetizer_source_first = 1'd0;
reg           etherbone_tx_packetizer_source_last = 1'd0;
reg           etherbone_tx_packetizer_source_last_a = 1'd0;
reg           etherbone_tx_packetizer_source_last_b = 1'd0;
reg           etherbone_tx_packetizer_source_last_s = 1'd0;
reg    [15:0] etherbone_tx_packetizer_source_param_dst_port = 16'd0;
reg    [31:0] etherbone_tx_packetizer_source_param_ip_address = 32'd0;
reg    [15:0] etherbone_tx_packetizer_source_param_length = 16'd0;
reg    [15:0] etherbone_tx_packetizer_source_param_src_port = 16'd0;
reg    [31:0] etherbone_tx_packetizer_source_payload_data = 32'd0;
wire    [3:0] etherbone_tx_packetizer_source_payload_error;
reg     [3:0] etherbone_tx_packetizer_source_payload_last_be = 4'd0;
reg           etherbone_tx_packetizer_source_ready = 1'd0;
reg           etherbone_tx_packetizer_source_valid = 1'd0;
reg    [63:0] etherbone_tx_packetizer_sr = 64'd0;
reg           etherbone_tx_packetizer_sr_load = 1'd0;
reg           etherbone_tx_packetizer_sr_shift = 1'd0;
reg           etherbone_tx_sink_sink_first = 1'd0;
reg           etherbone_tx_sink_sink_last = 1'd0;
reg     [3:0] etherbone_tx_sink_sink_param_addr_size = 4'd0;
reg    [15:0] etherbone_tx_sink_sink_param_dst_port = 16'd0;
reg    [31:0] etherbone_tx_sink_sink_param_ip_address = 32'd0;
reg    [15:0] etherbone_tx_sink_sink_param_length = 16'd0;
reg           etherbone_tx_sink_sink_param_nr = 1'd0;
reg           etherbone_tx_sink_sink_param_pf = 1'd0;
reg     [3:0] etherbone_tx_sink_sink_param_port_size = 4'd0;
reg           etherbone_tx_sink_sink_param_pr = 1'd0;
reg    [15:0] etherbone_tx_sink_sink_param_src_port = 16'd0;
reg    [31:0] etherbone_tx_sink_sink_payload_data = 32'd0;
reg     [3:0] etherbone_tx_sink_sink_payload_error = 4'd0;
reg     [3:0] etherbone_tx_sink_sink_payload_last_be = 4'd0;
wire          etherbone_tx_sink_sink_ready;
reg           etherbone_tx_sink_sink_valid = 1'd0;
reg           etherbone_tx_source_source_first = 1'd0;
reg           etherbone_tx_source_source_last = 1'd0;
reg    [15:0] etherbone_tx_source_source_param_dst_port = 16'd0;
reg    [31:0] etherbone_tx_source_source_param_ip_address = 32'd0;
reg    [15:0] etherbone_tx_source_source_param_length = 16'd0;
reg    [15:0] etherbone_tx_source_source_param_src_port = 16'd0;
reg    [31:0] etherbone_tx_source_source_payload_data = 32'd0;
reg     [3:0] etherbone_tx_source_source_payload_error = 4'd0;
reg     [3:0] etherbone_tx_source_source_payload_last_be = 4'd0;
wire          etherbone_tx_source_source_ready;
reg           etherbone_tx_source_source_valid = 1'd0;
wire          etherbone_user_port_sink_first;
wire          etherbone_user_port_sink_last;
wire   [15:0] etherbone_user_port_sink_param_dst_port;
wire   [31:0] etherbone_user_port_sink_param_ip_address;
wire   [15:0] etherbone_user_port_sink_param_length;
wire   [15:0] etherbone_user_port_sink_param_src_port;
wire   [31:0] etherbone_user_port_sink_payload_data;
wire    [3:0] etherbone_user_port_sink_payload_error;
wire    [3:0] etherbone_user_port_sink_payload_last_be;
wire          etherbone_user_port_sink_ready;
wire          etherbone_user_port_sink_valid;
wire          etherbone_user_port_source_first;
wire          etherbone_user_port_source_last;
wire   [15:0] etherbone_user_port_source_param_dst_port;
wire   [31:0] etherbone_user_port_source_param_ip_address;
wire   [15:0] etherbone_user_port_source_param_length;
wire   [15:0] etherbone_user_port_source_param_src_port;
wire   [31:0] etherbone_user_port_source_payload_data;
wire    [3:0] etherbone_user_port_source_payload_error;
wire    [3:0] etherbone_user_port_source_payload_last_be;
wire          etherbone_user_port_source_ready;
wire          etherbone_user_port_source_valid;
reg     [1:0] fsm0_next_state0 = 2'd0;
reg     [1:0] fsm0_next_state1 = 2'd0;
reg     [1:0] fsm0_state0 = 2'd0;
reg     [1:0] fsm0_state1 = 2'd0;
reg           fsm1_next_state0 = 1'd0;
reg           fsm1_next_state1 = 1'd0;
reg           fsm1_state0 = 1'd0;
reg           fsm1_state1 = 1'd0;
reg     [2:0] fsm_next_state = 3'd0;
reg     [2:0] fsm_state = 3'd0;
reg           interface0_ack = 1'd0;
wire   [29:0] interface0_adr;
wire    [1:0] interface0_bte;
wire    [2:0] interface0_cti;
wire          interface0_cyc;
reg    [31:0] interface0_dat_r = 32'd0;
wire   [31:0] interface0_dat_w;
reg           interface0_err = 1'd0;
wire    [3:0] interface0_sel;
wire          interface0_stb;
wire          interface0_we;
reg    [13:0] interface1_adr = 14'd0;
wire   [31:0] interface1_dat_r;
reg    [31:0] interface1_dat_w = 32'd0;
reg           interface1_re = 1'd0;
reg           interface1_we = 1'd0;
reg           internal_reset = 1'd0;
reg     [2:0] liteetharpcache_next_state = 3'd0;
reg     [2:0] liteetharpcache_state = 3'd0;
reg     [1:0] liteetharprx_fsm0_next_state = 2'd0;
reg     [1:0] liteetharprx_fsm0_state = 2'd0;
reg           liteetharprx_fsm1_next_state = 1'd0;
reg           liteetharprx_fsm1_state = 1'd0;
reg     [1:0] liteetharprx_next_state = 2'd0;
reg     [1:0] liteetharprx_state = 2'd0;
reg     [1:0] liteetharptx_fsm0_next_state = 2'd0;
reg     [1:0] liteetharptx_fsm0_state = 2'd0;
reg           liteetharptx_fsm1_next_state = 1'd0;
reg           liteetharptx_fsm1_state = 1'd0;
reg           liteetharptx_next_state = 1'd0;
reg           liteetharptx_state = 1'd0;
reg     [1:0] liteethetherbonepacketrx_fsm0_next_state = 2'd0;
reg     [1:0] liteethetherbonepacketrx_fsm0_state = 2'd0;
reg           liteethetherbonepacketrx_fsm1_next_state = 1'd0;
reg           liteethetherbonepacketrx_fsm1_state = 1'd0;
reg     [1:0] liteethetherbonepacketrx_next_state = 2'd0;
reg     [1:0] liteethetherbonepacketrx_state = 2'd0;
reg     [1:0] liteethetherbonepackettx_fsm0_next_state = 2'd0;
reg     [1:0] liteethetherbonepackettx_fsm0_state = 2'd0;
reg           liteethetherbonepackettx_fsm1_next_state = 1'd0;
reg           liteethetherbonepackettx_fsm1_state = 1'd0;
reg           liteethetherbonepackettx_next_state = 1'd0;
reg           liteethetherbonepackettx_state = 1'd0;
reg           liteethetherboneprobe_next_state = 1'd0;
reg           liteethetherboneprobe_state = 1'd0;
reg     [1:0] liteethetherbonerecordreceiver_next_state = 2'd0;
reg     [1:0] liteethetherbonerecordreceiver_state = 2'd0;
reg     [1:0] liteethetherbonerecordsender_next_state = 2'd0;
reg     [1:0] liteethetherbonerecordsender_state = 2'd0;
reg     [1:0] liteethetherbonewishbonemaster_next_state = 2'd0;
reg     [1:0] liteethetherbonewishbonemaster_state = 2'd0;
reg     [1:0] liteethicmprx_fsm0_next_state = 2'd0;
reg     [1:0] liteethicmprx_fsm0_state = 2'd0;
reg           liteethicmprx_fsm1_next_state = 1'd0;
reg           liteethicmprx_fsm1_state = 1'd0;
reg     [1:0] liteethicmprx_next_state = 2'd0;
reg     [1:0] liteethicmprx_state = 2'd0;
reg     [1:0] liteethicmptx_fsm0_next_state = 2'd0;
reg     [1:0] liteethicmptx_fsm0_state = 2'd0;
reg           liteethicmptx_fsm1_next_state = 1'd0;
reg           liteethicmptx_fsm1_state = 1'd0;
reg           liteethicmptx_next_state = 1'd0;
reg           liteethicmptx_state = 1'd0;
reg           liteethip_first = 1'd1;
reg           liteethip_grant = 1'd0;
wire          liteethip_last;
reg     [1:0] liteethip_liteethiprx_fsm0_next_state = 2'd0;
reg     [1:0] liteethip_liteethiprx_fsm0_state = 2'd0;
reg           liteethip_liteethiprx_fsm1_next_state = 1'd0;
reg           liteethip_liteethiprx_fsm1_state = 1'd0;
reg     [1:0] liteethip_liteethiprx_next_state = 2'd0;
reg     [1:0] liteethip_liteethiprx_state = 2'd0;
reg     [1:0] liteethip_liteethiptx_fsm0_next_state = 2'd0;
reg     [1:0] liteethip_liteethiptx_fsm0_state = 2'd0;
reg           liteethip_liteethiptx_fsm1_next_state = 1'd0;
reg           liteethip_liteethiptx_fsm1_state = 1'd0;
reg     [2:0] liteethip_liteethiptx_next_state = 3'd0;
reg     [2:0] liteethip_liteethiptx_state = 3'd0;
wire          liteethip_ongoing0;
reg           liteethip_ongoing1 = 1'd0;
reg     [1:0] liteethip_request = 2'd0;
reg     [1:0] liteethip_sel0 = 2'd0;
reg     [1:0] liteethip_sel1 = 2'd0;
reg     [1:0] liteethip_sel_ongoing = 2'd0;
reg           liteethip_status0_first = 1'd1;
wire          liteethip_status0_last;
wire          liteethip_status0_ongoing0;
reg           liteethip_status0_ongoing1 = 1'd0;
reg           liteethip_status1_first = 1'd1;
wire          liteethip_status1_last;
wire          liteethip_status1_ongoing0;
reg           liteethip_status1_ongoing1 = 1'd0;
reg           liteethmac_first = 1'd1;
reg     [1:0] liteethmac_fsm0_next_state0 = 2'd0;
reg     [1:0] liteethmac_fsm0_next_state1 = 2'd0;
reg     [1:0] liteethmac_fsm0_state0 = 2'd0;
reg     [1:0] liteethmac_fsm0_state1 = 2'd0;
reg           liteethmac_fsm1_next_state0 = 1'd0;
reg           liteethmac_fsm1_next_state1 = 1'd0;
reg           liteethmac_fsm1_state0 = 1'd0;
reg           liteethmac_fsm1_state1 = 1'd0;
reg           liteethmac_grant = 1'd0;
wire          liteethmac_last;
wire          liteethmac_ongoing0;
reg           liteethmac_ongoing1 = 1'd0;
reg     [1:0] liteethmac_request = 2'd0;
reg     [1:0] liteethmac_rxdatapath_bufferizeendpoints_next_state = 2'd0;
reg     [1:0] liteethmac_rxdatapath_bufferizeendpoints_state = 2'd0;
reg           liteethmac_rxdatapath_liteethmacpreamblechecker_next_state = 1'd0;
reg           liteethmac_rxdatapath_liteethmacpreamblechecker_state = 1'd0;
reg     [1:0] liteethmac_sel0 = 2'd0;
reg     [1:0] liteethmac_sel1 = 2'd0;
reg     [1:0] liteethmac_sel_ongoing = 2'd0;
reg           liteethmac_status0_first = 1'd1;
wire          liteethmac_status0_last;
wire          liteethmac_status0_ongoing0;
reg           liteethmac_status0_ongoing1 = 1'd0;
reg           liteethmac_status1_first = 1'd1;
wire          liteethmac_status1_last;
wire          liteethmac_status1_ongoing0;
reg           liteethmac_status1_ongoing1 = 1'd0;
reg     [1:0] liteethmac_txdatapath_bufferizeendpoints_next_state = 2'd0;
reg     [1:0] liteethmac_txdatapath_bufferizeendpoints_state = 2'd0;
reg           liteethmac_txdatapath_liteethmacgap_next_state = 1'd0;
reg           liteethmac_txdatapath_liteethmacgap_state = 1'd0;
reg           liteethmac_txdatapath_liteethmacpaddinginserter_next_state = 1'd0;
reg           liteethmac_txdatapath_liteethmacpaddinginserter_state = 1'd0;
reg     [1:0] liteethmac_txdatapath_liteethmacpreambleinserter_next_state = 2'd0;
reg     [1:0] liteethmac_txdatapath_liteethmacpreambleinserter_state = 2'd0;
reg           liteethmac_txdatapath_liteethmactxlastbe_next_state = 1'd0;
reg           liteethmac_txdatapath_liteethmactxlastbe_state = 1'd0;
reg           liteethudp_first = 1'd1;
wire          liteethudp_last;
reg     [1:0] liteethudp_liteethudprx_fsm0_next_state = 2'd0;
reg     [1:0] liteethudp_liteethudprx_fsm0_state = 2'd0;
reg           liteethudp_liteethudprx_fsm1_next_state = 1'd0;
reg           liteethudp_liteethudprx_fsm1_state = 1'd0;
reg     [1:0] liteethudp_liteethudprx_next_state = 2'd0;
reg     [1:0] liteethudp_liteethudprx_state = 2'd0;
reg     [1:0] liteethudp_liteethudptx_fsm0_next_state = 2'd0;
reg     [1:0] liteethudp_liteethudptx_fsm0_state = 2'd0;
reg           liteethudp_liteethudptx_fsm1_next_state = 1'd0;
reg           liteethudp_liteethudptx_fsm1_state = 1'd0;
reg           liteethudp_liteethudptx_next_state = 1'd0;
reg           liteethudp_liteethudptx_state = 1'd0;
wire          liteethudp_ongoing0;
reg           liteethudp_ongoing1 = 1'd0;
reg           liteethudp_sel0 = 1'd0;
reg           liteethudp_sel1 = 1'd0;
reg           liteethudp_sel_ongoing = 1'd0;
wire          locked;
reg           multiregimpl0_regs0 = 1'd0;
reg           multiregimpl0_regs1 = 1'd0;
reg     [5:0] multiregimpl1_regs0 = 6'd0;
reg     [5:0] multiregimpl1_regs1 = 6'd0;
reg     [5:0] multiregimpl2_regs0 = 6'd0;
reg     [5:0] multiregimpl2_regs1 = 6'd0;
reg     [5:0] multiregimpl3_regs0 = 6'd0;
reg     [5:0] multiregimpl3_regs1 = 6'd0;
reg     [5:0] multiregimpl4_regs0 = 6'd0;
reg     [5:0] multiregimpl4_regs1 = 6'd0;
reg           multiregimpl5_regs0 = 1'd0;
reg           multiregimpl5_regs1 = 1'd0;
reg           multiregimpl6_regs0 = 1'd0;
reg           multiregimpl6_regs1 = 1'd0;
reg    [29:0] multiregimpl7_regs0 = 30'd0;
reg    [29:0] multiregimpl7_regs1 = 30'd0;
reg           next_state = 1'd0;
wire   [15:0] rhs_slice_proxy0;
wire   [15:0] rhs_slice_proxy1;
wire   [47:0] rhs_slice_proxy10;
wire   [47:0] rhs_slice_proxy11;
wire   [47:0] rhs_slice_proxy12;
wire   [47:0] rhs_slice_proxy13;
wire    [7:0] rhs_slice_proxy14;
wire   [15:0] rhs_slice_proxy15;
wire   [15:0] rhs_slice_proxy16;
wire   [15:0] rhs_slice_proxy17;
wire   [15:0] rhs_slice_proxy18;
wire   [15:0] rhs_slice_proxy19;
wire   [47:0] rhs_slice_proxy2;
wire   [15:0] rhs_slice_proxy20;
wire    [7:0] rhs_slice_proxy21;
wire   [31:0] rhs_slice_proxy22;
wire   [31:0] rhs_slice_proxy23;
wire   [31:0] rhs_slice_proxy24;
wire   [31:0] rhs_slice_proxy25;
wire   [47:0] rhs_slice_proxy26;
wire   [47:0] rhs_slice_proxy27;
wire   [47:0] rhs_slice_proxy28;
wire   [47:0] rhs_slice_proxy29;
wire   [47:0] rhs_slice_proxy3;
wire   [47:0] rhs_slice_proxy30;
wire   [47:0] rhs_slice_proxy31;
wire   [31:0] rhs_slice_proxy32;
wire   [31:0] rhs_slice_proxy33;
wire   [31:0] rhs_slice_proxy34;
wire   [31:0] rhs_slice_proxy35;
wire   [47:0] rhs_slice_proxy36;
wire   [47:0] rhs_slice_proxy37;
wire   [47:0] rhs_slice_proxy38;
wire   [47:0] rhs_slice_proxy39;
wire   [47:0] rhs_slice_proxy4;
wire   [47:0] rhs_slice_proxy40;
wire   [47:0] rhs_slice_proxy41;
wire   [15:0] rhs_slice_proxy42;
wire   [15:0] rhs_slice_proxy43;
wire   [15:0] rhs_slice_proxy44;
wire   [15:0] rhs_slice_proxy45;
wire    [3:0] rhs_slice_proxy46;
wire    [7:0] rhs_slice_proxy47;
wire   [31:0] rhs_slice_proxy48;
wire   [31:0] rhs_slice_proxy49;
wire   [47:0] rhs_slice_proxy5;
wire   [31:0] rhs_slice_proxy50;
wire   [31:0] rhs_slice_proxy51;
wire   [31:0] rhs_slice_proxy52;
wire   [31:0] rhs_slice_proxy53;
wire   [31:0] rhs_slice_proxy54;
wire   [31:0] rhs_slice_proxy55;
wire   [15:0] rhs_slice_proxy56;
wire   [15:0] rhs_slice_proxy57;
wire    [7:0] rhs_slice_proxy58;
wire    [3:0] rhs_slice_proxy59;
wire   [47:0] rhs_slice_proxy6;
wire   [15:0] rhs_slice_proxy60;
wire   [15:0] rhs_slice_proxy61;
wire    [7:0] rhs_slice_proxy62;
wire    [7:0] rhs_slice_proxy63;
wire   [31:0] rhs_slice_proxy64;
wire   [31:0] rhs_slice_proxy65;
wire   [31:0] rhs_slice_proxy66;
wire   [31:0] rhs_slice_proxy67;
wire   [15:0] rhs_slice_proxy68;
wire   [15:0] rhs_slice_proxy69;
wire   [47:0] rhs_slice_proxy7;
wire   [15:0] rhs_slice_proxy70;
wire   [15:0] rhs_slice_proxy71;
wire   [15:0] rhs_slice_proxy72;
wire   [15:0] rhs_slice_proxy73;
wire   [15:0] rhs_slice_proxy74;
wire   [15:0] rhs_slice_proxy75;
wire    [3:0] rhs_slice_proxy76;
wire   [15:0] rhs_slice_proxy77;
wire   [15:0] rhs_slice_proxy78;
wire          rhs_slice_proxy79;
wire   [47:0] rhs_slice_proxy8;
wire          rhs_slice_proxy80;
wire    [3:0] rhs_slice_proxy81;
wire          rhs_slice_proxy82;
wire    [3:0] rhs_slice_proxy83;
wire          rhs_slice_proxy84;
wire    [7:0] rhs_slice_proxy85;
wire          rhs_slice_proxy86;
wire          rhs_slice_proxy87;
wire    [7:0] rhs_slice_proxy88;
wire          rhs_slice_proxy89;
wire   [47:0] rhs_slice_proxy9;
wire          rhs_slice_proxy90;
wire    [7:0] rhs_slice_proxy91;
wire          rhs_slice_proxy92;
wire          rst10;
wire          rst11;
wire          rst12;
wire          rst13;
reg    [15:0] self = 16'd0;
reg           soc_bus_error = 1'd0;
reg    [31:0] soc_bus_errors = 32'd0;
reg           soc_bus_errors_re = 1'd0;
wire   [31:0] soc_bus_errors_status;
wire          soc_bus_errors_we;
wire          soc_clkin;
wire          soc_clkout0;
wire          soc_clkout1;
wire          soc_cpu_rst;
wire          soc_locked;
wire          soc_reset;
reg           soc_reset_re = 1'd0;
reg     [1:0] soc_reset_storage = 2'd0;
reg           soc_rst = 1'd0;
reg           soc_scratch_re = 1'd0;
reg    [31:0] soc_scratch_storage = 32'd305419896;
reg           soc_soc_rst = 1'd0;
reg           soc_stdby = 1'd0;
reg           state = 1'd0;
reg           stepgenmodule0_dir = 1'd1;
reg    [10:0] stepgenmodule0_dir_hold_counter_counter = 11'd0;
reg     [9:0] stepgenmodule0_dir_hold_time = 10'd0;
reg    [12:0] stepgenmodule0_dir_setup_counter_counter = 13'd0;
reg    [11:0] stepgenmodule0_dir_setup_time = 12'd0;
reg           stepgenmodule0_enable = 1'd0;
reg           stepgenmodule0_hold_dds = 1'd0;
reg           stepgenmodule0_index_enable = 1'd0;
reg           stepgenmodule0_index_flag = 1'd0;
reg    [31:0] stepgenmodule0_max_acceleration = 32'd0;
reg    [68:0] stepgenmodule0_position = 69'd0;
reg           stepgenmodule0_reset = 1'd0;
reg    [46:0] stepgenmodule0_speed = 47'd70368744177664;
reg    [46:0] stepgenmodule0_speed_target = 47'd70368744177664;
reg           stepgenmodule0_step = 1'd0;
reg           stepgenmodule0_step_prev = 1'd0;
reg     [9:0] stepgenmodule0_steplen = 10'd0;
reg     [9:0] stepgenmodule0_steplen_counter_counter = 10'd0;
reg           stepgenmodule0_wait = 1'd0;
reg           stepgenmodule1_dir = 1'd1;
reg    [10:0] stepgenmodule1_dir_hold_counter_counter = 11'd0;
reg     [9:0] stepgenmodule1_dir_hold_time = 10'd0;
reg    [12:0] stepgenmodule1_dir_setup_counter_counter = 13'd0;
reg    [11:0] stepgenmodule1_dir_setup_time = 12'd0;
reg           stepgenmodule1_enable = 1'd0;
reg           stepgenmodule1_hold_dds = 1'd0;
reg           stepgenmodule1_index_enable = 1'd0;
reg           stepgenmodule1_index_flag = 1'd0;
reg    [31:0] stepgenmodule1_max_acceleration = 32'd0;
reg    [68:0] stepgenmodule1_position = 69'd0;
reg           stepgenmodule1_reset = 1'd0;
reg    [46:0] stepgenmodule1_speed = 47'd70368744177664;
reg    [46:0] stepgenmodule1_speed_target = 47'd70368744177664;
reg           stepgenmodule1_step = 1'd0;
reg           stepgenmodule1_step_prev = 1'd0;
reg     [9:0] stepgenmodule1_steplen = 10'd0;
reg     [9:0] stepgenmodule1_steplen_counter_counter = 10'd0;
reg           stepgenmodule1_wait = 1'd0;
reg           stepgenmodule2_dir = 1'd1;
reg    [10:0] stepgenmodule2_dir_hold_counter_counter = 11'd0;
reg     [9:0] stepgenmodule2_dir_hold_time = 10'd0;
reg    [12:0] stepgenmodule2_dir_setup_counter_counter = 13'd0;
reg    [11:0] stepgenmodule2_dir_setup_time = 12'd0;
reg           stepgenmodule2_enable = 1'd0;
reg           stepgenmodule2_hold_dds = 1'd0;
reg           stepgenmodule2_index_enable = 1'd0;
reg           stepgenmodule2_index_flag = 1'd0;
reg    [31:0] stepgenmodule2_max_acceleration = 32'd0;
reg    [68:0] stepgenmodule2_position = 69'd0;
reg           stepgenmodule2_reset = 1'd0;
reg    [46:0] stepgenmodule2_speed = 47'd70368744177664;
reg    [46:0] stepgenmodule2_speed_target = 47'd70368744177664;
reg           stepgenmodule2_step = 1'd0;
reg           stepgenmodule2_step_prev = 1'd0;
reg     [9:0] stepgenmodule2_steplen = 10'd0;
reg     [9:0] stepgenmodule2_steplen_counter_counter = 10'd0;
reg           stepgenmodule2_wait = 1'd0;
reg           stepgenmodule3_dir = 1'd1;
reg    [10:0] stepgenmodule3_dir_hold_counter_counter = 11'd0;
reg     [9:0] stepgenmodule3_dir_hold_time = 10'd0;
reg    [12:0] stepgenmodule3_dir_setup_counter_counter = 13'd0;
reg    [11:0] stepgenmodule3_dir_setup_time = 12'd0;
reg           stepgenmodule3_enable = 1'd0;
reg           stepgenmodule3_hold_dds = 1'd0;
reg           stepgenmodule3_index_enable = 1'd0;
reg           stepgenmodule3_index_flag = 1'd0;
reg    [31:0] stepgenmodule3_max_acceleration = 32'd0;
reg    [68:0] stepgenmodule3_position = 69'd0;
reg           stepgenmodule3_reset = 1'd0;
reg    [46:0] stepgenmodule3_speed = 47'd70368744177664;
reg    [46:0] stepgenmodule3_speed_target = 47'd70368744177664;
reg           stepgenmodule3_step = 1'd0;
reg           stepgenmodule3_step_prev = 1'd0;
reg     [9:0] stepgenmodule3_steplen = 10'd0;
reg     [9:0] stepgenmodule3_steplen_counter_counter = 10'd0;
reg           stepgenmodule3_wait = 1'd0;
reg           stepgenmodule4_dir = 1'd1;
reg    [10:0] stepgenmodule4_dir_hold_counter_counter = 11'd0;
reg     [9:0] stepgenmodule4_dir_hold_time = 10'd0;
reg    [12:0] stepgenmodule4_dir_setup_counter_counter = 13'd0;
reg    [11:0] stepgenmodule4_dir_setup_time = 12'd0;
reg           stepgenmodule4_enable = 1'd0;
reg           stepgenmodule4_hold_dds = 1'd0;
reg           stepgenmodule4_index_enable = 1'd0;
reg           stepgenmodule4_index_flag = 1'd0;
reg    [31:0] stepgenmodule4_max_acceleration = 32'd0;
reg    [68:0] stepgenmodule4_position = 69'd0;
reg           stepgenmodule4_reset = 1'd0;
reg    [46:0] stepgenmodule4_speed = 47'd70368744177664;
reg    [46:0] stepgenmodule4_speed_target = 47'd70368744177664;
reg           stepgenmodule4_step = 1'd0;
reg           stepgenmodule4_step_prev = 1'd0;
reg     [9:0] stepgenmodule4_steplen = 10'd0;
reg     [9:0] stepgenmodule4_steplen_counter_counter = 10'd0;
reg           stepgenmodule4_wait = 1'd0;
(* keep = "true" *)
wire          sys_clk;
wire          sys_ps_clk;
wire          sys_ps_rst;
wire          sys_rst;
wire          watchdogfunctionenableconfig_watchdog_has_bitten;
wire          watchdogfunctionenableconfig_watchdog_has_estop;
wire          watchdogfunctionenableconfig_watchdog_is_enabled;
wire          watchdogfunctionenableconfig_watchdog_ok_in;
reg    [31:0] watchdogfunctionheartbeatconfig_beat_counter = 32'd0;
reg    [31:0] watchdogfunctionheartbeatconfig_index_counter = 32'd0;
reg    [31:0] watchdogfunctionheartbeatconfig_pwm_counter = 32'd0;
reg    [31:0] watchdogfunctionheartbeatconfig_pwm_width = 32'd0;
wire          watchdogfunctionheartbeatconfig_watchdog_has_bitten;
wire          watchdogfunctionheartbeatconfig_watchdog_has_estop;
wire          watchdogfunctionheartbeatconfig_watchdog_is_enabled;
wire          watchdogfunctionheartbeatconfig_watchdog_ok_in;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign MMIO_inst_encodermoduleconfig_add_mmio_read_registers_status = {1'd0, 1'd0, 1'd0, 1'd0, 1'd0};
always @(*) begin
    soc_rst <= 1'd0;
    if (soc_soc_rst) begin
        soc_rst <= 1'd1;
    end
end
assign interface0_adr = etherbone_liteethetherbonewishbonemaster_bus_adr;
assign interface0_dat_w = etherbone_liteethetherbonewishbonemaster_bus_dat_w;
assign etherbone_liteethetherbonewishbonemaster_bus_dat_r = interface0_dat_r;
assign interface0_sel = etherbone_liteethetherbonewishbonemaster_bus_sel;
assign interface0_cyc = etherbone_liteethetherbonewishbonemaster_bus_cyc;
assign interface0_stb = etherbone_liteethetherbonewishbonemaster_bus_stb;
assign etherbone_liteethetherbonewishbonemaster_bus_ack = interface0_ack;
assign interface0_we = etherbone_liteethetherbonewishbonemaster_bus_we;
assign interface0_cti = etherbone_liteethetherbonewishbonemaster_bus_cti;
assign interface0_bte = etherbone_liteethetherbonewishbonemaster_bus_bte;
assign etherbone_liteethetherbonewishbonemaster_bus_err = interface0_err;
assign soc_bus_errors_status = soc_bus_errors;
assign soc_reset = (-2'd2 | $signed({1'd0, soc_rst}));
assign soc_clkin = clk25;
assign sys_clk = soc_clkout0;
assign sys_ps_clk = soc_clkout1;
assign soc_locked = (locked & (~soc_reset));
assign eth_rx_clk = eth_clocks_rx;
assign eth_tx_clk = eth_rx_clk;
assign add_etherbone_colorlight_reset = add_etherbone_colorlight_reset_storage;
assign eth_rst_n = (~add_etherbone_colorlight_reset);
assign add_etherbone_colorlight_sink_ready = 1'd1;
assign add_etherbone_colorlight_last = ((~add_etherbone_colorlight_rx_ctl_reg[0]) & add_etherbone_colorlight_rx_ctl_reg_d[0]);
assign add_etherbone_colorlight_source_last = add_etherbone_colorlight_last;
assign eth_mdc = add_etherbone_colorlight__w_storage[0];
assign add_etherbone_colorlight_data_oe = add_etherbone_colorlight__w_storage[1];
assign add_etherbone_colorlight_data_w = add_etherbone_colorlight__w_storage[2];
assign ethcore_mac_packetizer_sink_valid = ethcore_mac_crossbar_source_valid;
assign ethcore_mac_crossbar_source_ready = ethcore_mac_packetizer_sink_ready;
assign ethcore_mac_packetizer_sink_first = ethcore_mac_crossbar_source_first;
assign ethcore_mac_packetizer_sink_last = ethcore_mac_crossbar_source_last;
assign ethcore_mac_packetizer_sink_payload_ethernet_type = ethcore_mac_crossbar_source_payload_ethernet_type;
assign ethcore_mac_packetizer_sink_payload_sender_mac = ethcore_mac_crossbar_source_payload_sender_mac;
assign ethcore_mac_packetizer_sink_payload_target_mac = ethcore_mac_crossbar_source_payload_target_mac;
assign ethcore_mac_packetizer_sink_payload_data = ethcore_mac_crossbar_source_payload_data;
assign ethcore_mac_packetizer_sink_payload_last_be = ethcore_mac_crossbar_source_payload_last_be;
assign ethcore_mac_packetizer_sink_payload_error = ethcore_mac_crossbar_source_payload_error;
assign ethcore_mac_core_sink_valid = ethcore_mac_packetizer_source_valid;
assign ethcore_mac_packetizer_source_ready = ethcore_mac_core_sink_ready;
assign ethcore_mac_core_sink_first = ethcore_mac_packetizer_source_first;
assign ethcore_mac_core_sink_last = ethcore_mac_packetizer_source_last;
assign ethcore_mac_core_sink_payload_data = ethcore_mac_packetizer_source_payload_data;
assign ethcore_mac_core_sink_payload_last_be = ethcore_mac_packetizer_source_payload_last_be;
assign ethcore_mac_core_sink_payload_error = ethcore_mac_packetizer_source_payload_error;
assign ethcore_mac_depacketizer_sink_valid = ethcore_mac_core_source_valid;
assign ethcore_mac_core_source_ready = ethcore_mac_depacketizer_sink_ready;
assign ethcore_mac_depacketizer_sink_first = ethcore_mac_core_source_first;
assign ethcore_mac_depacketizer_sink_last = ethcore_mac_core_source_last;
assign ethcore_mac_depacketizer_sink_payload_data = ethcore_mac_core_source_payload_data;
assign ethcore_mac_depacketizer_sink_payload_last_be = ethcore_mac_core_source_payload_last_be;
assign ethcore_mac_depacketizer_sink_payload_error = ethcore_mac_core_source_payload_error;
assign ethcore_mac_crossbar_sink_valid = ethcore_mac_depacketizer_source_valid;
assign ethcore_mac_depacketizer_source_ready = ethcore_mac_crossbar_sink_ready;
assign ethcore_mac_crossbar_sink_first = ethcore_mac_depacketizer_source_first;
assign ethcore_mac_crossbar_sink_last = ethcore_mac_depacketizer_source_last;
assign ethcore_mac_crossbar_sink_payload_ethernet_type = ethcore_mac_depacketizer_source_payload_ethernet_type;
assign ethcore_mac_crossbar_sink_payload_sender_mac = ethcore_mac_depacketizer_source_payload_sender_mac;
assign ethcore_mac_crossbar_sink_payload_target_mac = ethcore_mac_depacketizer_source_payload_target_mac;
assign ethcore_mac_crossbar_sink_payload_data = ethcore_mac_depacketizer_source_payload_data;
assign ethcore_mac_crossbar_sink_payload_last_be = ethcore_mac_depacketizer_source_payload_last_be;
assign ethcore_mac_crossbar_sink_payload_error = ethcore_mac_depacketizer_source_payload_error;
assign ethcore_mac_core_tx_padding_counter_done = (ethcore_mac_core_tx_padding_counter >= 4'd14);
always @(*) begin
    ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 16'd0;
    ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd0;
    ethcore_mac_core_tx_padding_sink_ready <= 1'd0;
    ethcore_mac_core_tx_padding_source_first <= 1'd0;
    ethcore_mac_core_tx_padding_source_last <= 1'd0;
    ethcore_mac_core_tx_padding_source_payload_data <= 32'd0;
    ethcore_mac_core_tx_padding_source_payload_error <= 4'd0;
    ethcore_mac_core_tx_padding_source_payload_last_be <= 4'd0;
    ethcore_mac_core_tx_padding_source_valid <= 1'd0;
    liteethmac_txdatapath_liteethmacpaddinginserter_next_state <= 1'd0;
    liteethmac_txdatapath_liteethmacpaddinginserter_next_state <= liteethmac_txdatapath_liteethmacpaddinginserter_state;
    case (liteethmac_txdatapath_liteethmacpaddinginserter_state)
        1'd1: begin
            ethcore_mac_core_tx_padding_source_valid <= 1'd1;
            if (ethcore_mac_core_tx_padding_counter_done) begin
                ethcore_mac_core_tx_padding_source_payload_last_be <= 4'd8;
                ethcore_mac_core_tx_padding_source_last <= 1'd1;
            end
            ethcore_mac_core_tx_padding_source_payload_data <= 1'd0;
            if ((ethcore_mac_core_tx_padding_source_valid & ethcore_mac_core_tx_padding_source_ready)) begin
                ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= (ethcore_mac_core_tx_padding_counter + 1'd1);
                ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                if (ethcore_mac_core_tx_padding_counter_done) begin
                    ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 1'd0;
                    ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                    liteethmac_txdatapath_liteethmacpaddinginserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            ethcore_mac_core_tx_padding_source_valid <= ethcore_mac_core_tx_padding_sink_valid;
            ethcore_mac_core_tx_padding_sink_ready <= ethcore_mac_core_tx_padding_source_ready;
            ethcore_mac_core_tx_padding_source_first <= ethcore_mac_core_tx_padding_sink_first;
            ethcore_mac_core_tx_padding_source_last <= ethcore_mac_core_tx_padding_sink_last;
            ethcore_mac_core_tx_padding_source_payload_data <= ethcore_mac_core_tx_padding_sink_payload_data;
            ethcore_mac_core_tx_padding_source_payload_last_be <= ethcore_mac_core_tx_padding_sink_payload_last_be;
            ethcore_mac_core_tx_padding_source_payload_error <= ethcore_mac_core_tx_padding_sink_payload_error;
            if ((ethcore_mac_core_tx_padding_source_valid & ethcore_mac_core_tx_padding_source_ready)) begin
                ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= (ethcore_mac_core_tx_padding_counter + 1'd1);
                ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                if (ethcore_mac_core_tx_padding_sink_last) begin
                    if ((~ethcore_mac_core_tx_padding_counter_done)) begin
                        ethcore_mac_core_tx_padding_source_last <= 1'd0;
                        ethcore_mac_core_tx_padding_source_payload_last_be <= 1'd0;
                        liteethmac_txdatapath_liteethmacpaddinginserter_next_state <= 1'd1;
                    end else begin
                        if (((ethcore_mac_core_tx_padding_counter == 4'd14) & (ethcore_mac_core_tx_padding_sink_payload_last_be < 4'd8))) begin
                            ethcore_mac_core_tx_padding_source_payload_last_be <= 4'd8;
                        end else begin
                            ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value <= 1'd0;
                            ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce <= 1'd1;
                        end
                    end
                end
            end
        end
    endcase
end
assign ethcore_mac_core_tx_crc_data = ethcore_mac_core_tx_crc_sink_payload_data;
assign ethcore_mac_core_tx_crc_be = ethcore_mac_core_tx_crc_sink_payload_last_be;
assign ethcore_mac_core_tx_crc_sink_valid = ethcore_mac_core_tx_crc_source_source_valid;
assign ethcore_mac_core_tx_crc_source_source_ready = ethcore_mac_core_tx_crc_sink_ready;
assign ethcore_mac_core_tx_crc_sink_first = ethcore_mac_core_tx_crc_source_source_first;
assign ethcore_mac_core_tx_crc_sink_last = ethcore_mac_core_tx_crc_source_source_last;
assign ethcore_mac_core_tx_crc_sink_payload_data = ethcore_mac_core_tx_crc_source_source_payload_data;
assign ethcore_mac_core_tx_crc_sink_payload_last_be = ethcore_mac_core_tx_crc_source_source_payload_last_be;
assign ethcore_mac_core_tx_crc_sink_payload_error = ethcore_mac_core_tx_crc_source_source_payload_error;
assign ethcore_mac_core_tx_crc_liteethmaccrcengine0_data = ethcore_mac_core_tx_crc_data;
assign ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev = ethcore_mac_core_tx_crc_reg;
assign ethcore_mac_core_tx_crc_liteethmaccrcengine1_data = ethcore_mac_core_tx_crc_data;
assign ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev = ethcore_mac_core_tx_crc_reg;
assign ethcore_mac_core_tx_crc_liteethmaccrcengine2_data = ethcore_mac_core_tx_crc_data;
assign ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev = ethcore_mac_core_tx_crc_reg;
assign ethcore_mac_core_tx_crc_liteethmaccrcengine3_data = ethcore_mac_core_tx_crc_data;
assign ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev = ethcore_mac_core_tx_crc_reg;
always @(*) begin
    ethcore_mac_core_tx_crc_error <= 1'd0;
    ethcore_mac_core_tx_crc_value <= 32'd0;
    if (ethcore_mac_core_tx_crc_be[0]) begin
        ethcore_mac_core_tx_crc_value <= ({ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[0], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[1], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[2], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[3], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[4], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[5], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[6], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[7], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[8], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[9], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[10], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[11], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[12], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[13], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[14], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[15], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[16], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[17], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[18], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[19], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[20], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[21], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[22], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[23], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[24], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[25], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[26], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[27], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[28], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[29], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[30], ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[31]} ^ 32'd4294967295);
        ethcore_mac_core_tx_crc_error <= (ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next != 32'd3338984827);
    end
    if (ethcore_mac_core_tx_crc_be[1]) begin
        ethcore_mac_core_tx_crc_value <= ({ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[0], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[1], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[2], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[3], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[4], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[5], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[6], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[7], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[8], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[9], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[10], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[11], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[12], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[13], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[14], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[15], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[16], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[17], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[18], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[19], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[20], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[21], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[22], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[23], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[24], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[25], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[26], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[27], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[28], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[29], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[30], ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[31]} ^ 32'd4294967295);
        ethcore_mac_core_tx_crc_error <= (ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next != 32'd3338984827);
    end
    if (ethcore_mac_core_tx_crc_be[2]) begin
        ethcore_mac_core_tx_crc_value <= ({ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[0], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[1], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[2], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[3], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[4], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[5], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[6], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[7], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[8], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[9], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[10], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[11], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[12], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[13], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[14], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[15], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[16], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[17], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[18], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[19], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[20], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[21], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[22], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[23], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[24], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[25], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[26], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[27], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[28], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[29], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[30], ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[31]} ^ 32'd4294967295);
        ethcore_mac_core_tx_crc_error <= (ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next != 32'd3338984827);
    end
    if (ethcore_mac_core_tx_crc_be[3]) begin
        ethcore_mac_core_tx_crc_value <= ({ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[0], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[1], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[2], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[3], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[4], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[5], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[6], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[7], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[8], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[9], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[10], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[11], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[12], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[13], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[14], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[15], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[16], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[17], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[18], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[19], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[20], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[21], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[22], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[23], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[24], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[25], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[26], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[27], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[28], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[29], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[30], ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[31]} ^ 32'd4294967295);
        ethcore_mac_core_tx_crc_error <= (ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next != 32'd3338984827);
    end
end
always @(*) begin
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next <= 32'd0;
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[0] <= (((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[1] <= (((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[2] <= (((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[3] <= (((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[4] <= (((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[5] <= (((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[6] <= (((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[7] <= (((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[8] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[0] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[9] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[1] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[10] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[2] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[11] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[3] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[12] <= ((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[4] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[13] <= ((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[5] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[14] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[6] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[15] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[7] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[16] <= ((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[8] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[17] <= ((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[9] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[18] <= ((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[10] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[19] <= ((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[11] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[20] <= ((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[12] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[21] <= ((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[13] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[22] <= ((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[14] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[23] <= ((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[15] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[24] <= ((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[16] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[25] <= ((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[17] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[26] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[18] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[27] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[19] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[28] <= ((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[20] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[5]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[29] <= ((((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[21] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[4]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[30] <= ((((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[22] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[3]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_next[31] <= ((ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[23] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine0_data[2]);
end
always @(*) begin
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next <= 32'd0;
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[0] <= (((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[1] <= (((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[2] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[3] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[4] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[5] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[6] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[7] <= (((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[8] <= (((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[9] <= (((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[10] <= (((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[11] <= (((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[12] <= (((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[13] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[14] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[15] <= (((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[16] <= ((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[0] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[17] <= ((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[1] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[18] <= ((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[2] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[19] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[3] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[20] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[4] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[21] <= ((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[5] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[22] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[6] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[23] <= ((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[7] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[24] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[8] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[25] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[9] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[26] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[10] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[27] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[11] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[28] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[12] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[13]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[29] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[13] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[12]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[30] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[14] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[11]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_next[31] <= ((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[15] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine1_data[10]);
end
always @(*) begin
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next <= 32'd0;
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[0] <= (((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[1] <= (((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[2] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[3] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[4] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[5] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[6] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[7] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[8] <= (((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[9] <= (((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[10] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[11] <= (((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[12] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[13] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[14] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[15] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[16] <= (((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[17] <= (((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[18] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[19] <= (((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[20] <= (((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[21] <= (((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[22] <= (((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[23] <= (((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[24] <= ((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[0] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[25] <= ((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[1] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[26] <= ((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[2] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[27] <= ((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[3] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[28] <= ((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[4] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[21]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[29] <= ((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[5] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[20]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[30] <= ((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[6] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[19]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_next[31] <= ((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[7] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine2_data[18]);
end
always @(*) begin
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next <= 32'd0;
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[0] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[1] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[2] <= (((((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[3] <= (((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[4] <= (((((((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[5] <= (((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[6] <= (((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[7] <= (((((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[8] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[9] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[10] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[11] <= (((((((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[12] <= (((((((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[13] <= (((((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[14] <= (((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[15] <= (((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[16] <= (((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[17] <= (((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[18] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[19] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[20] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[21] <= (((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[22] <= (((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[23] <= (((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[24] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[16] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[25] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[17] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[26] <= (((((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[18] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[27] <= (((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[19] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[28] <= (((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[20] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[29]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[29] <= (((((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[21] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[28]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[30] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[22] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[27]);
    ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next[31] <= (((((((((((((((((((((((((ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[23] ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_tx_crc_liteethmaccrcengine3_data[26]);
end
always @(*) begin
    ethcore_mac_core_tx_crc_ce <= 1'd0;
    ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 <= 32'd0;
    ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 <= 1'd0;
    ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 <= 4'd0;
    ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd0;
    ethcore_mac_core_tx_crc_reset <= 1'd0;
    ethcore_mac_core_tx_crc_sink_ready <= 1'd0;
    ethcore_mac_core_tx_crc_source_first <= 1'd0;
    ethcore_mac_core_tx_crc_source_last <= 1'd0;
    ethcore_mac_core_tx_crc_source_payload_data <= 32'd0;
    ethcore_mac_core_tx_crc_source_payload_error <= 4'd0;
    ethcore_mac_core_tx_crc_source_payload_last_be <= 4'd0;
    ethcore_mac_core_tx_crc_source_valid <= 1'd0;
    liteethmac_txdatapath_bufferizeendpoints_next_state <= 2'd0;
    liteethmac_txdatapath_bufferizeendpoints_next_state <= liteethmac_txdatapath_bufferizeendpoints_state;
    case (liteethmac_txdatapath_bufferizeendpoints_state)
        1'd1: begin
            ethcore_mac_core_tx_crc_ce <= (ethcore_mac_core_tx_crc_sink_valid & ethcore_mac_core_tx_crc_source_ready);
            ethcore_mac_core_tx_crc_source_valid <= ethcore_mac_core_tx_crc_sink_valid;
            ethcore_mac_core_tx_crc_sink_ready <= ethcore_mac_core_tx_crc_source_ready;
            ethcore_mac_core_tx_crc_source_first <= ethcore_mac_core_tx_crc_sink_first;
            ethcore_mac_core_tx_crc_source_last <= ethcore_mac_core_tx_crc_sink_last;
            ethcore_mac_core_tx_crc_source_payload_data <= ethcore_mac_core_tx_crc_sink_payload_data;
            ethcore_mac_core_tx_crc_source_payload_last_be <= ethcore_mac_core_tx_crc_sink_payload_last_be;
            ethcore_mac_core_tx_crc_source_payload_error <= ethcore_mac_core_tx_crc_sink_payload_error;
            ethcore_mac_core_tx_crc_source_last <= 1'd0;
            ethcore_mac_core_tx_crc_source_payload_last_be <= 1'd0;
            if (ethcore_mac_core_tx_crc_sink_last) begin
                if (ethcore_mac_core_tx_crc_sink_payload_last_be[0]) begin
                    ethcore_mac_core_tx_crc_source_payload_data <= cases_slice_proxy0[31:0];
                end
                if (ethcore_mac_core_tx_crc_sink_payload_last_be[1]) begin
                    ethcore_mac_core_tx_crc_source_payload_data <= cases_slice_proxy1[31:0];
                end
                if (ethcore_mac_core_tx_crc_sink_payload_last_be[2]) begin
                    ethcore_mac_core_tx_crc_source_payload_data <= cases_slice_proxy2[31:0];
                end
                if (ethcore_mac_core_tx_crc_sink_payload_last_be[3]) begin
                    ethcore_mac_core_tx_crc_source_payload_data <= cases_slice_proxy3[31:0];
                end
                if ((1'd0 & (ethcore_mac_core_tx_crc_sink_payload_last_be <= 4'd15))) begin
                    ethcore_mac_core_tx_crc_source_last <= 1'd1;
                    ethcore_mac_core_tx_crc_source_payload_last_be <= (ethcore_mac_core_tx_crc_sink_payload_last_be <<< 1'd0);
                end
            end
            if (((ethcore_mac_core_tx_crc_sink_valid & ethcore_mac_core_tx_crc_sink_last) & ethcore_mac_core_tx_crc_source_ready)) begin
                if ((1'd0 & (ethcore_mac_core_tx_crc_sink_payload_last_be <= 4'd15))) begin
                    liteethmac_txdatapath_bufferizeendpoints_next_state <= 1'd0;
                end else begin
                    ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 <= ethcore_mac_core_tx_crc_value;
                    ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
                    if (1'd0) begin
                        ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 <= (ethcore_mac_core_tx_crc_sink_payload_last_be >>> 3'd4);
                        ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end else begin
                        ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1 <= ethcore_mac_core_tx_crc_sink_payload_last_be;
                        ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end
                    liteethmac_txdatapath_bufferizeendpoints_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            ethcore_mac_core_tx_crc_source_valid <= 1'd1;
            ethcore_mac_core_tx_crc_source_last <= 1'd1;
            ethcore_mac_core_tx_crc_source_payload_data <= ethcore_mac_core_tx_crc_value;
            ethcore_mac_core_tx_crc_source_payload_last_be <= ethcore_mac_core_tx_crc_last_be;
            if (ethcore_mac_core_tx_crc_last_be[0]) begin
                ethcore_mac_core_tx_crc_source_payload_data <= ethcore_mac_core_tx_crc_crc_packet[31:24];
            end
            if (ethcore_mac_core_tx_crc_last_be[1]) begin
                ethcore_mac_core_tx_crc_source_payload_data <= ethcore_mac_core_tx_crc_crc_packet[31:16];
            end
            if (ethcore_mac_core_tx_crc_last_be[2]) begin
                ethcore_mac_core_tx_crc_source_payload_data <= ethcore_mac_core_tx_crc_crc_packet[31:8];
            end
            if (ethcore_mac_core_tx_crc_last_be[3]) begin
                ethcore_mac_core_tx_crc_source_payload_data <= ethcore_mac_core_tx_crc_crc_packet[31:0];
            end
            if (ethcore_mac_core_tx_crc_source_ready) begin
                liteethmac_txdatapath_bufferizeendpoints_next_state <= 1'd0;
            end
        end
        default: begin
            ethcore_mac_core_tx_crc_reset <= 1'd1;
            ethcore_mac_core_tx_crc_sink_ready <= 1'd1;
            if (ethcore_mac_core_tx_crc_sink_valid) begin
                ethcore_mac_core_tx_crc_sink_ready <= 1'd0;
                liteethmac_txdatapath_bufferizeendpoints_next_state <= 1'd1;
            end
        end
    endcase
end
assign ethcore_mac_core_tx_crc_pipe_valid_sink_ready = ((~ethcore_mac_core_tx_crc_pipe_valid_source_valid) | ethcore_mac_core_tx_crc_pipe_valid_source_ready);
assign ethcore_mac_core_tx_crc_pipe_valid_sink_valid = ethcore_mac_core_tx_crc_sink_sink_valid;
assign ethcore_mac_core_tx_crc_sink_sink_ready = ethcore_mac_core_tx_crc_pipe_valid_sink_ready;
assign ethcore_mac_core_tx_crc_pipe_valid_sink_first = ethcore_mac_core_tx_crc_sink_sink_first;
assign ethcore_mac_core_tx_crc_pipe_valid_sink_last = ethcore_mac_core_tx_crc_sink_sink_last;
assign ethcore_mac_core_tx_crc_pipe_valid_sink_payload_data = ethcore_mac_core_tx_crc_sink_sink_payload_data;
assign ethcore_mac_core_tx_crc_pipe_valid_sink_payload_last_be = ethcore_mac_core_tx_crc_sink_sink_payload_last_be;
assign ethcore_mac_core_tx_crc_pipe_valid_sink_payload_error = ethcore_mac_core_tx_crc_sink_sink_payload_error;
assign ethcore_mac_core_tx_crc_source_source_valid = ethcore_mac_core_tx_crc_pipe_valid_source_valid;
assign ethcore_mac_core_tx_crc_pipe_valid_source_ready = ethcore_mac_core_tx_crc_source_source_ready;
assign ethcore_mac_core_tx_crc_source_source_first = ethcore_mac_core_tx_crc_pipe_valid_source_first;
assign ethcore_mac_core_tx_crc_source_source_last = ethcore_mac_core_tx_crc_pipe_valid_source_last;
assign ethcore_mac_core_tx_crc_source_source_payload_data = ethcore_mac_core_tx_crc_pipe_valid_source_payload_data;
assign ethcore_mac_core_tx_crc_source_source_payload_last_be = ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be;
assign ethcore_mac_core_tx_crc_source_source_payload_error = ethcore_mac_core_tx_crc_pipe_valid_source_payload_error;
assign ethcore_mac_core_tx_preamble_source_payload_last_be = ethcore_mac_core_tx_preamble_sink_payload_last_be;
always @(*) begin
    ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= 1'd0;
    ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd0;
    ethcore_mac_core_tx_preamble_sink_ready <= 1'd0;
    ethcore_mac_core_tx_preamble_source_first <= 1'd0;
    ethcore_mac_core_tx_preamble_source_last <= 1'd0;
    ethcore_mac_core_tx_preamble_source_payload_data <= 32'd0;
    ethcore_mac_core_tx_preamble_source_payload_error <= 4'd0;
    ethcore_mac_core_tx_preamble_source_valid <= 1'd0;
    liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= 2'd0;
    ethcore_mac_core_tx_preamble_source_payload_data <= ethcore_mac_core_tx_preamble_sink_payload_data;
    liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= liteethmac_txdatapath_liteethmacpreambleinserter_state;
    case (liteethmac_txdatapath_liteethmacpreambleinserter_state)
        1'd1: begin
            ethcore_mac_core_tx_preamble_source_valid <= 1'd1;
            case (ethcore_mac_core_tx_preamble_count)
                1'd0: begin
                    ethcore_mac_core_tx_preamble_source_payload_data <= ethcore_mac_core_tx_preamble_preamble[31:0];
                end
                default: begin
                    ethcore_mac_core_tx_preamble_source_payload_data <= ethcore_mac_core_tx_preamble_preamble[63:32];
                end
            endcase
            if (ethcore_mac_core_tx_preamble_source_ready) begin
                if ((ethcore_mac_core_tx_preamble_count == 1'd1)) begin
                    liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= 2'd2;
                end else begin
                    ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= (ethcore_mac_core_tx_preamble_count + 1'd1);
                    ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_mac_core_tx_preamble_source_valid <= ethcore_mac_core_tx_preamble_sink_valid;
            ethcore_mac_core_tx_preamble_sink_ready <= ethcore_mac_core_tx_preamble_source_ready;
            ethcore_mac_core_tx_preamble_source_first <= ethcore_mac_core_tx_preamble_sink_first;
            ethcore_mac_core_tx_preamble_source_last <= ethcore_mac_core_tx_preamble_sink_last;
            ethcore_mac_core_tx_preamble_source_payload_error <= ethcore_mac_core_tx_preamble_sink_payload_error;
            if (((ethcore_mac_core_tx_preamble_sink_valid & ethcore_mac_core_tx_preamble_sink_last) & ethcore_mac_core_tx_preamble_source_ready)) begin
                liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= 1'd0;
            end
        end
        default: begin
            ethcore_mac_core_tx_preamble_sink_ready <= 1'd1;
            ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value <= 1'd0;
            ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce <= 1'd1;
            if (ethcore_mac_core_tx_preamble_sink_valid) begin
                ethcore_mac_core_tx_preamble_sink_ready <= 1'd0;
                liteethmac_txdatapath_liteethmacpreambleinserter_next_state <= 1'd1;
            end
        end
    endcase
end
assign ethcore_mac_core_tx_cdc_cdc_sink_valid = ethcore_mac_core_tx_cdc_sink_sink_valid;
assign ethcore_mac_core_tx_cdc_sink_sink_ready = ethcore_mac_core_tx_cdc_cdc_sink_ready;
assign ethcore_mac_core_tx_cdc_cdc_sink_first = ethcore_mac_core_tx_cdc_sink_sink_first;
assign ethcore_mac_core_tx_cdc_cdc_sink_last = ethcore_mac_core_tx_cdc_sink_sink_last;
assign ethcore_mac_core_tx_cdc_cdc_sink_payload_data = ethcore_mac_core_tx_cdc_sink_sink_payload_data;
assign ethcore_mac_core_tx_cdc_cdc_sink_payload_last_be = ethcore_mac_core_tx_cdc_sink_sink_payload_last_be;
assign ethcore_mac_core_tx_cdc_cdc_sink_payload_error = ethcore_mac_core_tx_cdc_sink_sink_payload_error;
assign ethcore_mac_core_tx_cdc_source_source_valid = ethcore_mac_core_tx_cdc_cdc_source_valid;
assign ethcore_mac_core_tx_cdc_cdc_source_ready = ethcore_mac_core_tx_cdc_source_source_ready;
assign ethcore_mac_core_tx_cdc_source_source_first = ethcore_mac_core_tx_cdc_cdc_source_first;
assign ethcore_mac_core_tx_cdc_source_source_last = ethcore_mac_core_tx_cdc_cdc_source_last;
assign ethcore_mac_core_tx_cdc_source_source_payload_data = ethcore_mac_core_tx_cdc_cdc_source_payload_data;
assign ethcore_mac_core_tx_cdc_source_source_payload_last_be = ethcore_mac_core_tx_cdc_cdc_source_payload_last_be;
assign ethcore_mac_core_tx_cdc_source_source_payload_error = ethcore_mac_core_tx_cdc_cdc_source_payload_error;
assign ethcore_mac_core_tx_cdc_cdc_asyncfifo_din = {ethcore_mac_core_tx_cdc_cdc_fifo_in_last, ethcore_mac_core_tx_cdc_cdc_fifo_in_first, ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_error, ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_last_be, ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_data};
assign {ethcore_mac_core_tx_cdc_cdc_fifo_out_last, ethcore_mac_core_tx_cdc_cdc_fifo_out_first, ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_error, ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_last_be, ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_data} = ethcore_mac_core_tx_cdc_cdc_dout;
assign ethcore_mac_core_tx_cdc_cdc_sink_ready = ethcore_mac_core_tx_cdc_cdc_asyncfifo_writable;
assign ethcore_mac_core_tx_cdc_cdc_asyncfifo_we = ethcore_mac_core_tx_cdc_cdc_sink_valid;
assign ethcore_mac_core_tx_cdc_cdc_fifo_in_first = ethcore_mac_core_tx_cdc_cdc_sink_first;
assign ethcore_mac_core_tx_cdc_cdc_fifo_in_last = ethcore_mac_core_tx_cdc_cdc_sink_last;
assign ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_data = ethcore_mac_core_tx_cdc_cdc_sink_payload_data;
assign ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_last_be = ethcore_mac_core_tx_cdc_cdc_sink_payload_last_be;
assign ethcore_mac_core_tx_cdc_cdc_fifo_in_payload_error = ethcore_mac_core_tx_cdc_cdc_sink_payload_error;
assign ethcore_mac_core_tx_cdc_cdc_source_valid = ethcore_mac_core_tx_cdc_cdc_readable;
assign ethcore_mac_core_tx_cdc_cdc_source_first = ethcore_mac_core_tx_cdc_cdc_fifo_out_first;
assign ethcore_mac_core_tx_cdc_cdc_source_last = ethcore_mac_core_tx_cdc_cdc_fifo_out_last;
assign ethcore_mac_core_tx_cdc_cdc_source_payload_data = ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_data;
assign ethcore_mac_core_tx_cdc_cdc_source_payload_last_be = ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_last_be;
assign ethcore_mac_core_tx_cdc_cdc_source_payload_error = ethcore_mac_core_tx_cdc_cdc_fifo_out_payload_error;
assign ethcore_mac_core_tx_cdc_cdc_re = ethcore_mac_core_tx_cdc_cdc_source_ready;
assign ethcore_mac_core_tx_cdc_cdc_asyncfifo_re = (ethcore_mac_core_tx_cdc_cdc_re | (~ethcore_mac_core_tx_cdc_cdc_readable));
assign ethcore_mac_core_tx_cdc_cdc_graycounter0_ce = (ethcore_mac_core_tx_cdc_cdc_asyncfifo_writable & ethcore_mac_core_tx_cdc_cdc_asyncfifo_we);
assign ethcore_mac_core_tx_cdc_cdc_graycounter1_ce = (ethcore_mac_core_tx_cdc_cdc_asyncfifo_readable & ethcore_mac_core_tx_cdc_cdc_asyncfifo_re);
assign ethcore_mac_core_tx_cdc_cdc_asyncfifo_writable = (((ethcore_mac_core_tx_cdc_cdc_graycounter0_q[5] == ethcore_mac_core_tx_cdc_cdc_consume_wdomain[5]) | (ethcore_mac_core_tx_cdc_cdc_graycounter0_q[4] == ethcore_mac_core_tx_cdc_cdc_consume_wdomain[4])) | (ethcore_mac_core_tx_cdc_cdc_graycounter0_q[3:0] != ethcore_mac_core_tx_cdc_cdc_consume_wdomain[3:0]));
assign ethcore_mac_core_tx_cdc_cdc_asyncfifo_readable = (ethcore_mac_core_tx_cdc_cdc_graycounter1_q != ethcore_mac_core_tx_cdc_cdc_produce_rdomain);
assign ethcore_mac_core_tx_cdc_cdc_wrport_adr = ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary[4:0];
assign ethcore_mac_core_tx_cdc_cdc_wrport_dat_w = ethcore_mac_core_tx_cdc_cdc_asyncfifo_din;
assign ethcore_mac_core_tx_cdc_cdc_wrport_we = ethcore_mac_core_tx_cdc_cdc_graycounter0_ce;
assign ethcore_mac_core_tx_cdc_cdc_rdport_adr = ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign ethcore_mac_core_tx_cdc_cdc_asyncfifo_dout = ethcore_mac_core_tx_cdc_cdc_rdport_dat_r;
always @(*) begin
    ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
    if (ethcore_mac_core_tx_cdc_cdc_graycounter0_ce) begin
        ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary <= (ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary <= ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary;
    end
end
assign ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next = (ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary ^ ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
    if (ethcore_mac_core_tx_cdc_cdc_graycounter1_ce) begin
        ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary <= (ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary <= ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary;
    end
end
assign ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next = (ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary ^ ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign ethcore_mac_core_tx_converter_converter_sink_valid = ethcore_mac_core_tx_converter_sink_valid;
assign ethcore_mac_core_tx_converter_converter_sink_first = ethcore_mac_core_tx_converter_sink_first;
assign ethcore_mac_core_tx_converter_converter_sink_last = ethcore_mac_core_tx_converter_sink_last;
assign ethcore_mac_core_tx_converter_sink_ready = ethcore_mac_core_tx_converter_converter_sink_ready;
always @(*) begin
    ethcore_mac_core_tx_converter_converter_sink_payload_data <= 40'd0;
    ethcore_mac_core_tx_converter_converter_sink_payload_data[7:0] <= ethcore_mac_core_tx_converter_sink_payload_data[7:0];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[8] <= ethcore_mac_core_tx_converter_sink_payload_last_be[0];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[9] <= ethcore_mac_core_tx_converter_sink_payload_error[0];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[17:10] <= ethcore_mac_core_tx_converter_sink_payload_data[15:8];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[18] <= ethcore_mac_core_tx_converter_sink_payload_last_be[1];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[19] <= ethcore_mac_core_tx_converter_sink_payload_error[1];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[27:20] <= ethcore_mac_core_tx_converter_sink_payload_data[23:16];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[28] <= ethcore_mac_core_tx_converter_sink_payload_last_be[2];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[29] <= ethcore_mac_core_tx_converter_sink_payload_error[2];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[37:30] <= ethcore_mac_core_tx_converter_sink_payload_data[31:24];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[38] <= ethcore_mac_core_tx_converter_sink_payload_last_be[3];
    ethcore_mac_core_tx_converter_converter_sink_payload_data[39] <= ethcore_mac_core_tx_converter_sink_payload_error[3];
end
assign ethcore_mac_core_tx_converter_source_valid = ethcore_mac_core_tx_converter_source_source_valid;
assign ethcore_mac_core_tx_converter_source_first = ethcore_mac_core_tx_converter_source_source_first;
assign ethcore_mac_core_tx_converter_source_last = ethcore_mac_core_tx_converter_source_source_last;
assign ethcore_mac_core_tx_converter_source_source_ready = ethcore_mac_core_tx_converter_source_ready;
assign {ethcore_mac_core_tx_converter_source_payload_error, ethcore_mac_core_tx_converter_source_payload_last_be, ethcore_mac_core_tx_converter_source_payload_data} = ethcore_mac_core_tx_converter_source_source_payload_data;
assign ethcore_mac_core_tx_converter_source_source_valid = ethcore_mac_core_tx_converter_converter_source_valid;
assign ethcore_mac_core_tx_converter_converter_source_ready = ethcore_mac_core_tx_converter_source_source_ready;
assign ethcore_mac_core_tx_converter_source_source_first = ethcore_mac_core_tx_converter_converter_source_first;
assign ethcore_mac_core_tx_converter_source_source_last = ethcore_mac_core_tx_converter_converter_source_last;
assign ethcore_mac_core_tx_converter_source_source_payload_data = ethcore_mac_core_tx_converter_converter_source_payload_data;
assign ethcore_mac_core_tx_converter_converter_first = (ethcore_mac_core_tx_converter_converter_mux == 1'd0);
assign ethcore_mac_core_tx_converter_converter_last = (ethcore_mac_core_tx_converter_converter_mux == 2'd3);
assign ethcore_mac_core_tx_converter_converter_source_valid = ethcore_mac_core_tx_converter_converter_sink_valid;
assign ethcore_mac_core_tx_converter_converter_source_first = (ethcore_mac_core_tx_converter_converter_sink_first & ethcore_mac_core_tx_converter_converter_first);
assign ethcore_mac_core_tx_converter_converter_source_last = (ethcore_mac_core_tx_converter_converter_sink_last & ethcore_mac_core_tx_converter_converter_last);
assign ethcore_mac_core_tx_converter_converter_sink_ready = (ethcore_mac_core_tx_converter_converter_last & ethcore_mac_core_tx_converter_converter_source_ready);
always @(*) begin
    ethcore_mac_core_tx_converter_converter_source_payload_data <= 10'd0;
    case (ethcore_mac_core_tx_converter_converter_mux)
        1'd0: begin
            ethcore_mac_core_tx_converter_converter_source_payload_data <= ethcore_mac_core_tx_converter_converter_sink_payload_data[9:0];
        end
        1'd1: begin
            ethcore_mac_core_tx_converter_converter_source_payload_data <= ethcore_mac_core_tx_converter_converter_sink_payload_data[19:10];
        end
        2'd2: begin
            ethcore_mac_core_tx_converter_converter_source_payload_data <= ethcore_mac_core_tx_converter_converter_sink_payload_data[29:20];
        end
        default: begin
            ethcore_mac_core_tx_converter_converter_source_payload_data <= ethcore_mac_core_tx_converter_converter_sink_payload_data[39:30];
        end
    endcase
end
assign ethcore_mac_core_tx_converter_converter_source_payload_valid_token_count = ethcore_mac_core_tx_converter_converter_last;
assign ethcore_mac_core_tx_last_be_last_handler_sink_valid = ethcore_mac_core_tx_last_be_sink_sink_valid;
assign ethcore_mac_core_tx_last_be_sink_sink_ready = ethcore_mac_core_tx_last_be_last_handler_sink_ready;
assign ethcore_mac_core_tx_last_be_last_handler_sink_first = ethcore_mac_core_tx_last_be_sink_sink_first;
assign ethcore_mac_core_tx_last_be_last_handler_sink_last = ethcore_mac_core_tx_last_be_sink_sink_last;
assign ethcore_mac_core_tx_last_be_last_handler_sink_payload_data = ethcore_mac_core_tx_last_be_sink_sink_payload_data;
assign ethcore_mac_core_tx_last_be_last_handler_sink_payload_last_be = ethcore_mac_core_tx_last_be_sink_sink_payload_last_be;
assign ethcore_mac_core_tx_last_be_last_handler_sink_payload_error = ethcore_mac_core_tx_last_be_sink_sink_payload_error;
assign ethcore_mac_core_tx_last_be_source_source_valid = ethcore_mac_core_tx_last_be_last_handler_source_valid;
assign ethcore_mac_core_tx_last_be_last_handler_source_ready = ethcore_mac_core_tx_last_be_source_source_ready;
assign ethcore_mac_core_tx_last_be_source_source_first = ethcore_mac_core_tx_last_be_last_handler_source_first;
assign ethcore_mac_core_tx_last_be_source_source_last = ethcore_mac_core_tx_last_be_last_handler_source_last;
assign ethcore_mac_core_tx_last_be_source_source_payload_data = ethcore_mac_core_tx_last_be_last_handler_source_payload_data;
assign ethcore_mac_core_tx_last_be_source_source_payload_last_be = ethcore_mac_core_tx_last_be_last_handler_source_payload_last_be;
assign ethcore_mac_core_tx_last_be_source_source_payload_error = ethcore_mac_core_tx_last_be_last_handler_source_payload_error;
always @(*) begin
    ethcore_mac_core_tx_last_be_last_handler_sink_ready <= 1'd0;
    ethcore_mac_core_tx_last_be_last_handler_source_first <= 1'd0;
    ethcore_mac_core_tx_last_be_last_handler_source_last <= 1'd0;
    ethcore_mac_core_tx_last_be_last_handler_source_payload_data <= 8'd0;
    ethcore_mac_core_tx_last_be_last_handler_source_payload_error <= 1'd0;
    ethcore_mac_core_tx_last_be_last_handler_source_payload_last_be <= 1'd0;
    ethcore_mac_core_tx_last_be_last_handler_source_valid <= 1'd0;
    liteethmac_txdatapath_liteethmactxlastbe_next_state <= 1'd0;
    liteethmac_txdatapath_liteethmactxlastbe_next_state <= liteethmac_txdatapath_liteethmactxlastbe_state;
    case (liteethmac_txdatapath_liteethmactxlastbe_state)
        1'd1: begin
            ethcore_mac_core_tx_last_be_last_handler_sink_ready <= 1'd1;
            if ((ethcore_mac_core_tx_last_be_last_handler_sink_valid & ethcore_mac_core_tx_last_be_last_handler_sink_last)) begin
                liteethmac_txdatapath_liteethmactxlastbe_next_state <= 1'd0;
            end
        end
        default: begin
            ethcore_mac_core_tx_last_be_last_handler_source_valid <= ethcore_mac_core_tx_last_be_last_handler_sink_valid;
            ethcore_mac_core_tx_last_be_last_handler_sink_ready <= ethcore_mac_core_tx_last_be_last_handler_source_ready;
            ethcore_mac_core_tx_last_be_last_handler_source_first <= ethcore_mac_core_tx_last_be_last_handler_sink_first;
            ethcore_mac_core_tx_last_be_last_handler_source_last <= ethcore_mac_core_tx_last_be_last_handler_sink_last;
            ethcore_mac_core_tx_last_be_last_handler_source_payload_data <= ethcore_mac_core_tx_last_be_last_handler_sink_payload_data;
            ethcore_mac_core_tx_last_be_last_handler_source_payload_last_be <= ethcore_mac_core_tx_last_be_last_handler_sink_payload_last_be;
            ethcore_mac_core_tx_last_be_last_handler_source_payload_error <= ethcore_mac_core_tx_last_be_last_handler_sink_payload_error;
            ethcore_mac_core_tx_last_be_last_handler_source_last <= (ethcore_mac_core_tx_last_be_last_handler_sink_payload_last_be != 1'd0);
            if ((ethcore_mac_core_tx_last_be_last_handler_sink_valid & ethcore_mac_core_tx_last_be_last_handler_sink_ready)) begin
                if ((ethcore_mac_core_tx_last_be_last_handler_source_last & (~ethcore_mac_core_tx_last_be_last_handler_sink_last))) begin
                    liteethmac_txdatapath_liteethmactxlastbe_next_state <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= 4'd0;
    ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd0;
    ethcore_mac_core_tx_gap_sink_ready <= 1'd0;
    ethcore_mac_core_tx_gap_source_first <= 1'd0;
    ethcore_mac_core_tx_gap_source_last <= 1'd0;
    ethcore_mac_core_tx_gap_source_payload_data <= 8'd0;
    ethcore_mac_core_tx_gap_source_payload_error <= 1'd0;
    ethcore_mac_core_tx_gap_source_payload_last_be <= 1'd0;
    ethcore_mac_core_tx_gap_source_valid <= 1'd0;
    liteethmac_txdatapath_liteethmacgap_next_state <= 1'd0;
    liteethmac_txdatapath_liteethmacgap_next_state <= liteethmac_txdatapath_liteethmacgap_state;
    case (liteethmac_txdatapath_liteethmacgap_state)
        1'd1: begin
            ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= (ethcore_mac_core_tx_gap_counter + 1'd1);
            ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd1;
            if ((ethcore_mac_core_tx_gap_counter == 4'd11)) begin
                liteethmac_txdatapath_liteethmacgap_next_state <= 1'd0;
            end
        end
        default: begin
            ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value <= 1'd0;
            ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce <= 1'd1;
            ethcore_mac_core_tx_gap_source_valid <= ethcore_mac_core_tx_gap_sink_valid;
            ethcore_mac_core_tx_gap_sink_ready <= ethcore_mac_core_tx_gap_source_ready;
            ethcore_mac_core_tx_gap_source_first <= ethcore_mac_core_tx_gap_sink_first;
            ethcore_mac_core_tx_gap_source_last <= ethcore_mac_core_tx_gap_sink_last;
            ethcore_mac_core_tx_gap_source_payload_data <= ethcore_mac_core_tx_gap_sink_payload_data;
            ethcore_mac_core_tx_gap_source_payload_last_be <= ethcore_mac_core_tx_gap_sink_payload_last_be;
            ethcore_mac_core_tx_gap_source_payload_error <= ethcore_mac_core_tx_gap_sink_payload_error;
            if (((ethcore_mac_core_tx_gap_sink_valid & ethcore_mac_core_tx_gap_sink_last) & ethcore_mac_core_tx_gap_sink_ready)) begin
                liteethmac_txdatapath_liteethmacgap_next_state <= 1'd1;
            end
        end
    endcase
end
assign ethcore_mac_core_tx_padding_sink_valid = ethcore_mac_core_sink_valid;
assign ethcore_mac_core_sink_ready = ethcore_mac_core_tx_padding_sink_ready;
assign ethcore_mac_core_tx_padding_sink_first = ethcore_mac_core_sink_first;
assign ethcore_mac_core_tx_padding_sink_last = ethcore_mac_core_sink_last;
assign ethcore_mac_core_tx_padding_sink_payload_data = ethcore_mac_core_sink_payload_data;
assign ethcore_mac_core_tx_padding_sink_payload_last_be = ethcore_mac_core_sink_payload_last_be;
assign ethcore_mac_core_tx_padding_sink_payload_error = ethcore_mac_core_sink_payload_error;
assign ethcore_mac_core_tx_crc_sink_sink_valid = ethcore_mac_core_tx_padding_source_valid;
assign ethcore_mac_core_tx_padding_source_ready = ethcore_mac_core_tx_crc_sink_sink_ready;
assign ethcore_mac_core_tx_crc_sink_sink_first = ethcore_mac_core_tx_padding_source_first;
assign ethcore_mac_core_tx_crc_sink_sink_last = ethcore_mac_core_tx_padding_source_last;
assign ethcore_mac_core_tx_crc_sink_sink_payload_data = ethcore_mac_core_tx_padding_source_payload_data;
assign ethcore_mac_core_tx_crc_sink_sink_payload_last_be = ethcore_mac_core_tx_padding_source_payload_last_be;
assign ethcore_mac_core_tx_crc_sink_sink_payload_error = ethcore_mac_core_tx_padding_source_payload_error;
assign ethcore_mac_core_tx_preamble_sink_valid = ethcore_mac_core_tx_crc_source_valid;
assign ethcore_mac_core_tx_crc_source_ready = ethcore_mac_core_tx_preamble_sink_ready;
assign ethcore_mac_core_tx_preamble_sink_first = ethcore_mac_core_tx_crc_source_first;
assign ethcore_mac_core_tx_preamble_sink_last = ethcore_mac_core_tx_crc_source_last;
assign ethcore_mac_core_tx_preamble_sink_payload_data = ethcore_mac_core_tx_crc_source_payload_data;
assign ethcore_mac_core_tx_preamble_sink_payload_last_be = ethcore_mac_core_tx_crc_source_payload_last_be;
assign ethcore_mac_core_tx_preamble_sink_payload_error = ethcore_mac_core_tx_crc_source_payload_error;
assign ethcore_mac_core_tx_cdc_sink_sink_valid = ethcore_mac_core_tx_preamble_source_valid;
assign ethcore_mac_core_tx_preamble_source_ready = ethcore_mac_core_tx_cdc_sink_sink_ready;
assign ethcore_mac_core_tx_cdc_sink_sink_first = ethcore_mac_core_tx_preamble_source_first;
assign ethcore_mac_core_tx_cdc_sink_sink_last = ethcore_mac_core_tx_preamble_source_last;
assign ethcore_mac_core_tx_cdc_sink_sink_payload_data = ethcore_mac_core_tx_preamble_source_payload_data;
assign ethcore_mac_core_tx_cdc_sink_sink_payload_last_be = ethcore_mac_core_tx_preamble_source_payload_last_be;
assign ethcore_mac_core_tx_cdc_sink_sink_payload_error = ethcore_mac_core_tx_preamble_source_payload_error;
assign ethcore_mac_core_tx_converter_sink_valid = ethcore_mac_core_tx_cdc_source_source_valid;
assign ethcore_mac_core_tx_cdc_source_source_ready = ethcore_mac_core_tx_converter_sink_ready;
assign ethcore_mac_core_tx_converter_sink_first = ethcore_mac_core_tx_cdc_source_source_first;
assign ethcore_mac_core_tx_converter_sink_last = ethcore_mac_core_tx_cdc_source_source_last;
assign ethcore_mac_core_tx_converter_sink_payload_data = ethcore_mac_core_tx_cdc_source_source_payload_data;
assign ethcore_mac_core_tx_converter_sink_payload_last_be = ethcore_mac_core_tx_cdc_source_source_payload_last_be;
assign ethcore_mac_core_tx_converter_sink_payload_error = ethcore_mac_core_tx_cdc_source_source_payload_error;
assign ethcore_mac_core_tx_last_be_sink_sink_valid = ethcore_mac_core_tx_converter_source_valid;
assign ethcore_mac_core_tx_converter_source_ready = ethcore_mac_core_tx_last_be_sink_sink_ready;
assign ethcore_mac_core_tx_last_be_sink_sink_first = ethcore_mac_core_tx_converter_source_first;
assign ethcore_mac_core_tx_last_be_sink_sink_last = ethcore_mac_core_tx_converter_source_last;
assign ethcore_mac_core_tx_last_be_sink_sink_payload_data = ethcore_mac_core_tx_converter_source_payload_data;
assign ethcore_mac_core_tx_last_be_sink_sink_payload_last_be = ethcore_mac_core_tx_converter_source_payload_last_be;
assign ethcore_mac_core_tx_last_be_sink_sink_payload_error = ethcore_mac_core_tx_converter_source_payload_error;
assign ethcore_mac_core_tx_gap_sink_valid = ethcore_mac_core_tx_last_be_source_source_valid;
assign ethcore_mac_core_tx_last_be_source_source_ready = ethcore_mac_core_tx_gap_sink_ready;
assign ethcore_mac_core_tx_gap_sink_first = ethcore_mac_core_tx_last_be_source_source_first;
assign ethcore_mac_core_tx_gap_sink_last = ethcore_mac_core_tx_last_be_source_source_last;
assign ethcore_mac_core_tx_gap_sink_payload_data = ethcore_mac_core_tx_last_be_source_source_payload_data;
assign ethcore_mac_core_tx_gap_sink_payload_last_be = ethcore_mac_core_tx_last_be_source_source_payload_last_be;
assign ethcore_mac_core_tx_gap_sink_payload_error = ethcore_mac_core_tx_last_be_source_source_payload_error;
assign add_etherbone_colorlight_sink_valid = ethcore_mac_core_tx_gap_source_valid;
assign ethcore_mac_core_tx_gap_source_ready = add_etherbone_colorlight_sink_ready;
assign add_etherbone_colorlight_sink_first = ethcore_mac_core_tx_gap_source_first;
assign add_etherbone_colorlight_sink_last = ethcore_mac_core_tx_gap_source_last;
assign add_etherbone_colorlight_sink_payload_data = ethcore_mac_core_tx_gap_source_payload_data;
assign add_etherbone_colorlight_sink_payload_last_be = ethcore_mac_core_tx_gap_source_payload_last_be;
assign add_etherbone_colorlight_sink_payload_error = ethcore_mac_core_tx_gap_source_payload_error;
assign ethcore_mac_core_pulsesynchronizer0_i = ethcore_mac_core_rx_preamble_error;
assign ethcore_mac_core_pulsesynchronizer1_i = ethcore_mac_core_liteethmaccrc32checker_error;
assign ethcore_mac_core_rx_last_be_source_valid = ethcore_mac_core_rx_last_be_sink_valid;
assign ethcore_mac_core_rx_last_be_sink_ready = ethcore_mac_core_rx_last_be_source_ready;
assign ethcore_mac_core_rx_last_be_source_first = ethcore_mac_core_rx_last_be_sink_first;
assign ethcore_mac_core_rx_last_be_source_last = ethcore_mac_core_rx_last_be_sink_last;
assign ethcore_mac_core_rx_last_be_source_payload_data = ethcore_mac_core_rx_last_be_sink_payload_data;
assign ethcore_mac_core_rx_last_be_source_payload_error = ethcore_mac_core_rx_last_be_sink_payload_error;
always @(*) begin
    ethcore_mac_core_rx_last_be_source_payload_last_be <= 1'd0;
    ethcore_mac_core_rx_last_be_source_payload_last_be <= ethcore_mac_core_rx_last_be_sink_payload_last_be;
    if (1'd1) begin
        ethcore_mac_core_rx_last_be_source_payload_last_be <= ethcore_mac_core_rx_last_be_sink_last;
    end
end
assign ethcore_mac_core_rx_converter_converter_sink_valid = ethcore_mac_core_rx_converter_sink_valid;
assign ethcore_mac_core_rx_converter_converter_sink_first = ethcore_mac_core_rx_converter_sink_first;
assign ethcore_mac_core_rx_converter_converter_sink_last = ethcore_mac_core_rx_converter_sink_last;
assign ethcore_mac_core_rx_converter_sink_ready = ethcore_mac_core_rx_converter_converter_sink_ready;
assign ethcore_mac_core_rx_converter_converter_sink_payload_data = {ethcore_mac_core_rx_converter_sink_payload_error, ethcore_mac_core_rx_converter_sink_payload_last_be, ethcore_mac_core_rx_converter_sink_payload_data};
assign ethcore_mac_core_rx_converter_source_valid = ethcore_mac_core_rx_converter_source_source_valid;
assign ethcore_mac_core_rx_converter_source_first = ethcore_mac_core_rx_converter_source_source_first;
assign ethcore_mac_core_rx_converter_source_last = ethcore_mac_core_rx_converter_source_source_last;
assign ethcore_mac_core_rx_converter_source_source_ready = ethcore_mac_core_rx_converter_source_ready;
always @(*) begin
    ethcore_mac_core_rx_converter_source_payload_data <= 32'd0;
    ethcore_mac_core_rx_converter_source_payload_data[7:0] <= ethcore_mac_core_rx_converter_source_source_payload_data[7:0];
    ethcore_mac_core_rx_converter_source_payload_data[15:8] <= ethcore_mac_core_rx_converter_source_source_payload_data[17:10];
    ethcore_mac_core_rx_converter_source_payload_data[23:16] <= ethcore_mac_core_rx_converter_source_source_payload_data[27:20];
    ethcore_mac_core_rx_converter_source_payload_data[31:24] <= ethcore_mac_core_rx_converter_source_source_payload_data[37:30];
end
always @(*) begin
    ethcore_mac_core_rx_converter_source_payload_last_be <= 4'd0;
    ethcore_mac_core_rx_converter_source_payload_last_be[0] <= ethcore_mac_core_rx_converter_source_source_payload_data[8];
    ethcore_mac_core_rx_converter_source_payload_last_be[1] <= ethcore_mac_core_rx_converter_source_source_payload_data[18];
    ethcore_mac_core_rx_converter_source_payload_last_be[2] <= ethcore_mac_core_rx_converter_source_source_payload_data[28];
    ethcore_mac_core_rx_converter_source_payload_last_be[3] <= ethcore_mac_core_rx_converter_source_source_payload_data[38];
end
always @(*) begin
    ethcore_mac_core_rx_converter_source_payload_error <= 4'd0;
    ethcore_mac_core_rx_converter_source_payload_error[0] <= ethcore_mac_core_rx_converter_source_source_payload_data[9];
    ethcore_mac_core_rx_converter_source_payload_error[1] <= ethcore_mac_core_rx_converter_source_source_payload_data[19];
    ethcore_mac_core_rx_converter_source_payload_error[2] <= ethcore_mac_core_rx_converter_source_source_payload_data[29];
    ethcore_mac_core_rx_converter_source_payload_error[3] <= ethcore_mac_core_rx_converter_source_source_payload_data[39];
end
assign ethcore_mac_core_rx_converter_source_source_valid = ethcore_mac_core_rx_converter_converter_source_valid;
assign ethcore_mac_core_rx_converter_converter_source_ready = ethcore_mac_core_rx_converter_source_source_ready;
assign ethcore_mac_core_rx_converter_source_source_first = ethcore_mac_core_rx_converter_converter_source_first;
assign ethcore_mac_core_rx_converter_source_source_last = ethcore_mac_core_rx_converter_converter_source_last;
assign ethcore_mac_core_rx_converter_source_source_payload_data = ethcore_mac_core_rx_converter_converter_source_payload_data;
assign ethcore_mac_core_rx_converter_converter_sink_ready = ((~ethcore_mac_core_rx_converter_converter_strobe_all) | ethcore_mac_core_rx_converter_converter_source_ready);
assign ethcore_mac_core_rx_converter_converter_source_valid = ethcore_mac_core_rx_converter_converter_strobe_all;
assign ethcore_mac_core_rx_converter_converter_load_part = (ethcore_mac_core_rx_converter_converter_sink_valid & ethcore_mac_core_rx_converter_converter_sink_ready);
assign ethcore_mac_core_rx_cdc_cdc_sink_valid = ethcore_mac_core_rx_cdc_sink_sink_valid;
assign ethcore_mac_core_rx_cdc_sink_sink_ready = ethcore_mac_core_rx_cdc_cdc_sink_ready;
assign ethcore_mac_core_rx_cdc_cdc_sink_first = ethcore_mac_core_rx_cdc_sink_sink_first;
assign ethcore_mac_core_rx_cdc_cdc_sink_last = ethcore_mac_core_rx_cdc_sink_sink_last;
assign ethcore_mac_core_rx_cdc_cdc_sink_payload_data = ethcore_mac_core_rx_cdc_sink_sink_payload_data;
assign ethcore_mac_core_rx_cdc_cdc_sink_payload_last_be = ethcore_mac_core_rx_cdc_sink_sink_payload_last_be;
assign ethcore_mac_core_rx_cdc_cdc_sink_payload_error = ethcore_mac_core_rx_cdc_sink_sink_payload_error;
assign ethcore_mac_core_rx_cdc_source_source_valid = ethcore_mac_core_rx_cdc_cdc_source_valid;
assign ethcore_mac_core_rx_cdc_cdc_source_ready = ethcore_mac_core_rx_cdc_source_source_ready;
assign ethcore_mac_core_rx_cdc_source_source_first = ethcore_mac_core_rx_cdc_cdc_source_first;
assign ethcore_mac_core_rx_cdc_source_source_last = ethcore_mac_core_rx_cdc_cdc_source_last;
assign ethcore_mac_core_rx_cdc_source_source_payload_data = ethcore_mac_core_rx_cdc_cdc_source_payload_data;
assign ethcore_mac_core_rx_cdc_source_source_payload_last_be = ethcore_mac_core_rx_cdc_cdc_source_payload_last_be;
assign ethcore_mac_core_rx_cdc_source_source_payload_error = ethcore_mac_core_rx_cdc_cdc_source_payload_error;
assign ethcore_mac_core_rx_cdc_cdc_asyncfifo_din = {ethcore_mac_core_rx_cdc_cdc_fifo_in_last, ethcore_mac_core_rx_cdc_cdc_fifo_in_first, ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_error, ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_last_be, ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_data};
assign {ethcore_mac_core_rx_cdc_cdc_fifo_out_last, ethcore_mac_core_rx_cdc_cdc_fifo_out_first, ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_error, ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_last_be, ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_data} = ethcore_mac_core_rx_cdc_cdc_dout;
assign ethcore_mac_core_rx_cdc_cdc_sink_ready = ethcore_mac_core_rx_cdc_cdc_asyncfifo_writable;
assign ethcore_mac_core_rx_cdc_cdc_asyncfifo_we = ethcore_mac_core_rx_cdc_cdc_sink_valid;
assign ethcore_mac_core_rx_cdc_cdc_fifo_in_first = ethcore_mac_core_rx_cdc_cdc_sink_first;
assign ethcore_mac_core_rx_cdc_cdc_fifo_in_last = ethcore_mac_core_rx_cdc_cdc_sink_last;
assign ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_data = ethcore_mac_core_rx_cdc_cdc_sink_payload_data;
assign ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_last_be = ethcore_mac_core_rx_cdc_cdc_sink_payload_last_be;
assign ethcore_mac_core_rx_cdc_cdc_fifo_in_payload_error = ethcore_mac_core_rx_cdc_cdc_sink_payload_error;
assign ethcore_mac_core_rx_cdc_cdc_source_valid = ethcore_mac_core_rx_cdc_cdc_readable;
assign ethcore_mac_core_rx_cdc_cdc_source_first = ethcore_mac_core_rx_cdc_cdc_fifo_out_first;
assign ethcore_mac_core_rx_cdc_cdc_source_last = ethcore_mac_core_rx_cdc_cdc_fifo_out_last;
assign ethcore_mac_core_rx_cdc_cdc_source_payload_data = ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_data;
assign ethcore_mac_core_rx_cdc_cdc_source_payload_last_be = ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_last_be;
assign ethcore_mac_core_rx_cdc_cdc_source_payload_error = ethcore_mac_core_rx_cdc_cdc_fifo_out_payload_error;
assign ethcore_mac_core_rx_cdc_cdc_re = ethcore_mac_core_rx_cdc_cdc_source_ready;
assign ethcore_mac_core_rx_cdc_cdc_asyncfifo_re = (ethcore_mac_core_rx_cdc_cdc_re | (~ethcore_mac_core_rx_cdc_cdc_readable));
assign ethcore_mac_core_rx_cdc_cdc_graycounter0_ce = (ethcore_mac_core_rx_cdc_cdc_asyncfifo_writable & ethcore_mac_core_rx_cdc_cdc_asyncfifo_we);
assign ethcore_mac_core_rx_cdc_cdc_graycounter1_ce = (ethcore_mac_core_rx_cdc_cdc_asyncfifo_readable & ethcore_mac_core_rx_cdc_cdc_asyncfifo_re);
assign ethcore_mac_core_rx_cdc_cdc_asyncfifo_writable = (((ethcore_mac_core_rx_cdc_cdc_graycounter0_q[5] == ethcore_mac_core_rx_cdc_cdc_consume_wdomain[5]) | (ethcore_mac_core_rx_cdc_cdc_graycounter0_q[4] == ethcore_mac_core_rx_cdc_cdc_consume_wdomain[4])) | (ethcore_mac_core_rx_cdc_cdc_graycounter0_q[3:0] != ethcore_mac_core_rx_cdc_cdc_consume_wdomain[3:0]));
assign ethcore_mac_core_rx_cdc_cdc_asyncfifo_readable = (ethcore_mac_core_rx_cdc_cdc_graycounter1_q != ethcore_mac_core_rx_cdc_cdc_produce_rdomain);
assign ethcore_mac_core_rx_cdc_cdc_wrport_adr = ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary[4:0];
assign ethcore_mac_core_rx_cdc_cdc_wrport_dat_w = ethcore_mac_core_rx_cdc_cdc_asyncfifo_din;
assign ethcore_mac_core_rx_cdc_cdc_wrport_we = ethcore_mac_core_rx_cdc_cdc_graycounter0_ce;
assign ethcore_mac_core_rx_cdc_cdc_rdport_adr = ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign ethcore_mac_core_rx_cdc_cdc_asyncfifo_dout = ethcore_mac_core_rx_cdc_cdc_rdport_dat_r;
always @(*) begin
    ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
    if (ethcore_mac_core_rx_cdc_cdc_graycounter0_ce) begin
        ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary <= (ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary <= ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary;
    end
end
assign ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next = (ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary ^ ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
    if (ethcore_mac_core_rx_cdc_cdc_graycounter1_ce) begin
        ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary <= (ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary <= ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary;
    end
end
assign ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next = (ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary ^ ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign ethcore_mac_core_rx_preamble_source_payload_data = ethcore_mac_core_rx_preamble_sink_payload_data;
assign ethcore_mac_core_rx_preamble_source_payload_last_be = ethcore_mac_core_rx_preamble_sink_payload_last_be;
always @(*) begin
    ethcore_mac_core_rx_preamble_error <= 1'd0;
    ethcore_mac_core_rx_preamble_sink_ready <= 1'd0;
    ethcore_mac_core_rx_preamble_source_first <= 1'd0;
    ethcore_mac_core_rx_preamble_source_last <= 1'd0;
    ethcore_mac_core_rx_preamble_source_payload_error <= 4'd0;
    ethcore_mac_core_rx_preamble_source_valid <= 1'd0;
    liteethmac_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd0;
    liteethmac_rxdatapath_liteethmacpreamblechecker_next_state <= liteethmac_rxdatapath_liteethmacpreamblechecker_state;
    case (liteethmac_rxdatapath_liteethmacpreamblechecker_state)
        1'd1: begin
            ethcore_mac_core_rx_preamble_source_valid <= ethcore_mac_core_rx_preamble_sink_valid;
            ethcore_mac_core_rx_preamble_sink_ready <= ethcore_mac_core_rx_preamble_source_ready;
            ethcore_mac_core_rx_preamble_source_first <= ethcore_mac_core_rx_preamble_sink_first;
            ethcore_mac_core_rx_preamble_source_last <= ethcore_mac_core_rx_preamble_sink_last;
            ethcore_mac_core_rx_preamble_source_payload_error <= ethcore_mac_core_rx_preamble_sink_payload_error;
            if (((ethcore_mac_core_rx_preamble_source_valid & ethcore_mac_core_rx_preamble_source_last) & ethcore_mac_core_rx_preamble_source_ready)) begin
                liteethmac_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd0;
            end
        end
        default: begin
            ethcore_mac_core_rx_preamble_sink_ready <= 1'd1;
            if (((ethcore_mac_core_rx_preamble_sink_valid & (~ethcore_mac_core_rx_preamble_sink_last)) & (ethcore_mac_core_rx_preamble_sink_payload_data == ethcore_mac_core_rx_preamble_preamble[63:32]))) begin
                liteethmac_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd1;
            end
            if ((ethcore_mac_core_rx_preamble_sink_valid & ethcore_mac_core_rx_preamble_sink_last)) begin
                ethcore_mac_core_rx_preamble_error <= 1'd1;
            end
        end
    endcase
end
assign ethcore_mac_core_pulsesynchronizer0_o = (ethcore_mac_core_pulsesynchronizer0_toggle_o ^ ethcore_mac_core_pulsesynchronizer0_toggle_o_r);
assign ethcore_mac_core_liteethmaccrc32checker_fifo_full = (ethcore_mac_core_liteethmaccrc32checker_syncfifo_level == 1'd1);
assign ethcore_mac_core_liteethmaccrc32checker_fifo_in = (ethcore_mac_core_liteethmaccrc32checker_sink_sink_valid & ((~ethcore_mac_core_liteethmaccrc32checker_fifo_full) | ethcore_mac_core_liteethmaccrc32checker_fifo_out));
assign ethcore_mac_core_liteethmaccrc32checker_fifo_out = (ethcore_mac_core_liteethmaccrc32checker_source_source_valid & ethcore_mac_core_liteethmaccrc32checker_source_source_ready);
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_first = ethcore_mac_core_liteethmaccrc32checker_sink_sink_first;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_last = ethcore_mac_core_liteethmaccrc32checker_sink_sink_last;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_data = ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_data;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be = ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_error = ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_error;
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_valid <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_valid <= ethcore_mac_core_liteethmaccrc32checker_sink_sink_valid;
    ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_valid <= ethcore_mac_core_liteethmaccrc32checker_fifo_in;
end
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready <= ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_ready;
    ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready <= ethcore_mac_core_liteethmaccrc32checker_fifo_in;
end
assign ethcore_mac_core_liteethmaccrc32checker_crc_data = ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_data;
assign ethcore_mac_core_liteethmaccrc32checker_crc_be = ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be;
assign ethcore_mac_core_liteethmaccrc32checker_source_source_first = ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_first;
assign ethcore_mac_core_liteethmaccrc32checker_source_source_payload_data = ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_data;
assign ethcore_mac_core_liteethmaccrc32checker_sink_sink_valid = ethcore_mac_core_bufferizeendpoints_source_source_valid;
assign ethcore_mac_core_bufferizeendpoints_source_source_ready = ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready;
assign ethcore_mac_core_liteethmaccrc32checker_sink_sink_first = ethcore_mac_core_bufferizeendpoints_source_source_first;
assign ethcore_mac_core_liteethmaccrc32checker_sink_sink_last = ethcore_mac_core_bufferizeendpoints_source_source_last;
assign ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_data = ethcore_mac_core_bufferizeendpoints_source_source_payload_data;
assign ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be = ethcore_mac_core_bufferizeendpoints_source_source_payload_last_be;
assign ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_error = ethcore_mac_core_bufferizeendpoints_source_source_payload_error;
assign ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data = ethcore_mac_core_liteethmaccrc32checker_crc_data;
assign ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev = ethcore_mac_core_liteethmaccrc32checker_crc_reg;
assign ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data = ethcore_mac_core_liteethmaccrc32checker_crc_data;
assign ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev = ethcore_mac_core_liteethmaccrc32checker_crc_reg;
assign ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data = ethcore_mac_core_liteethmaccrc32checker_crc_data;
assign ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev = ethcore_mac_core_liteethmaccrc32checker_crc_reg;
assign ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data = ethcore_mac_core_liteethmaccrc32checker_crc_data;
assign ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev = ethcore_mac_core_liteethmaccrc32checker_crc_reg;
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_crc_error0 <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_crc_value <= 32'd0;
    if (ethcore_mac_core_liteethmaccrc32checker_crc_be[0]) begin
        ethcore_mac_core_liteethmaccrc32checker_crc_value <= ({ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[0], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[1], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[2], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[3], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[4], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[5], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[6], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[7], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[8], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[9], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[10], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[11], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[12], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[13], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[14], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[15], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[16], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[17], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[18], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[19], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[20], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[21], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[22], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[23], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[24], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[25], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[26], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[27], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[28], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[29], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[30], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[31]} ^ 32'd4294967295);
        ethcore_mac_core_liteethmaccrc32checker_crc_error0 <= (ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next != 32'd3338984827);
    end
    if (ethcore_mac_core_liteethmaccrc32checker_crc_be[1]) begin
        ethcore_mac_core_liteethmaccrc32checker_crc_value <= ({ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[0], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[1], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[2], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[3], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[4], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[5], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[6], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[7], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[8], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[9], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[10], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[11], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[12], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[13], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[14], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[15], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[16], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[17], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[18], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[19], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[20], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[21], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[22], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[23], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[24], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[25], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[26], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[27], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[28], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[29], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[30], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[31]} ^ 32'd4294967295);
        ethcore_mac_core_liteethmaccrc32checker_crc_error0 <= (ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next != 32'd3338984827);
    end
    if (ethcore_mac_core_liteethmaccrc32checker_crc_be[2]) begin
        ethcore_mac_core_liteethmaccrc32checker_crc_value <= ({ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[0], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[1], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[2], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[3], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[4], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[5], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[6], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[7], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[8], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[9], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[10], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[11], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[12], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[13], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[14], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[15], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[16], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[17], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[18], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[19], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[20], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[21], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[22], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[23], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[24], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[25], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[26], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[27], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[28], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[29], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[30], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[31]} ^ 32'd4294967295);
        ethcore_mac_core_liteethmaccrc32checker_crc_error0 <= (ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next != 32'd3338984827);
    end
    if (ethcore_mac_core_liteethmaccrc32checker_crc_be[3]) begin
        ethcore_mac_core_liteethmaccrc32checker_crc_value <= ({ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[0], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[1], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[2], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[3], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[4], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[5], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[6], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[7], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[8], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[9], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[10], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[11], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[12], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[13], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[14], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[15], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[16], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[17], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[18], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[19], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[20], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[21], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[22], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[23], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[24], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[25], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[26], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[27], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[28], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[29], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[30], ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[31]} ^ 32'd4294967295);
        ethcore_mac_core_liteethmaccrc32checker_crc_error0 <= (ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next != 32'd3338984827);
    end
end
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next <= 32'd0;
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[0] <= (((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[1] <= (((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[2] <= (((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[3] <= (((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[4] <= (((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[5] <= (((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[6] <= (((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[7] <= (((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[8] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[0] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[9] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[1] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[10] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[2] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[11] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[3] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[12] <= ((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[4] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[13] <= ((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[5] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[14] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[6] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[15] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[7] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[16] <= ((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[8] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[17] <= ((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[9] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[18] <= ((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[10] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[19] <= ((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[11] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[20] <= ((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[12] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[21] <= ((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[13] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[22] <= ((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[14] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[23] <= ((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[15] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[24] <= ((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[16] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[25] <= ((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[17] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[26] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[18] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[7]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[27] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[19] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[6]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[28] <= ((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[20] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[5]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[29] <= ((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[21] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[4]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[30] <= ((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[22] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[3]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_next[31] <= ((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[23] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine0_data[2]);
end
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next <= 32'd0;
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[0] <= (((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[1] <= (((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[2] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[3] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[4] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[5] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[6] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[7] <= (((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[8] <= (((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[9] <= (((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[10] <= (((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[11] <= (((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[12] <= (((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[13] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[14] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[15] <= (((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[16] <= ((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[0] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[17] <= ((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[1] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[18] <= ((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[2] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[19] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[3] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[20] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[4] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[21] <= ((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[5] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[22] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[6] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[23] <= ((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[7] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[24] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[8] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[25] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[9] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[26] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[10] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[15]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[27] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[11] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[14]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[28] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[12] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[13]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[29] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[13] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[12]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[30] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[14] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[11]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_next[31] <= ((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[15] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine1_data[10]);
end
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next <= 32'd0;
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[0] <= (((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[1] <= (((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[2] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[3] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[4] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[5] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[6] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[7] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[8] <= (((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[9] <= (((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[10] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[11] <= (((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[12] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[13] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[14] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[15] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[16] <= (((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[17] <= (((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[18] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[19] <= (((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[20] <= (((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[21] <= (((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[22] <= (((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[23] <= (((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[24] <= ((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[0] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[25] <= ((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[1] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[26] <= ((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[2] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[23]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[27] <= ((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[3] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[22]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[28] <= ((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[4] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[21]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[29] <= ((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[5] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[20]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[30] <= ((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[6] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[19]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_next[31] <= ((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[7] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine2_data[18]);
end
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next <= 32'd0;
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[0] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[1] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[2] <= (((((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[3] <= (((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[4] <= (((((((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[5] <= (((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[6] <= (((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[7] <= (((((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[8] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[9] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[10] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[11] <= (((((((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[12] <= (((((((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[13] <= (((((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[14] <= (((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[15] <= (((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[16] <= (((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[17] <= (((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[18] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[19] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[20] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[21] <= (((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[22] <= (((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[23] <= (((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[24] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[16] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[25] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[17] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[26] <= (((((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[18] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[31]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[27] <= (((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[19] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[30]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[28] <= (((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[20] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[12]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[19]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[29]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[29] <= (((((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[21] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[13]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[18]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[28]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[30] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[22] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[26]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[14]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[17]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[10]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[21]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[27]);
    ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next[31] <= (((((((((((((((((((((((((ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[23] ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[28]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[3]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[27]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[4]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[9]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[25]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[6]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[22]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[8]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[24]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[7]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[23]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[5]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[29]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[2]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[15]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[31]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[0]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[16]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[30]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[1]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_prev[11]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[20]) ^ ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_data[26]);
end
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_din = {ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_last, ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_first, ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error, ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be, ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data};
assign {ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_last, ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_first, ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error, ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be, ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data} = ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_dout;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_ready = ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we = ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_valid;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_first = ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_first;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_last = ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_last;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data = ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_data;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be = ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error = ethcore_mac_core_liteethmaccrc32checker_syncfifo_sink_payload_error;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_valid = ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_readable;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_first = ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_first;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_last = ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_last;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_data = ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_last_be = ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_error = ethcore_mac_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_re = ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready;
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr <= 1'd0;
    if (ethcore_mac_core_liteethmaccrc32checker_syncfifo_replace) begin
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr <= (ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce - 1'd1);
    end else begin
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr <= ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce;
    end
end
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_w = ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_din;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_we = (ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we & (ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable | ethcore_mac_core_liteethmaccrc32checker_syncfifo_replace));
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_do_read = (ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_readable & ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_re);
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_rdport_adr = ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_dout = ethcore_mac_core_liteethmaccrc32checker_syncfifo_rdport_dat_r;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable = (ethcore_mac_core_liteethmaccrc32checker_syncfifo_level != 2'd2);
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_readable = (ethcore_mac_core_liteethmaccrc32checker_syncfifo_level != 1'd0);
always @(*) begin
    ethcore_mac_core_liteethmaccrc32checker_crc_ce <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_crc_reset <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_error <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_fifo_reset <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 <= 4'd0;
    ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_source_source_last <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error <= 4'd0;
    ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be <= 4'd0;
    ethcore_mac_core_liteethmaccrc32checker_source_source_valid <= 1'd0;
    ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready <= 1'd0;
    liteethmac_rxdatapath_bufferizeendpoints_next_state <= 2'd0;
    ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error <= ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_error;
    liteethmac_rxdatapath_bufferizeendpoints_next_state <= liteethmac_rxdatapath_bufferizeendpoints_state;
    case (liteethmac_rxdatapath_bufferizeendpoints_state)
        1'd1: begin
            if ((ethcore_mac_core_liteethmaccrc32checker_sink_sink_valid & ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready)) begin
                ethcore_mac_core_liteethmaccrc32checker_crc_ce <= 1'd1;
                liteethmac_rxdatapath_bufferizeendpoints_next_state <= 2'd2;
            end
        end
        2'd2: begin
            ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready <= ethcore_mac_core_liteethmaccrc32checker_fifo_out;
            ethcore_mac_core_liteethmaccrc32checker_source_source_valid <= (ethcore_mac_core_liteethmaccrc32checker_sink_sink_valid & ethcore_mac_core_liteethmaccrc32checker_fifo_full);
            if (1'd1) begin
                ethcore_mac_core_liteethmaccrc32checker_source_source_last <= ethcore_mac_core_liteethmaccrc32checker_sink_sink_last;
                ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be <= ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be;
            end else begin
                if ((ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be & 4'd15)) begin
                    ethcore_mac_core_liteethmaccrc32checker_source_source_last <= ethcore_mac_core_liteethmaccrc32checker_sink_sink_last;
                    ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be <= (ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be <<< 1'd0);
                end else begin
                    ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0 <= (ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be >>> 3'd4);
                    ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 <= 1'd1;
                    ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 <= ethcore_mac_core_liteethmaccrc32checker_crc_error0;
                    ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 <= 1'd1;
                end
            end
            ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error <= (ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_error | {4{(ethcore_mac_core_liteethmaccrc32checker_crc_error0 & ethcore_mac_core_liteethmaccrc32checker_sink_sink_last)}});
            ethcore_mac_core_liteethmaccrc32checker_error <= ((ethcore_mac_core_liteethmaccrc32checker_sink_sink_valid & ethcore_mac_core_liteethmaccrc32checker_sink_sink_last) & ethcore_mac_core_liteethmaccrc32checker_crc_error0);
            if ((ethcore_mac_core_liteethmaccrc32checker_sink_sink_valid & ethcore_mac_core_liteethmaccrc32checker_sink_sink_ready)) begin
                ethcore_mac_core_liteethmaccrc32checker_crc_ce <= 1'd1;
                if ((ethcore_mac_core_liteethmaccrc32checker_sink_sink_last & (ethcore_mac_core_liteethmaccrc32checker_sink_sink_payload_last_be > 4'd15))) begin
                    liteethmac_rxdatapath_bufferizeendpoints_next_state <= 2'd3;
                end else begin
                    if (ethcore_mac_core_liteethmaccrc32checker_sink_sink_last) begin
                        liteethmac_rxdatapath_bufferizeendpoints_next_state <= 1'd0;
                    end
                end
            end
        end
        2'd3: begin
            ethcore_mac_core_liteethmaccrc32checker_source_source_valid <= ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_valid;
            ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_ready <= ethcore_mac_core_liteethmaccrc32checker_source_source_ready;
            ethcore_mac_core_liteethmaccrc32checker_source_source_last <= ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_last;
            ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error <= (ethcore_mac_core_liteethmaccrc32checker_syncfifo_source_payload_error | {4{ethcore_mac_core_liteethmaccrc32checker_crc_error1}});
            ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be <= ethcore_mac_core_liteethmaccrc32checker_last_be;
            if ((ethcore_mac_core_liteethmaccrc32checker_source_source_valid & ethcore_mac_core_liteethmaccrc32checker_source_source_ready)) begin
                liteethmac_rxdatapath_bufferizeendpoints_next_state <= 1'd0;
            end
        end
        default: begin
            ethcore_mac_core_liteethmaccrc32checker_crc_reset <= 1'd1;
            ethcore_mac_core_liteethmaccrc32checker_fifo_reset <= 1'd1;
            liteethmac_rxdatapath_bufferizeendpoints_next_state <= 1'd1;
        end
    endcase
end
assign ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_ready = ((~ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid) | ethcore_mac_core_bufferizeendpoints_pipe_valid_source_ready);
assign ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_valid = ethcore_mac_core_bufferizeendpoints_sink_sink_valid;
assign ethcore_mac_core_bufferizeendpoints_sink_sink_ready = ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_ready;
assign ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_first = ethcore_mac_core_bufferizeendpoints_sink_sink_first;
assign ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_last = ethcore_mac_core_bufferizeendpoints_sink_sink_last;
assign ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_data = ethcore_mac_core_bufferizeendpoints_sink_sink_payload_data;
assign ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_last_be = ethcore_mac_core_bufferizeendpoints_sink_sink_payload_last_be;
assign ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_error = ethcore_mac_core_bufferizeendpoints_sink_sink_payload_error;
assign ethcore_mac_core_bufferizeendpoints_source_source_valid = ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid;
assign ethcore_mac_core_bufferizeendpoints_pipe_valid_source_ready = ethcore_mac_core_bufferizeendpoints_source_source_ready;
assign ethcore_mac_core_bufferizeendpoints_source_source_first = ethcore_mac_core_bufferizeendpoints_pipe_valid_source_first;
assign ethcore_mac_core_bufferizeendpoints_source_source_last = ethcore_mac_core_bufferizeendpoints_pipe_valid_source_last;
assign ethcore_mac_core_bufferizeendpoints_source_source_payload_data = ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data;
assign ethcore_mac_core_bufferizeendpoints_source_source_payload_last_be = ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be;
assign ethcore_mac_core_bufferizeendpoints_source_source_payload_error = ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error;
assign ethcore_mac_core_pulsesynchronizer1_o = (ethcore_mac_core_pulsesynchronizer1_toggle_o ^ ethcore_mac_core_pulsesynchronizer1_toggle_o_r);
assign ethcore_mac_core_rx_padding_source_valid = ethcore_mac_core_rx_padding_sink_valid;
assign ethcore_mac_core_rx_padding_sink_ready = ethcore_mac_core_rx_padding_source_ready;
assign ethcore_mac_core_rx_padding_source_first = ethcore_mac_core_rx_padding_sink_first;
assign ethcore_mac_core_rx_padding_source_last = ethcore_mac_core_rx_padding_sink_last;
assign ethcore_mac_core_rx_padding_source_payload_data = ethcore_mac_core_rx_padding_sink_payload_data;
assign ethcore_mac_core_rx_padding_source_payload_last_be = ethcore_mac_core_rx_padding_sink_payload_last_be;
assign ethcore_mac_core_rx_padding_source_payload_error = ethcore_mac_core_rx_padding_sink_payload_error;
assign ethcore_mac_core_rx_last_be_sink_valid = add_etherbone_colorlight_source_valid;
assign add_etherbone_colorlight_source_ready = ethcore_mac_core_rx_last_be_sink_ready;
assign ethcore_mac_core_rx_last_be_sink_first = add_etherbone_colorlight_source_first;
assign ethcore_mac_core_rx_last_be_sink_last = add_etherbone_colorlight_source_last;
assign ethcore_mac_core_rx_last_be_sink_payload_data = add_etherbone_colorlight_source_payload_data;
assign ethcore_mac_core_rx_last_be_sink_payload_last_be = add_etherbone_colorlight_source_payload_last_be;
assign ethcore_mac_core_rx_last_be_sink_payload_error = add_etherbone_colorlight_source_payload_error;
assign ethcore_mac_core_rx_converter_sink_valid = ethcore_mac_core_rx_last_be_source_valid;
assign ethcore_mac_core_rx_last_be_source_ready = ethcore_mac_core_rx_converter_sink_ready;
assign ethcore_mac_core_rx_converter_sink_first = ethcore_mac_core_rx_last_be_source_first;
assign ethcore_mac_core_rx_converter_sink_last = ethcore_mac_core_rx_last_be_source_last;
assign ethcore_mac_core_rx_converter_sink_payload_data = ethcore_mac_core_rx_last_be_source_payload_data;
assign ethcore_mac_core_rx_converter_sink_payload_last_be = ethcore_mac_core_rx_last_be_source_payload_last_be;
assign ethcore_mac_core_rx_converter_sink_payload_error = ethcore_mac_core_rx_last_be_source_payload_error;
assign ethcore_mac_core_rx_cdc_sink_sink_valid = ethcore_mac_core_rx_converter_source_valid;
assign ethcore_mac_core_rx_converter_source_ready = ethcore_mac_core_rx_cdc_sink_sink_ready;
assign ethcore_mac_core_rx_cdc_sink_sink_first = ethcore_mac_core_rx_converter_source_first;
assign ethcore_mac_core_rx_cdc_sink_sink_last = ethcore_mac_core_rx_converter_source_last;
assign ethcore_mac_core_rx_cdc_sink_sink_payload_data = ethcore_mac_core_rx_converter_source_payload_data;
assign ethcore_mac_core_rx_cdc_sink_sink_payload_last_be = ethcore_mac_core_rx_converter_source_payload_last_be;
assign ethcore_mac_core_rx_cdc_sink_sink_payload_error = ethcore_mac_core_rx_converter_source_payload_error;
assign ethcore_mac_core_rx_preamble_sink_valid = ethcore_mac_core_rx_cdc_source_source_valid;
assign ethcore_mac_core_rx_cdc_source_source_ready = ethcore_mac_core_rx_preamble_sink_ready;
assign ethcore_mac_core_rx_preamble_sink_first = ethcore_mac_core_rx_cdc_source_source_first;
assign ethcore_mac_core_rx_preamble_sink_last = ethcore_mac_core_rx_cdc_source_source_last;
assign ethcore_mac_core_rx_preamble_sink_payload_data = ethcore_mac_core_rx_cdc_source_source_payload_data;
assign ethcore_mac_core_rx_preamble_sink_payload_last_be = ethcore_mac_core_rx_cdc_source_source_payload_last_be;
assign ethcore_mac_core_rx_preamble_sink_payload_error = ethcore_mac_core_rx_cdc_source_source_payload_error;
assign ethcore_mac_core_bufferizeendpoints_sink_sink_valid = ethcore_mac_core_rx_preamble_source_valid;
assign ethcore_mac_core_rx_preamble_source_ready = ethcore_mac_core_bufferizeendpoints_sink_sink_ready;
assign ethcore_mac_core_bufferizeendpoints_sink_sink_first = ethcore_mac_core_rx_preamble_source_first;
assign ethcore_mac_core_bufferizeendpoints_sink_sink_last = ethcore_mac_core_rx_preamble_source_last;
assign ethcore_mac_core_bufferizeendpoints_sink_sink_payload_data = ethcore_mac_core_rx_preamble_source_payload_data;
assign ethcore_mac_core_bufferizeendpoints_sink_sink_payload_last_be = ethcore_mac_core_rx_preamble_source_payload_last_be;
assign ethcore_mac_core_bufferizeendpoints_sink_sink_payload_error = ethcore_mac_core_rx_preamble_source_payload_error;
assign ethcore_mac_core_rx_padding_sink_valid = ethcore_mac_core_liteethmaccrc32checker_source_source_valid;
assign ethcore_mac_core_liteethmaccrc32checker_source_source_ready = ethcore_mac_core_rx_padding_sink_ready;
assign ethcore_mac_core_rx_padding_sink_first = ethcore_mac_core_liteethmaccrc32checker_source_source_first;
assign ethcore_mac_core_rx_padding_sink_last = ethcore_mac_core_liteethmaccrc32checker_source_source_last;
assign ethcore_mac_core_rx_padding_sink_payload_data = ethcore_mac_core_liteethmaccrc32checker_source_source_payload_data;
assign ethcore_mac_core_rx_padding_sink_payload_last_be = ethcore_mac_core_liteethmaccrc32checker_source_source_payload_last_be;
assign ethcore_mac_core_rx_padding_sink_payload_error = ethcore_mac_core_liteethmaccrc32checker_source_source_payload_error;
assign ethcore_mac_core_source_valid = ethcore_mac_core_rx_padding_source_valid;
assign ethcore_mac_core_rx_padding_source_ready = ethcore_mac_core_source_ready;
assign ethcore_mac_core_source_first = ethcore_mac_core_rx_padding_source_first;
assign ethcore_mac_core_source_last = ethcore_mac_core_rx_padding_source_last;
assign ethcore_mac_core_source_payload_data = ethcore_mac_core_rx_padding_source_payload_data;
assign ethcore_mac_core_source_payload_last_be = ethcore_mac_core_rx_padding_source_payload_last_be;
assign ethcore_mac_core_source_payload_error = ethcore_mac_core_rx_padding_source_payload_error;
always @(*) begin
    liteethmac_sel0 <= 2'd0;
    if ((ethcore_mac_crossbar_sink_payload_ethernet_type == 12'd2054)) begin
        liteethmac_sel0 <= 1'd1;
    end
    if ((ethcore_mac_crossbar_sink_payload_ethernet_type == 12'd2048)) begin
        liteethmac_sel0 <= 2'd2;
    end
end
always @(*) begin
    liteethmac_request <= 2'd0;
    liteethmac_request[0] <= liteethmac_status0_ongoing0;
    liteethmac_request[1] <= liteethmac_status1_ongoing0;
end
always @(*) begin
    ethcore_arp_mac_port_sink_ready <= 1'd0;
    ethcore_ip_mac_port_sink_ready <= 1'd0;
    ethcore_mac_crossbar_source_first <= 1'd0;
    ethcore_mac_crossbar_source_last <= 1'd0;
    ethcore_mac_crossbar_source_payload_data <= 32'd0;
    ethcore_mac_crossbar_source_payload_error <= 4'd0;
    ethcore_mac_crossbar_source_payload_ethernet_type <= 16'd0;
    ethcore_mac_crossbar_source_payload_last_be <= 4'd0;
    ethcore_mac_crossbar_source_payload_sender_mac <= 48'd0;
    ethcore_mac_crossbar_source_payload_target_mac <= 48'd0;
    ethcore_mac_crossbar_source_valid <= 1'd0;
    case (liteethmac_grant)
        1'd0: begin
            ethcore_mac_crossbar_source_valid <= ethcore_arp_mac_port_sink_valid;
            ethcore_arp_mac_port_sink_ready <= ethcore_mac_crossbar_source_ready;
            ethcore_mac_crossbar_source_first <= ethcore_arp_mac_port_sink_first;
            ethcore_mac_crossbar_source_last <= ethcore_arp_mac_port_sink_last;
            ethcore_mac_crossbar_source_payload_ethernet_type <= ethcore_arp_mac_port_sink_payload_ethernet_type;
            ethcore_mac_crossbar_source_payload_sender_mac <= ethcore_arp_mac_port_sink_payload_sender_mac;
            ethcore_mac_crossbar_source_payload_target_mac <= ethcore_arp_mac_port_sink_payload_target_mac;
            ethcore_mac_crossbar_source_payload_data <= ethcore_arp_mac_port_sink_payload_data;
            ethcore_mac_crossbar_source_payload_last_be <= ethcore_arp_mac_port_sink_payload_last_be;
            ethcore_mac_crossbar_source_payload_error <= ethcore_arp_mac_port_sink_payload_error;
        end
        1'd1: begin
            ethcore_mac_crossbar_source_valid <= ethcore_ip_mac_port_sink_valid;
            ethcore_ip_mac_port_sink_ready <= ethcore_mac_crossbar_source_ready;
            ethcore_mac_crossbar_source_first <= ethcore_ip_mac_port_sink_first;
            ethcore_mac_crossbar_source_last <= ethcore_ip_mac_port_sink_last;
            ethcore_mac_crossbar_source_payload_ethernet_type <= ethcore_ip_mac_port_sink_payload_ethernet_type;
            ethcore_mac_crossbar_source_payload_sender_mac <= ethcore_ip_mac_port_sink_payload_sender_mac;
            ethcore_mac_crossbar_source_payload_target_mac <= ethcore_ip_mac_port_sink_payload_target_mac;
            ethcore_mac_crossbar_source_payload_data <= ethcore_ip_mac_port_sink_payload_data;
            ethcore_mac_crossbar_source_payload_last_be <= ethcore_ip_mac_port_sink_payload_last_be;
            ethcore_mac_crossbar_source_payload_error <= ethcore_ip_mac_port_sink_payload_error;
        end
    endcase
end
assign liteethmac_status0_last = ((ethcore_arp_mac_port_sink_valid & ethcore_arp_mac_port_sink_last) & ethcore_arp_mac_port_sink_ready);
assign liteethmac_status0_ongoing0 = ((ethcore_arp_mac_port_sink_valid | liteethmac_status0_ongoing1) & (~liteethmac_status0_last));
assign liteethmac_status1_last = ((ethcore_ip_mac_port_sink_valid & ethcore_ip_mac_port_sink_last) & ethcore_ip_mac_port_sink_ready);
assign liteethmac_status1_ongoing0 = ((ethcore_ip_mac_port_sink_valid | liteethmac_status1_ongoing1) & (~liteethmac_status1_last));
always @(*) begin
    liteethmac_sel1 <= 2'd0;
    if (liteethmac_first) begin
        liteethmac_sel1 <= liteethmac_sel0;
    end else begin
        liteethmac_sel1 <= liteethmac_sel_ongoing;
    end
end
always @(*) begin
    ethcore_arp_mac_port_source_first <= 1'd0;
    ethcore_arp_mac_port_source_last <= 1'd0;
    ethcore_arp_mac_port_source_payload_data <= 32'd0;
    ethcore_arp_mac_port_source_payload_error <= 4'd0;
    ethcore_arp_mac_port_source_payload_ethernet_type <= 16'd0;
    ethcore_arp_mac_port_source_payload_last_be <= 4'd0;
    ethcore_arp_mac_port_source_payload_sender_mac <= 48'd0;
    ethcore_arp_mac_port_source_payload_target_mac <= 48'd0;
    ethcore_arp_mac_port_source_valid <= 1'd0;
    ethcore_ip_mac_port_source_first <= 1'd0;
    ethcore_ip_mac_port_source_last <= 1'd0;
    ethcore_ip_mac_port_source_payload_data <= 32'd0;
    ethcore_ip_mac_port_source_payload_error <= 4'd0;
    ethcore_ip_mac_port_source_payload_ethernet_type <= 16'd0;
    ethcore_ip_mac_port_source_payload_last_be <= 4'd0;
    ethcore_ip_mac_port_source_payload_sender_mac <= 48'd0;
    ethcore_ip_mac_port_source_payload_target_mac <= 48'd0;
    ethcore_ip_mac_port_source_valid <= 1'd0;
    ethcore_mac_crossbar_sink_ready <= 1'd0;
    case (liteethmac_sel1)
        1'd1: begin
            ethcore_arp_mac_port_source_valid <= ethcore_mac_crossbar_sink_valid;
            ethcore_mac_crossbar_sink_ready <= ethcore_arp_mac_port_source_ready;
            ethcore_arp_mac_port_source_first <= ethcore_mac_crossbar_sink_first;
            ethcore_arp_mac_port_source_last <= ethcore_mac_crossbar_sink_last;
            ethcore_arp_mac_port_source_payload_ethernet_type <= ethcore_mac_crossbar_sink_payload_ethernet_type;
            ethcore_arp_mac_port_source_payload_sender_mac <= ethcore_mac_crossbar_sink_payload_sender_mac;
            ethcore_arp_mac_port_source_payload_target_mac <= ethcore_mac_crossbar_sink_payload_target_mac;
            ethcore_arp_mac_port_source_payload_data <= ethcore_mac_crossbar_sink_payload_data;
            ethcore_arp_mac_port_source_payload_last_be <= ethcore_mac_crossbar_sink_payload_last_be;
            ethcore_arp_mac_port_source_payload_error <= ethcore_mac_crossbar_sink_payload_error;
        end
        2'd2: begin
            ethcore_ip_mac_port_source_valid <= ethcore_mac_crossbar_sink_valid;
            ethcore_mac_crossbar_sink_ready <= ethcore_ip_mac_port_source_ready;
            ethcore_ip_mac_port_source_first <= ethcore_mac_crossbar_sink_first;
            ethcore_ip_mac_port_source_last <= ethcore_mac_crossbar_sink_last;
            ethcore_ip_mac_port_source_payload_ethernet_type <= ethcore_mac_crossbar_sink_payload_ethernet_type;
            ethcore_ip_mac_port_source_payload_sender_mac <= ethcore_mac_crossbar_sink_payload_sender_mac;
            ethcore_ip_mac_port_source_payload_target_mac <= ethcore_mac_crossbar_sink_payload_target_mac;
            ethcore_ip_mac_port_source_payload_data <= ethcore_mac_crossbar_sink_payload_data;
            ethcore_ip_mac_port_source_payload_last_be <= ethcore_mac_crossbar_sink_payload_last_be;
            ethcore_ip_mac_port_source_payload_error <= ethcore_mac_crossbar_sink_payload_error;
        end
        default: begin
            ethcore_mac_crossbar_sink_ready <= 1'd1;
        end
    endcase
end
assign liteethmac_last = ((ethcore_mac_crossbar_sink_valid & ethcore_mac_crossbar_sink_last) & ethcore_mac_crossbar_sink_ready);
assign liteethmac_ongoing0 = ((ethcore_mac_crossbar_sink_valid | liteethmac_ongoing1) & (~liteethmac_last));
always @(*) begin
    ethcore_mac_packetizer_header <= 112'd0;
    ethcore_mac_packetizer_header[111:96] <= {ethcore_mac_packetizer_sink_payload_ethernet_type[7:0], ethcore_mac_packetizer_sink_payload_ethernet_type[15:8]};
    ethcore_mac_packetizer_header[95:48] <= {ethcore_mac_packetizer_sink_payload_sender_mac[7:0], ethcore_mac_packetizer_sink_payload_sender_mac[15:8], ethcore_mac_packetizer_sink_payload_sender_mac[23:16], ethcore_mac_packetizer_sink_payload_sender_mac[31:24], ethcore_mac_packetizer_sink_payload_sender_mac[39:32], ethcore_mac_packetizer_sink_payload_sender_mac[47:40]};
    ethcore_mac_packetizer_header[47:0] <= {ethcore_mac_packetizer_sink_payload_target_mac[7:0], ethcore_mac_packetizer_sink_payload_target_mac[15:8], ethcore_mac_packetizer_sink_payload_target_mac[23:16], ethcore_mac_packetizer_sink_payload_target_mac[31:24], ethcore_mac_packetizer_sink_payload_target_mac[39:32], ethcore_mac_packetizer_sink_payload_target_mac[47:40]};
end
assign ethcore_mac_packetizer_new_last_be = {ethcore_mac_packetizer_sink_payload_last_be[1], ethcore_mac_packetizer_sink_payload_last_be[0], ethcore_mac_packetizer_sink_payload_last_be[3], ethcore_mac_packetizer_sink_payload_last_be[2]};
assign ethcore_mac_packetizer_in_data_copy = (ethcore_mac_packetizer_is_ongoing0 | ethcore_mac_packetizer_is_ongoing1);
always @(*) begin
    ethcore_mac_packetizer_source_last <= 1'd0;
    if (ethcore_mac_packetizer_source_last_s) begin
        ethcore_mac_packetizer_source_last <= ethcore_mac_packetizer_source_last_b;
    end else begin
        ethcore_mac_packetizer_source_last <= ethcore_mac_packetizer_source_last_a;
    end
end
assign ethcore_mac_packetizer_source_payload_error = ethcore_mac_packetizer_sink_payload_error;
always @(*) begin
    ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0 <= 2'd0;
    ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0 <= 1'd0;
    ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 <= 4'd0;
    ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0 <= 1'd0;
    ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1 <= 1'd0;
    ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1 <= 1'd0;
    ethcore_mac_packetizer_is_ongoing0 <= 1'd0;
    ethcore_mac_packetizer_is_ongoing1 <= 1'd0;
    ethcore_mac_packetizer_is_ongoing2 <= 1'd0;
    ethcore_mac_packetizer_sink_ready <= 1'd0;
    ethcore_mac_packetizer_source_last_a <= 1'd0;
    ethcore_mac_packetizer_source_last_b <= 1'd0;
    ethcore_mac_packetizer_source_last_s <= 1'd0;
    ethcore_mac_packetizer_source_payload_data <= 32'd0;
    ethcore_mac_packetizer_source_payload_last_be <= 4'd0;
    ethcore_mac_packetizer_source_valid <= 1'd0;
    ethcore_mac_packetizer_sr_load <= 1'd0;
    ethcore_mac_packetizer_sr_shift <= 1'd0;
    liteethmac_fsm0_next_state0 <= 2'd0;
    liteethmac_fsm1_next_state0 <= 1'd0;
    liteethmac_fsm0_next_state0 <= liteethmac_fsm0_state0;
    case (liteethmac_fsm0_state0)
        1'd1: begin
            ethcore_mac_packetizer_source_valid <= 1'd1;
            ethcore_mac_packetizer_source_last_a <= 1'd0;
            ethcore_mac_packetizer_source_payload_data <= ethcore_mac_packetizer_sr[111:32];
            if ((ethcore_mac_packetizer_source_valid & ethcore_mac_packetizer_source_ready)) begin
                ethcore_mac_packetizer_sr_shift <= 1'd1;
                if ((ethcore_mac_packetizer_count == 2'd2)) begin
                    ethcore_mac_packetizer_sr_shift <= 1'd0;
                    liteethmac_fsm0_next_state0 <= 2'd3;
                    ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0 <= (ethcore_mac_packetizer_count + 1'd1);
                    ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0 <= (ethcore_mac_packetizer_count + 1'd1);
                    ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_mac_packetizer_source_valid <= ethcore_mac_packetizer_sink_valid;
            ethcore_mac_packetizer_source_last_a <= ethcore_mac_packetizer_sink_last;
            ethcore_mac_packetizer_source_payload_data <= ethcore_mac_packetizer_sink_payload_data;
            if ((ethcore_mac_packetizer_source_valid & ethcore_mac_packetizer_source_ready)) begin
                ethcore_mac_packetizer_sink_ready <= 1'd1;
                if (ethcore_mac_packetizer_source_last) begin
                    liteethmac_fsm0_next_state0 <= 1'd0;
                end
            end
            ethcore_mac_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            ethcore_mac_packetizer_source_valid <= (ethcore_mac_packetizer_sink_valid | ethcore_mac_packetizer_sink_d_last);
            ethcore_mac_packetizer_source_last_a <= (ethcore_mac_packetizer_sink_last | ethcore_mac_packetizer_sink_d_last);
            if (ethcore_mac_packetizer_fsm_from_idle) begin
                ethcore_mac_packetizer_source_payload_data[15:0] <= ethcore_mac_packetizer_sr[111:64];
            end else begin
                ethcore_mac_packetizer_source_payload_data[15:0] <= ethcore_mac_packetizer_sink_d_payload_data[31:16];
            end
            ethcore_mac_packetizer_source_payload_data[31:16] <= ethcore_mac_packetizer_sink_payload_data;
            if ((ethcore_mac_packetizer_source_valid & ethcore_mac_packetizer_source_ready)) begin
                ethcore_mac_packetizer_sink_ready <= ((~ethcore_mac_packetizer_source_last) | ethcore_mac_packetizer_sink_last);
                ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1 <= 1'd0;
                ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1 <= 1'd1;
                if (ethcore_mac_packetizer_source_last) begin
                    liteethmac_fsm0_next_state0 <= 1'd0;
                end
            end
            ethcore_mac_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            ethcore_mac_packetizer_sink_ready <= 1'd1;
            ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0 <= 1'd1;
            ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0 <= 1'd1;
            if (ethcore_mac_packetizer_sink_valid) begin
                ethcore_mac_packetizer_sink_ready <= 1'd0;
                ethcore_mac_packetizer_source_valid <= 1'd1;
                ethcore_mac_packetizer_source_last_a <= 1'd0;
                ethcore_mac_packetizer_source_payload_data <= ethcore_mac_packetizer_header[31:0];
                if ((ethcore_mac_packetizer_source_valid & ethcore_mac_packetizer_source_ready)) begin
                    ethcore_mac_packetizer_sr_load <= 1'd1;
                    ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1 <= 1'd1;
                    ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteethmac_fsm0_next_state0 <= 2'd3;
                    end else begin
                        liteethmac_fsm0_next_state0 <= 1'd1;
                    end
                end
            end
            ethcore_mac_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethmac_fsm1_next_state0 <= liteethmac_fsm1_state0;
    case (liteethmac_fsm1_state0)
        1'd1: begin
            ethcore_mac_packetizer_source_last_b <= 1'd1;
            ethcore_mac_packetizer_source_last_s <= 1'd1;
            ethcore_mac_packetizer_source_payload_last_be <= ethcore_mac_packetizer_delayed_last_be;
            ethcore_mac_packetizer_sink_ready <= 1'd0;
            if (ethcore_mac_packetizer_source_ready) begin
                liteethmac_fsm1_next_state0 <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_mac_packetizer_in_data_copy & ethcore_mac_packetizer_sink_last) & (ethcore_mac_packetizer_sink_payload_last_be > ethcore_mac_packetizer_new_last_be))) begin
                ethcore_mac_packetizer_source_last_b <= 1'd0;
                ethcore_mac_packetizer_source_last_s <= 1'd1;
                ethcore_mac_packetizer_source_payload_last_be <= 1'd0;
                if ((ethcore_mac_packetizer_source_ready & ethcore_mac_packetizer_source_valid)) begin
                    ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0 <= ethcore_mac_packetizer_new_last_be;
                    ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0 <= 1'd1;
                    liteethmac_fsm1_next_state0 <= 1'd1;
                end
            end else begin
                if (ethcore_mac_packetizer_in_data_copy) begin
                    ethcore_mac_packetizer_source_last_b <= ethcore_mac_packetizer_sink_last;
                    ethcore_mac_packetizer_source_last_s <= 1'd1;
                    ethcore_mac_packetizer_source_payload_last_be <= ethcore_mac_packetizer_new_last_be;
                end
            end
            if (ethcore_mac_packetizer_in_data_copy) begin
                ethcore_mac_packetizer_sink_ready <= ethcore_mac_packetizer_source_ready;
            end else begin
                if (ethcore_mac_packetizer_is_ongoing2) begin
                    ethcore_mac_packetizer_sink_ready <= (~ethcore_mac_packetizer_sink_valid);
                end
            end
        end
    endcase
end
assign ethcore_mac_depacketizer_header = ethcore_mac_depacketizer_sr;
assign ethcore_mac_depacketizer_source_payload_ethernet_type = {rhs_slice_proxy1[7:0], rhs_slice_proxy0[15:8]};
assign ethcore_mac_depacketizer_source_payload_sender_mac = {rhs_slice_proxy7[7:0], rhs_slice_proxy6[15:8], rhs_slice_proxy5[23:16], rhs_slice_proxy4[31:24], rhs_slice_proxy3[39:32], rhs_slice_proxy2[47:40]};
assign ethcore_mac_depacketizer_source_payload_target_mac = {rhs_slice_proxy13[7:0], rhs_slice_proxy12[15:8], rhs_slice_proxy11[23:16], rhs_slice_proxy10[31:24], rhs_slice_proxy9[39:32], rhs_slice_proxy8[47:40]};
assign ethcore_mac_depacketizer_source_payload_error = ethcore_mac_depacketizer_sink_payload_error;
assign ethcore_mac_depacketizer_new_last_be = {ethcore_mac_depacketizer_sink_payload_last_be[1], ethcore_mac_depacketizer_sink_payload_last_be[0], ethcore_mac_depacketizer_sink_payload_last_be[3], ethcore_mac_depacketizer_sink_payload_last_be[2]};
assign ethcore_mac_depacketizer_is_in_copy = (ethcore_mac_depacketizer_is_ongoing0 | ethcore_mac_depacketizer_is_ongoing1);
always @(*) begin
    ethcore_mac_depacketizer_source_last <= 1'd0;
    if (ethcore_mac_depacketizer_source_last_s) begin
        ethcore_mac_depacketizer_source_last <= ethcore_mac_depacketizer_source_last_b;
    end else begin
        ethcore_mac_depacketizer_source_last <= ethcore_mac_depacketizer_source_last_a;
    end
end
always @(*) begin
    ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2 <= 2'd0;
    ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 <= 1'd0;
    ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 <= 4'd0;
    ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1 <= 1'd0;
    ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3 <= 1'd0;
    ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3 <= 1'd0;
    ethcore_mac_depacketizer_is_ongoing0 <= 1'd0;
    ethcore_mac_depacketizer_is_ongoing1 <= 1'd0;
    ethcore_mac_depacketizer_is_ongoing2 <= 1'd0;
    ethcore_mac_depacketizer_is_ongoing3 <= 1'd0;
    ethcore_mac_depacketizer_sink_ready <= 1'd0;
    ethcore_mac_depacketizer_source_last_a <= 1'd0;
    ethcore_mac_depacketizer_source_last_b <= 1'd0;
    ethcore_mac_depacketizer_source_last_s <= 1'd0;
    ethcore_mac_depacketizer_source_payload_data <= 32'd0;
    ethcore_mac_depacketizer_source_payload_last_be <= 4'd0;
    ethcore_mac_depacketizer_source_valid <= 1'd0;
    ethcore_mac_depacketizer_sr_shift <= 1'd0;
    ethcore_mac_depacketizer_sr_shift_leftover <= 1'd0;
    liteethmac_fsm0_next_state1 <= 2'd0;
    liteethmac_fsm1_next_state1 <= 1'd0;
    liteethmac_fsm0_next_state1 <= liteethmac_fsm0_state1;
    case (liteethmac_fsm0_state1)
        1'd1: begin
            ethcore_mac_depacketizer_sink_ready <= 1'd1;
            if (ethcore_mac_depacketizer_sink_valid) begin
                ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2 <= (ethcore_mac_depacketizer_count + 1'd1);
                ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 <= 1'd1;
                ethcore_mac_depacketizer_sr_shift <= 1'd1;
                if ((ethcore_mac_depacketizer_count == 2'd2)) begin
                    liteethmac_fsm0_next_state1 <= 2'd3;
                    ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2 <= (ethcore_mac_depacketizer_count + 1'd1);
                    ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_mac_depacketizer_source_valid <= (ethcore_mac_depacketizer_sink_valid | ethcore_mac_depacketizer_sink_d_last);
            ethcore_mac_depacketizer_source_last_a <= (ethcore_mac_depacketizer_sink_last | ethcore_mac_depacketizer_sink_d_last);
            ethcore_mac_depacketizer_sink_ready <= ethcore_mac_depacketizer_source_ready;
            ethcore_mac_depacketizer_source_payload_data <= ethcore_mac_depacketizer_sink_payload_data;
            if ((ethcore_mac_depacketizer_source_valid & ethcore_mac_depacketizer_source_ready)) begin
                if (ethcore_mac_depacketizer_source_last) begin
                    liteethmac_fsm0_next_state1 <= 1'd0;
                end
            end
            ethcore_mac_depacketizer_is_ongoing0 <= 1'd1;
            ethcore_mac_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            ethcore_mac_depacketizer_source_valid <= (ethcore_mac_depacketizer_sink_valid | ethcore_mac_depacketizer_sink_d_last);
            ethcore_mac_depacketizer_source_last_a <= ethcore_mac_depacketizer_sink_d_last;
            ethcore_mac_depacketizer_sink_ready <= (ethcore_mac_depacketizer_source_ready & (~ethcore_mac_depacketizer_source_last));
            ethcore_mac_depacketizer_source_payload_data <= ethcore_mac_depacketizer_sink_d_payload_data[31:16];
            ethcore_mac_depacketizer_source_payload_data[31:16] <= ethcore_mac_depacketizer_sink_payload_data;
            if (ethcore_mac_depacketizer_fsm_from_idle) begin
                ethcore_mac_depacketizer_source_valid <= ethcore_mac_depacketizer_sink_d_last;
                ethcore_mac_depacketizer_sink_ready <= (~ethcore_mac_depacketizer_sink_d_last);
                if (ethcore_mac_depacketizer_sink_valid) begin
                    ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3 <= 1'd0;
                    ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3 <= 1'd1;
                    ethcore_mac_depacketizer_sr_shift_leftover <= 1'd1;
                end
            end
            if ((ethcore_mac_depacketizer_source_valid & ethcore_mac_depacketizer_source_ready)) begin
                if (ethcore_mac_depacketizer_source_last) begin
                    liteethmac_fsm0_next_state1 <= 1'd0;
                end
            end
            ethcore_mac_depacketizer_is_ongoing1 <= 1'd1;
            ethcore_mac_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            ethcore_mac_depacketizer_sink_ready <= 1'd1;
            ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2 <= 1'd1;
            ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2 <= 1'd1;
            if (ethcore_mac_depacketizer_sink_valid) begin
                ethcore_mac_depacketizer_sr_shift <= 1'd1;
                ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3 <= 1'd1;
                ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteethmac_fsm0_next_state1 <= 2'd3;
                end else begin
                    liteethmac_fsm0_next_state1 <= 1'd1;
                end
            end
        end
    endcase
    liteethmac_fsm1_next_state1 <= liteethmac_fsm1_state1;
    case (liteethmac_fsm1_state1)
        1'd1: begin
            ethcore_mac_depacketizer_source_last_b <= 1'd1;
            ethcore_mac_depacketizer_source_last_s <= 1'd1;
            ethcore_mac_depacketizer_source_payload_last_be <= ethcore_mac_depacketizer_delayed_last_be;
            ethcore_mac_depacketizer_sink_ready <= 1'd0;
            if ((ethcore_mac_depacketizer_source_ready & ethcore_mac_depacketizer_source_valid)) begin
                liteethmac_fsm1_next_state1 <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_mac_depacketizer_sink_valid & ethcore_mac_depacketizer_sink_last) & (ethcore_mac_depacketizer_sink_payload_last_be > ethcore_mac_depacketizer_new_last_be))) begin
                ethcore_mac_depacketizer_source_last_b <= 1'd0;
                ethcore_mac_depacketizer_source_last_s <= 1'd1;
                ethcore_mac_depacketizer_source_payload_last_be <= 1'd0;
                if (((ethcore_mac_depacketizer_source_ready & ethcore_mac_depacketizer_source_valid) | ((~ethcore_mac_depacketizer_was_in_copy) & ethcore_mac_depacketizer_is_in_copy))) begin
                    ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1 <= ethcore_mac_depacketizer_new_last_be;
                    ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1 <= 1'd1;
                    liteethmac_fsm1_next_state1 <= 1'd1;
                end
            end else begin
                if (ethcore_mac_depacketizer_sink_last) begin
                    ethcore_mac_depacketizer_source_last_b <= 1'd1;
                    ethcore_mac_depacketizer_source_last_s <= 1'd1;
                    ethcore_mac_depacketizer_source_payload_last_be <= ethcore_mac_depacketizer_new_last_be;
                end
            end
            if ((ethcore_mac_depacketizer_is_ongoing2 | (ethcore_mac_depacketizer_is_ongoing3 & (~ethcore_mac_depacketizer_fsm_from_idle)))) begin
                ethcore_mac_depacketizer_sink_ready <= ethcore_mac_depacketizer_source_ready;
            end else begin
                ethcore_mac_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
assign ethcore_arp_table_sink_valid = ethcore_arp_rx_source_source_valid;
assign ethcore_arp_rx_source_source_ready = ethcore_arp_table_sink_ready;
assign ethcore_arp_table_sink_first = ethcore_arp_rx_source_source_first;
assign ethcore_arp_table_sink_last = ethcore_arp_rx_source_source_last;
assign ethcore_arp_table_sink_payload_reply = ethcore_arp_rx_source_source_payload_reply;
assign ethcore_arp_table_sink_payload_request = ethcore_arp_rx_source_source_payload_request;
assign ethcore_arp_table_sink_payload_ip_address = ethcore_arp_rx_source_source_payload_ip_address;
assign ethcore_arp_table_sink_payload_mac_address = ethcore_arp_rx_source_source_payload_mac_address;
assign ethcore_arp_tx_sink_sink_valid = ethcore_arp_table_source_valid;
assign ethcore_arp_table_source_ready = ethcore_arp_tx_sink_sink_ready;
assign ethcore_arp_tx_sink_sink_first = ethcore_arp_table_source_first;
assign ethcore_arp_tx_sink_sink_last = ethcore_arp_table_source_last;
assign ethcore_arp_tx_sink_sink_payload_reply = ethcore_arp_table_source_payload_reply;
assign ethcore_arp_tx_sink_sink_payload_request = ethcore_arp_table_source_payload_request;
assign ethcore_arp_tx_sink_sink_payload_ip_address = ethcore_arp_table_source_payload_ip_address;
assign ethcore_arp_tx_sink_sink_payload_mac_address = ethcore_arp_table_source_payload_mac_address;
assign ethcore_arp_mac_port_sink_valid = ethcore_arp_tx_source_source_valid;
assign ethcore_arp_tx_source_source_ready = ethcore_arp_mac_port_sink_ready;
assign ethcore_arp_mac_port_sink_first = ethcore_arp_tx_source_source_first;
assign ethcore_arp_mac_port_sink_last = ethcore_arp_tx_source_source_last;
assign ethcore_arp_mac_port_sink_payload_ethernet_type = ethcore_arp_tx_source_source_payload_ethernet_type;
assign ethcore_arp_mac_port_sink_payload_sender_mac = ethcore_arp_tx_source_source_payload_sender_mac;
assign ethcore_arp_mac_port_sink_payload_target_mac = ethcore_arp_tx_source_source_payload_target_mac;
assign ethcore_arp_mac_port_sink_payload_data = ethcore_arp_tx_source_source_payload_data;
assign ethcore_arp_mac_port_sink_payload_last_be = ethcore_arp_tx_source_source_payload_last_be;
assign ethcore_arp_mac_port_sink_payload_error = ethcore_arp_tx_source_source_payload_error;
assign ethcore_arp_rx_sink_sink_valid = ethcore_arp_mac_port_source_valid;
assign ethcore_arp_mac_port_source_ready = ethcore_arp_rx_sink_sink_ready;
assign ethcore_arp_rx_sink_sink_first = ethcore_arp_mac_port_source_first;
assign ethcore_arp_rx_sink_sink_last = ethcore_arp_mac_port_source_last;
assign ethcore_arp_rx_sink_sink_payload_ethernet_type = ethcore_arp_mac_port_source_payload_ethernet_type;
assign ethcore_arp_rx_sink_sink_payload_sender_mac = ethcore_arp_mac_port_source_payload_sender_mac;
assign ethcore_arp_rx_sink_sink_payload_target_mac = ethcore_arp_mac_port_source_payload_target_mac;
assign ethcore_arp_rx_sink_sink_payload_data = ethcore_arp_mac_port_source_payload_data;
assign ethcore_arp_rx_sink_sink_payload_last_be = ethcore_arp_mac_port_source_payload_last_be;
assign ethcore_arp_rx_sink_sink_payload_error = ethcore_arp_mac_port_source_payload_error;
assign ethcore_arp_tx_packetizer_sink_last = (ethcore_arp_tx_counter == 4'd10);
always @(*) begin
    ethcore_arp_tx_packetizer_sink_payload_last_be <= 4'd0;
    if (ethcore_arp_tx_packetizer_sink_last) begin
        ethcore_arp_tx_packetizer_sink_payload_last_be <= 2'd2;
    end
end
assign ethcore_arp_tx_packetizer_sink_param_hwtype = 1'd1;
assign ethcore_arp_tx_packetizer_sink_param_proto = 12'd2048;
assign ethcore_arp_tx_packetizer_sink_param_hwsize = 3'd6;
assign ethcore_arp_tx_packetizer_sink_param_protosize = 3'd4;
assign ethcore_arp_tx_packetizer_sink_param_sender_mac = 45'd18566422200320;
assign ethcore_arp_tx_packetizer_sink_param_sender_ip = 32'd3232235826;
assign ethcore_arp_tx_packetizer_sink_param_target_ip = ethcore_arp_tx_sink_sink_payload_ip_address;
always @(*) begin
    ethcore_arp_tx_packetizer_sink_param_opcode <= 16'd0;
    ethcore_arp_tx_packetizer_sink_param_target_mac <= 48'd0;
    if (ethcore_arp_tx_sink_sink_payload_reply) begin
        ethcore_arp_tx_packetizer_sink_param_opcode <= 2'd2;
        ethcore_arp_tx_packetizer_sink_param_target_mac <= ethcore_arp_tx_sink_sink_payload_mac_address;
    end else begin
        if (ethcore_arp_tx_sink_sink_payload_request) begin
            ethcore_arp_tx_packetizer_sink_param_opcode <= 1'd1;
            ethcore_arp_tx_packetizer_sink_param_target_mac <= 48'd281474976710655;
        end
    end
end
assign ethcore_arp_tx_source_source_first = ethcore_arp_tx_packetizer_source_first;
assign ethcore_arp_tx_source_source_last = ethcore_arp_tx_packetizer_source_last;
assign ethcore_arp_tx_source_source_payload_data = ethcore_arp_tx_packetizer_source_payload_data;
assign ethcore_arp_tx_source_source_payload_last_be = ethcore_arp_tx_packetizer_source_payload_last_be;
assign ethcore_arp_tx_source_source_payload_error = ethcore_arp_tx_packetizer_source_payload_error;
always @(*) begin
    ethcore_arp_tx_source_source_payload_target_mac <= 48'd0;
    ethcore_arp_tx_source_source_payload_target_mac <= ethcore_arp_tx_packetizer_source_payload_target_mac;
    ethcore_arp_tx_source_source_payload_target_mac <= ethcore_arp_tx_packetizer_sink_param_target_mac;
end
always @(*) begin
    ethcore_arp_tx_source_source_payload_sender_mac <= 48'd0;
    ethcore_arp_tx_source_source_payload_sender_mac <= ethcore_arp_tx_packetizer_source_payload_sender_mac;
    ethcore_arp_tx_source_source_payload_sender_mac <= 45'd18566422200320;
end
always @(*) begin
    ethcore_arp_tx_source_source_payload_ethernet_type <= 16'd0;
    ethcore_arp_tx_source_source_payload_ethernet_type <= ethcore_arp_tx_packetizer_source_payload_ethernet_type;
    ethcore_arp_tx_source_source_payload_ethernet_type <= 12'd2054;
end
always @(*) begin
    ethcore_arp_tx_packetizer_header <= 224'd0;
    ethcore_arp_tx_packetizer_header[39:32] <= {ethcore_arp_tx_packetizer_sink_param_hwsize[7:0]};
    ethcore_arp_tx_packetizer_header[15:0] <= {ethcore_arp_tx_packetizer_sink_param_hwtype[7:0], ethcore_arp_tx_packetizer_sink_param_hwtype[15:8]};
    ethcore_arp_tx_packetizer_header[63:48] <= {ethcore_arp_tx_packetizer_sink_param_opcode[7:0], ethcore_arp_tx_packetizer_sink_param_opcode[15:8]};
    ethcore_arp_tx_packetizer_header[31:16] <= {ethcore_arp_tx_packetizer_sink_param_proto[7:0], ethcore_arp_tx_packetizer_sink_param_proto[15:8]};
    ethcore_arp_tx_packetizer_header[47:40] <= {ethcore_arp_tx_packetizer_sink_param_protosize[7:0]};
    ethcore_arp_tx_packetizer_header[143:112] <= {ethcore_arp_tx_packetizer_sink_param_sender_ip[7:0], ethcore_arp_tx_packetizer_sink_param_sender_ip[15:8], ethcore_arp_tx_packetizer_sink_param_sender_ip[23:16], ethcore_arp_tx_packetizer_sink_param_sender_ip[31:24]};
    ethcore_arp_tx_packetizer_header[111:64] <= {ethcore_arp_tx_packetizer_sink_param_sender_mac[7:0], ethcore_arp_tx_packetizer_sink_param_sender_mac[15:8], ethcore_arp_tx_packetizer_sink_param_sender_mac[23:16], ethcore_arp_tx_packetizer_sink_param_sender_mac[31:24], ethcore_arp_tx_packetizer_sink_param_sender_mac[39:32], ethcore_arp_tx_packetizer_sink_param_sender_mac[47:40]};
    ethcore_arp_tx_packetizer_header[223:192] <= {ethcore_arp_tx_packetizer_sink_param_target_ip[7:0], ethcore_arp_tx_packetizer_sink_param_target_ip[15:8], ethcore_arp_tx_packetizer_sink_param_target_ip[23:16], ethcore_arp_tx_packetizer_sink_param_target_ip[31:24]};
    ethcore_arp_tx_packetizer_header[191:144] <= {ethcore_arp_tx_packetizer_sink_param_target_mac[7:0], ethcore_arp_tx_packetizer_sink_param_target_mac[15:8], ethcore_arp_tx_packetizer_sink_param_target_mac[23:16], ethcore_arp_tx_packetizer_sink_param_target_mac[31:24], ethcore_arp_tx_packetizer_sink_param_target_mac[39:32], ethcore_arp_tx_packetizer_sink_param_target_mac[47:40]};
end
assign ethcore_arp_tx_packetizer_new_last_be = {ethcore_arp_tx_packetizer_sink_payload_last_be[3], ethcore_arp_tx_packetizer_sink_payload_last_be[2], ethcore_arp_tx_packetizer_sink_payload_last_be[1], ethcore_arp_tx_packetizer_sink_payload_last_be[0]};
assign ethcore_arp_tx_packetizer_in_data_copy = (ethcore_arp_tx_packetizer_is_ongoing0 | ethcore_arp_tx_packetizer_is_ongoing1);
always @(*) begin
    ethcore_arp_tx_packetizer_source_last <= 1'd0;
    if (ethcore_arp_tx_packetizer_source_last_s) begin
        ethcore_arp_tx_packetizer_source_last <= ethcore_arp_tx_packetizer_source_last_b;
    end else begin
        ethcore_arp_tx_packetizer_source_last <= ethcore_arp_tx_packetizer_source_last_a;
    end
end
assign ethcore_arp_tx_packetizer_source_payload_error = ethcore_arp_tx_packetizer_sink_payload_error;
always @(*) begin
    ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 <= 3'd0;
    ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 <= 1'd0;
    ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 <= 4'd0;
    ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0 <= 1'd0;
    ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1 <= 1'd0;
    ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1 <= 1'd0;
    ethcore_arp_tx_packetizer_is_ongoing0 <= 1'd0;
    ethcore_arp_tx_packetizer_is_ongoing1 <= 1'd0;
    ethcore_arp_tx_packetizer_is_ongoing2 <= 1'd0;
    ethcore_arp_tx_packetizer_sink_ready <= 1'd0;
    ethcore_arp_tx_packetizer_source_last_a <= 1'd0;
    ethcore_arp_tx_packetizer_source_last_b <= 1'd0;
    ethcore_arp_tx_packetizer_source_last_s <= 1'd0;
    ethcore_arp_tx_packetizer_source_payload_data <= 32'd0;
    ethcore_arp_tx_packetizer_source_payload_last_be <= 4'd0;
    ethcore_arp_tx_packetizer_source_valid <= 1'd0;
    ethcore_arp_tx_packetizer_sr_load <= 1'd0;
    ethcore_arp_tx_packetizer_sr_shift <= 1'd0;
    liteetharptx_fsm0_next_state <= 2'd0;
    liteetharptx_fsm1_next_state <= 1'd0;
    liteetharptx_fsm0_next_state <= liteetharptx_fsm0_state;
    case (liteetharptx_fsm0_state)
        1'd1: begin
            ethcore_arp_tx_packetizer_source_valid <= 1'd1;
            ethcore_arp_tx_packetizer_source_last_a <= 1'd0;
            ethcore_arp_tx_packetizer_source_payload_data <= ethcore_arp_tx_packetizer_sr[223:32];
            if ((ethcore_arp_tx_packetizer_source_valid & ethcore_arp_tx_packetizer_source_ready)) begin
                ethcore_arp_tx_packetizer_sr_shift <= 1'd1;
                if ((ethcore_arp_tx_packetizer_count == 3'd6)) begin
                    ethcore_arp_tx_packetizer_sr_shift <= 1'd0;
                    liteetharptx_fsm0_next_state <= 2'd2;
                    ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 <= (ethcore_arp_tx_packetizer_count + 1'd1);
                    ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 <= (ethcore_arp_tx_packetizer_count + 1'd1);
                    ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_arp_tx_packetizer_source_valid <= ethcore_arp_tx_packetizer_sink_valid;
            ethcore_arp_tx_packetizer_source_last_a <= ethcore_arp_tx_packetizer_sink_last;
            ethcore_arp_tx_packetizer_source_payload_data <= ethcore_arp_tx_packetizer_sink_payload_data;
            if ((ethcore_arp_tx_packetizer_source_valid & ethcore_arp_tx_packetizer_source_ready)) begin
                ethcore_arp_tx_packetizer_sink_ready <= 1'd1;
                if (ethcore_arp_tx_packetizer_source_last) begin
                    liteetharptx_fsm0_next_state <= 1'd0;
                end
            end
            ethcore_arp_tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            ethcore_arp_tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            ethcore_arp_tx_packetizer_sink_ready <= 1'd1;
            ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0 <= 1'd1;
            ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0 <= 1'd1;
            if (ethcore_arp_tx_packetizer_sink_valid) begin
                ethcore_arp_tx_packetizer_sink_ready <= 1'd0;
                ethcore_arp_tx_packetizer_source_valid <= 1'd1;
                ethcore_arp_tx_packetizer_source_last_a <= 1'd0;
                ethcore_arp_tx_packetizer_source_payload_data <= ethcore_arp_tx_packetizer_header[31:0];
                if ((ethcore_arp_tx_packetizer_source_valid & ethcore_arp_tx_packetizer_source_ready)) begin
                    ethcore_arp_tx_packetizer_sr_load <= 1'd1;
                    ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1 <= 1'd1;
                    ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteetharptx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteetharptx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            ethcore_arp_tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteetharptx_fsm1_next_state <= liteetharptx_fsm1_state;
    case (liteetharptx_fsm1_state)
        1'd1: begin
            ethcore_arp_tx_packetizer_source_last_b <= 1'd1;
            ethcore_arp_tx_packetizer_source_last_s <= 1'd1;
            ethcore_arp_tx_packetizer_source_payload_last_be <= ethcore_arp_tx_packetizer_delayed_last_be;
            ethcore_arp_tx_packetizer_sink_ready <= 1'd0;
            if (ethcore_arp_tx_packetizer_source_ready) begin
                liteetharptx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_arp_tx_packetizer_in_data_copy & ethcore_arp_tx_packetizer_sink_last) & (ethcore_arp_tx_packetizer_sink_payload_last_be > ethcore_arp_tx_packetizer_new_last_be))) begin
                ethcore_arp_tx_packetizer_source_last_b <= 1'd0;
                ethcore_arp_tx_packetizer_source_last_s <= 1'd1;
                ethcore_arp_tx_packetizer_source_payload_last_be <= 1'd0;
                if ((ethcore_arp_tx_packetizer_source_ready & ethcore_arp_tx_packetizer_source_valid)) begin
                    ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0 <= ethcore_arp_tx_packetizer_new_last_be;
                    ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0 <= 1'd1;
                    liteetharptx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ethcore_arp_tx_packetizer_in_data_copy) begin
                    ethcore_arp_tx_packetizer_source_last_b <= ethcore_arp_tx_packetizer_sink_last;
                    ethcore_arp_tx_packetizer_source_last_s <= 1'd1;
                    ethcore_arp_tx_packetizer_source_payload_last_be <= ethcore_arp_tx_packetizer_new_last_be;
                end
            end
            if (ethcore_arp_tx_packetizer_in_data_copy) begin
                ethcore_arp_tx_packetizer_sink_ready <= ethcore_arp_tx_packetizer_source_ready;
            end else begin
                if (ethcore_arp_tx_packetizer_is_ongoing2) begin
                    ethcore_arp_tx_packetizer_sink_ready <= (~ethcore_arp_tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    ethcore_arp_tx_counter_liteetharp_next_value <= 4'd0;
    ethcore_arp_tx_counter_liteetharp_next_value_ce <= 1'd0;
    ethcore_arp_tx_packetizer_sink_valid <= 1'd0;
    ethcore_arp_tx_packetizer_source_ready <= 1'd0;
    ethcore_arp_tx_sink_sink_ready <= 1'd0;
    ethcore_arp_tx_source_source_valid <= 1'd0;
    liteetharptx_next_state <= 1'd0;
    liteetharptx_next_state <= liteetharptx_state;
    case (liteetharptx_state)
        1'd1: begin
            ethcore_arp_tx_packetizer_sink_valid <= 1'd1;
            ethcore_arp_tx_source_source_valid <= ethcore_arp_tx_packetizer_source_valid;
            ethcore_arp_tx_packetizer_source_ready <= ethcore_arp_tx_source_source_ready;
            if ((ethcore_arp_tx_source_source_valid & ethcore_arp_tx_source_source_ready)) begin
                ethcore_arp_tx_counter_liteetharp_next_value <= (ethcore_arp_tx_counter + 1'd1);
                ethcore_arp_tx_counter_liteetharp_next_value_ce <= 1'd1;
                if (ethcore_arp_tx_source_source_last) begin
                    ethcore_arp_tx_sink_sink_ready <= 1'd1;
                    liteetharptx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            ethcore_arp_tx_counter_liteetharp_next_value <= 1'd0;
            ethcore_arp_tx_counter_liteetharp_next_value_ce <= 1'd1;
            if (ethcore_arp_tx_sink_sink_valid) begin
                liteetharptx_next_state <= 1'd1;
            end
        end
    endcase
end
assign ethcore_arp_rx_depacketizer_sink_valid = ethcore_arp_rx_sink_sink_valid;
assign ethcore_arp_rx_sink_sink_ready = ethcore_arp_rx_depacketizer_sink_ready;
assign ethcore_arp_rx_depacketizer_sink_first = ethcore_arp_rx_sink_sink_first;
assign ethcore_arp_rx_depacketizer_sink_last = ethcore_arp_rx_sink_sink_last;
assign ethcore_arp_rx_depacketizer_sink_payload_ethernet_type = ethcore_arp_rx_sink_sink_payload_ethernet_type;
assign ethcore_arp_rx_depacketizer_sink_payload_sender_mac = ethcore_arp_rx_sink_sink_payload_sender_mac;
assign ethcore_arp_rx_depacketizer_sink_payload_target_mac = ethcore_arp_rx_sink_sink_payload_target_mac;
assign ethcore_arp_rx_depacketizer_sink_payload_data = ethcore_arp_rx_sink_sink_payload_data;
assign ethcore_arp_rx_depacketizer_sink_payload_last_be = ethcore_arp_rx_sink_sink_payload_last_be;
assign ethcore_arp_rx_depacketizer_sink_payload_error = ethcore_arp_rx_sink_sink_payload_error;
always @(*) begin
    ethcore_arp_rx_reply <= 1'd0;
    ethcore_arp_rx_request <= 1'd0;
    case (ethcore_arp_rx_depacketizer_source_param_opcode)
        1'd1: begin
            ethcore_arp_rx_request <= 1'd1;
        end
        2'd2: begin
            ethcore_arp_rx_reply <= 1'd1;
        end
        default: begin
        end
    endcase
end
assign ethcore_arp_rx_source_source_payload_ip_address = ethcore_arp_rx_depacketizer_source_param_sender_ip;
assign ethcore_arp_rx_source_source_payload_mac_address = ethcore_arp_rx_depacketizer_source_param_sender_mac;
assign ethcore_arp_rx_depacketizer_header = ethcore_arp_rx_depacketizer_sr;
assign ethcore_arp_rx_depacketizer_source_param_hwsize = {rhs_slice_proxy14[7:0]};
assign ethcore_arp_rx_depacketizer_source_param_hwtype = {rhs_slice_proxy16[7:0], rhs_slice_proxy15[15:8]};
assign ethcore_arp_rx_depacketizer_source_param_opcode = {rhs_slice_proxy18[7:0], rhs_slice_proxy17[15:8]};
assign ethcore_arp_rx_depacketizer_source_param_proto = {rhs_slice_proxy20[7:0], rhs_slice_proxy19[15:8]};
assign ethcore_arp_rx_depacketizer_source_param_protosize = {rhs_slice_proxy21[7:0]};
assign ethcore_arp_rx_depacketizer_source_param_sender_ip = {rhs_slice_proxy25[7:0], rhs_slice_proxy24[15:8], rhs_slice_proxy23[23:16], rhs_slice_proxy22[31:24]};
assign ethcore_arp_rx_depacketizer_source_param_sender_mac = {rhs_slice_proxy31[7:0], rhs_slice_proxy30[15:8], rhs_slice_proxy29[23:16], rhs_slice_proxy28[31:24], rhs_slice_proxy27[39:32], rhs_slice_proxy26[47:40]};
assign ethcore_arp_rx_depacketizer_source_param_target_ip = {rhs_slice_proxy35[7:0], rhs_slice_proxy34[15:8], rhs_slice_proxy33[23:16], rhs_slice_proxy32[31:24]};
assign ethcore_arp_rx_depacketizer_source_param_target_mac = {rhs_slice_proxy41[7:0], rhs_slice_proxy40[15:8], rhs_slice_proxy39[23:16], rhs_slice_proxy38[31:24], rhs_slice_proxy37[39:32], rhs_slice_proxy36[47:40]};
assign ethcore_arp_rx_depacketizer_source_payload_error = ethcore_arp_rx_depacketizer_sink_payload_error;
assign ethcore_arp_rx_depacketizer_new_last_be = {ethcore_arp_rx_depacketizer_sink_payload_last_be[3], ethcore_arp_rx_depacketizer_sink_payload_last_be[2], ethcore_arp_rx_depacketizer_sink_payload_last_be[1], ethcore_arp_rx_depacketizer_sink_payload_last_be[0]};
assign ethcore_arp_rx_depacketizer_is_in_copy = (ethcore_arp_rx_depacketizer_is_ongoing0 | ethcore_arp_rx_depacketizer_is_ongoing1);
always @(*) begin
    ethcore_arp_rx_depacketizer_source_last <= 1'd0;
    if (ethcore_arp_rx_depacketizer_source_last_s) begin
        ethcore_arp_rx_depacketizer_source_last <= ethcore_arp_rx_depacketizer_source_last_b;
    end else begin
        ethcore_arp_rx_depacketizer_source_last <= ethcore_arp_rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 <= 3'd0;
    ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 <= 1'd0;
    ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 <= 4'd0;
    ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1 <= 1'd0;
    ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3 <= 1'd0;
    ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3 <= 1'd0;
    ethcore_arp_rx_depacketizer_is_ongoing0 <= 1'd0;
    ethcore_arp_rx_depacketizer_is_ongoing1 <= 1'd0;
    ethcore_arp_rx_depacketizer_is_ongoing2 <= 1'd0;
    ethcore_arp_rx_depacketizer_is_ongoing3 <= 1'd0;
    ethcore_arp_rx_depacketizer_sink_ready <= 1'd0;
    ethcore_arp_rx_depacketizer_source_last_a <= 1'd0;
    ethcore_arp_rx_depacketizer_source_last_b <= 1'd0;
    ethcore_arp_rx_depacketizer_source_last_s <= 1'd0;
    ethcore_arp_rx_depacketizer_source_payload_data <= 32'd0;
    ethcore_arp_rx_depacketizer_source_payload_last_be <= 4'd0;
    ethcore_arp_rx_depacketizer_source_valid <= 1'd0;
    ethcore_arp_rx_depacketizer_sr_shift <= 1'd0;
    liteetharprx_fsm0_next_state <= 2'd0;
    liteetharprx_fsm1_next_state <= 1'd0;
    liteetharprx_fsm0_next_state <= liteetharprx_fsm0_state;
    case (liteetharprx_fsm0_state)
        1'd1: begin
            ethcore_arp_rx_depacketizer_sink_ready <= 1'd1;
            if (ethcore_arp_rx_depacketizer_sink_valid) begin
                ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 <= (ethcore_arp_rx_depacketizer_count + 1'd1);
                ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 <= 1'd1;
                ethcore_arp_rx_depacketizer_sr_shift <= 1'd1;
                if ((ethcore_arp_rx_depacketizer_count == 3'd6)) begin
                    liteetharprx_fsm0_next_state <= 2'd2;
                    ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 <= (ethcore_arp_rx_depacketizer_count + 1'd1);
                    ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_arp_rx_depacketizer_source_valid <= (ethcore_arp_rx_depacketizer_sink_valid | ethcore_arp_rx_depacketizer_sink_d_last);
            ethcore_arp_rx_depacketizer_source_last_a <= (ethcore_arp_rx_depacketizer_sink_last | ethcore_arp_rx_depacketizer_sink_d_last);
            ethcore_arp_rx_depacketizer_sink_ready <= ethcore_arp_rx_depacketizer_source_ready;
            ethcore_arp_rx_depacketizer_source_payload_data <= ethcore_arp_rx_depacketizer_sink_payload_data;
            if ((ethcore_arp_rx_depacketizer_source_valid & ethcore_arp_rx_depacketizer_source_ready)) begin
                if (ethcore_arp_rx_depacketizer_source_last) begin
                    liteetharprx_fsm0_next_state <= 1'd0;
                end
            end
            ethcore_arp_rx_depacketizer_is_ongoing0 <= 1'd1;
            ethcore_arp_rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            ethcore_arp_rx_depacketizer_is_ongoing1 <= 1'd1;
            ethcore_arp_rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            ethcore_arp_rx_depacketizer_sink_ready <= 1'd1;
            ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2 <= 1'd1;
            ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2 <= 1'd1;
            if (ethcore_arp_rx_depacketizer_sink_valid) begin
                ethcore_arp_rx_depacketizer_sr_shift <= 1'd1;
                ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3 <= 1'd1;
                ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteetharprx_fsm0_next_state <= 2'd2;
                end else begin
                    liteetharprx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteetharprx_fsm1_next_state <= liteetharprx_fsm1_state;
    case (liteetharprx_fsm1_state)
        1'd1: begin
            ethcore_arp_rx_depacketizer_source_last_b <= 1'd1;
            ethcore_arp_rx_depacketizer_source_last_s <= 1'd1;
            ethcore_arp_rx_depacketizer_source_payload_last_be <= ethcore_arp_rx_depacketizer_delayed_last_be;
            ethcore_arp_rx_depacketizer_sink_ready <= 1'd0;
            if ((ethcore_arp_rx_depacketizer_source_ready & ethcore_arp_rx_depacketizer_source_valid)) begin
                liteetharprx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_arp_rx_depacketizer_sink_valid & ethcore_arp_rx_depacketizer_sink_last) & (ethcore_arp_rx_depacketizer_sink_payload_last_be > ethcore_arp_rx_depacketizer_new_last_be))) begin
                ethcore_arp_rx_depacketizer_source_last_b <= 1'd0;
                ethcore_arp_rx_depacketizer_source_last_s <= 1'd1;
                ethcore_arp_rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((ethcore_arp_rx_depacketizer_source_ready & ethcore_arp_rx_depacketizer_source_valid) | ((~ethcore_arp_rx_depacketizer_was_in_copy) & ethcore_arp_rx_depacketizer_is_in_copy))) begin
                    ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1 <= ethcore_arp_rx_depacketizer_new_last_be;
                    ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1 <= 1'd1;
                    liteetharprx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ethcore_arp_rx_depacketizer_sink_last) begin
                    ethcore_arp_rx_depacketizer_source_last_b <= 1'd1;
                    ethcore_arp_rx_depacketizer_source_last_s <= 1'd1;
                    ethcore_arp_rx_depacketizer_source_payload_last_be <= ethcore_arp_rx_depacketizer_new_last_be;
                end
            end
            if ((ethcore_arp_rx_depacketizer_is_ongoing2 | (ethcore_arp_rx_depacketizer_is_ongoing3 & (~ethcore_arp_rx_depacketizer_fsm_from_idle)))) begin
                ethcore_arp_rx_depacketizer_sink_ready <= ethcore_arp_rx_depacketizer_source_ready;
            end else begin
                ethcore_arp_rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    ethcore_arp_rx_depacketizer_source_ready <= 1'd0;
    ethcore_arp_rx_source_source_payload_reply <= 1'd0;
    ethcore_arp_rx_source_source_payload_request <= 1'd0;
    ethcore_arp_rx_source_source_valid <= 1'd0;
    liteetharprx_next_state <= 2'd0;
    liteetharprx_next_state <= liteetharprx_state;
    case (liteetharprx_state)
        1'd1: begin
            if (ethcore_arp_rx_valid) begin
                ethcore_arp_rx_source_source_valid <= 1'd1;
                ethcore_arp_rx_source_source_payload_reply <= ethcore_arp_rx_reply;
                ethcore_arp_rx_source_source_payload_request <= ethcore_arp_rx_request;
            end
            liteetharprx_next_state <= 2'd2;
        end
        2'd2: begin
            ethcore_arp_rx_depacketizer_source_ready <= 1'd1;
            if ((ethcore_arp_rx_depacketizer_source_valid & ethcore_arp_rx_depacketizer_source_last)) begin
                liteetharprx_next_state <= 1'd0;
            end
        end
        default: begin
            ethcore_arp_rx_depacketizer_source_ready <= 1'd1;
            if (ethcore_arp_rx_depacketizer_source_valid) begin
                ethcore_arp_rx_depacketizer_source_ready <= 1'd0;
                liteetharprx_next_state <= 1'd1;
            end
        end
    endcase
end
assign ethcore_arp_table_request_timer_wait = (ethcore_arp_table_request_pending & (~ethcore_arp_table_request_timer_done));
assign ethcore_arp_table_request_timer_done = (ethcore_arp_table_request_timer_count == 1'd0);
always @(*) begin
    ethcore_arp_table_cache_mem_wr_port_dat_w <= 81'd0;
    ethcore_arp_table_cache_mem_wr_port_dat_w[80] <= ethcore_arp_table_cache_mem_wr_port_valid;
    ethcore_arp_table_cache_mem_wr_port_dat_w[31:0] <= ethcore_arp_table_cache_mem_wr_port_ip_address;
    ethcore_arp_table_cache_mem_wr_port_dat_w[79:32] <= ethcore_arp_table_cache_mem_wr_port_mac_address;
end
assign ethcore_arp_table_cache_mem_rd_port_valid = ethcore_arp_table_cache_mem_rd_port_dat_r[80];
assign ethcore_arp_table_cache_mem_rd_port_ip_address = ethcore_arp_table_cache_mem_rd_port_dat_r[31:0];
assign ethcore_arp_table_cache_mem_rd_port_mac_address = ethcore_arp_table_cache_mem_rd_port_dat_r[79:32];
assign ethcore_arp_table_cache_done = (ethcore_arp_table_cache_count == 1'd0);
always @(*) begin
    ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2 <= 1'd0;
    ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 <= 1'd0;
    ethcore_arp_table_cache_mem_rd_port_adr <= 1'd0;
    ethcore_arp_table_cache_mem_wr_port_adr <= 1'd0;
    ethcore_arp_table_cache_mem_wr_port_ip_address <= 32'd0;
    ethcore_arp_table_cache_mem_wr_port_mac_address <= 48'd0;
    ethcore_arp_table_cache_mem_wr_port_valid <= 1'd0;
    ethcore_arp_table_cache_mem_wr_port_we <= 1'd0;
    ethcore_arp_table_cache_request_ready <= 1'd0;
    ethcore_arp_table_cache_response_payload_error <= 1'd0;
    ethcore_arp_table_cache_response_payload_mac_address <= 48'd0;
    ethcore_arp_table_cache_response_valid <= 1'd0;
    ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 <= 1'd0;
    ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 <= 1'd0;
    ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= 1'd0;
    ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd0;
    ethcore_arp_table_cache_update_ready <= 1'd0;
    ethcore_arp_table_cache_wait <= 1'd0;
    liteetharpcache_next_state <= 3'd0;
    liteetharpcache_next_state <= liteetharpcache_state;
    case (liteetharpcache_state)
        1'd1: begin
            if ((ethcore_arp_table_cache_enable & ethcore_arp_table_cache_update_valid)) begin
                liteetharpcache_next_state <= 2'd2;
            end
            if ((ethcore_arp_table_cache_enable & ethcore_arp_table_cache_request_valid)) begin
                ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 <= 1'd0;
                ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 <= 1'd1;
                liteetharpcache_next_state <= 2'd3;
            end
            ethcore_arp_table_cache_wait <= ethcore_arp_table_cache_clear_enable;
            if (ethcore_arp_table_cache_done) begin
                ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= 1'd0;
                ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
                liteetharpcache_next_state <= 1'd0;
            end
        end
        2'd2: begin
            ethcore_arp_table_cache_mem_wr_port_we <= 1'd1;
            ethcore_arp_table_cache_mem_wr_port_adr <= ethcore_arp_table_cache_update_count;
            ethcore_arp_table_cache_mem_wr_port_valid <= 1'd1;
            ethcore_arp_table_cache_mem_wr_port_ip_address <= ethcore_arp_table_cache_update_payload_ip_address;
            ethcore_arp_table_cache_mem_wr_port_mac_address <= ethcore_arp_table_cache_update_payload_mac_address;
            ethcore_arp_table_cache_update_ready <= 1'd1;
            if ((ethcore_arp_table_cache_update_count == 1'd1)) begin
                ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= 1'd0;
                ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
            end else begin
                ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= (ethcore_arp_table_cache_update_count + 1'd1);
                ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
            end
            liteetharpcache_next_state <= 1'd1;
        end
        2'd3: begin
            ethcore_arp_table_cache_mem_rd_port_adr <= ethcore_arp_table_cache_search_count;
            if ((ethcore_arp_table_cache_mem_rd_port_valid & (ethcore_arp_table_cache_mem_rd_port_ip_address == ethcore_arp_table_cache_request_payload_ip_address))) begin
                ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2 <= 1'd0;
                ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 <= 1'd1;
                liteetharpcache_next_state <= 3'd4;
            end else begin
                if ((ethcore_arp_table_cache_search_count == 1'd1)) begin
                    ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2 <= 1'd1;
                    ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2 <= 1'd1;
                    liteetharpcache_next_state <= 3'd4;
                end else begin
                    ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1 <= (ethcore_arp_table_cache_search_count + 1'd1);
                    ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1 <= 1'd1;
                end
            end
        end
        3'd4: begin
            ethcore_arp_table_cache_request_ready <= 1'd1;
            ethcore_arp_table_cache_response_valid <= 1'd1;
            ethcore_arp_table_cache_response_payload_error <= ethcore_arp_table_cache_error;
            ethcore_arp_table_cache_response_payload_mac_address <= ethcore_arp_table_cache_mem_rd_port_mac_address;
            liteetharpcache_next_state <= 1'd1;
        end
        default: begin
            ethcore_arp_table_cache_mem_wr_port_we <= 1'd1;
            ethcore_arp_table_cache_mem_wr_port_adr <= ethcore_arp_table_cache_update_count;
            ethcore_arp_table_cache_mem_wr_port_valid <= 1'd0;
            ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= (ethcore_arp_table_cache_update_count + 1'd1);
            ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
            if ((ethcore_arp_table_cache_update_count == 1'd1)) begin
                ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0 <= 1'd0;
                ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0 <= 1'd1;
                liteetharpcache_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    ethcore_arp_table_cache_request_payload_ip_address <= 32'd0;
    ethcore_arp_table_cache_request_valid <= 1'd0;
    ethcore_arp_table_cache_update_payload_ip_address <= 32'd0;
    ethcore_arp_table_cache_update_payload_mac_address <= 48'd0;
    ethcore_arp_table_cache_update_valid <= 1'd0;
    ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 <= 3'd0;
    ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3 <= 1'd0;
    ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 <= 32'd0;
    ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4 <= 1'd0;
    ethcore_arp_table_request_pending_liteetharp_fsm_next_value0 <= 1'd0;
    ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0 <= 1'd0;
    ethcore_arp_table_request_request_ready <= 1'd0;
    ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 <= 1'd0;
    ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 <= 1'd0;
    ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 <= 48'd0;
    ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 <= 1'd0;
    ethcore_arp_table_response_response_valid <= 1'd0;
    ethcore_arp_table_source_payload_ip_address <= 32'd0;
    ethcore_arp_table_source_payload_mac_address <= 48'd0;
    ethcore_arp_table_source_payload_reply <= 1'd0;
    ethcore_arp_table_source_payload_request <= 1'd0;
    ethcore_arp_table_source_valid <= 1'd0;
    fsm_next_state <= 3'd0;
    fsm_next_state <= fsm_state;
    case (fsm_state)
        1'd1: begin
            ethcore_arp_table_source_valid <= 1'd1;
            ethcore_arp_table_source_payload_reply <= 1'd1;
            ethcore_arp_table_source_payload_ip_address <= ethcore_arp_table_sink_payload_ip_address;
            ethcore_arp_table_source_payload_mac_address <= ethcore_arp_table_sink_payload_mac_address;
            if (ethcore_arp_table_source_ready) begin
                fsm_next_state <= 1'd0;
            end
        end
        2'd2: begin
            if ((ethcore_arp_table_request_pending & (ethcore_arp_table_request_ip_address == ethcore_arp_table_sink_payload_ip_address))) begin
                ethcore_arp_table_cache_update_valid <= 1'd1;
                ethcore_arp_table_cache_update_payload_ip_address <= ethcore_arp_table_sink_payload_ip_address;
                ethcore_arp_table_cache_update_payload_mac_address <= ethcore_arp_table_sink_payload_mac_address;
                if (ethcore_arp_table_cache_update_ready) begin
                    ethcore_arp_table_request_pending_liteetharp_fsm_next_value0 <= 1'd0;
                    ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0 <= 1'd1;
                    ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 <= ethcore_arp_table_sink_payload_mac_address;
                    ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 <= 1'd1;
                    fsm_next_state <= 3'd6;
                end
            end else begin
                fsm_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if ((ethcore_arp_table_request_counter == 3'd7)) begin
                ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 <= 1'd1;
                ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 <= 1'd1;
                ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 <= 1'd0;
                ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3 <= 1'd1;
                ethcore_arp_table_request_pending_liteetharp_fsm_next_value0 <= 1'd0;
                ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0 <= 1'd1;
                fsm_next_state <= 3'd6;
            end else begin
                fsm_next_state <= 3'd5;
            end
        end
        3'd4: begin
            ethcore_arp_table_cache_request_valid <= 1'd1;
            ethcore_arp_table_cache_request_payload_ip_address <= ethcore_arp_table_request_request_payload_ip_address;
            if (ethcore_arp_table_cache_response_valid) begin
                ethcore_arp_table_request_request_ready <= 1'd1;
                if (ethcore_arp_table_cache_response_payload_error) begin
                    ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 <= 1'd0;
                    ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3 <= 1'd1;
                    ethcore_arp_table_request_pending_liteetharp_fsm_next_value0 <= 1'd1;
                    ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0 <= 1'd1;
                    ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4 <= ethcore_arp_table_request_request_payload_ip_address;
                    ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4 <= 1'd1;
                    fsm_next_state <= 3'd5;
                end else begin
                    ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1 <= ethcore_arp_table_cache_response_payload_mac_address;
                    ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1 <= 1'd1;
                    fsm_next_state <= 3'd6;
                end
            end
        end
        3'd5: begin
            ethcore_arp_table_source_valid <= 1'd1;
            ethcore_arp_table_source_payload_request <= 1'd1;
            ethcore_arp_table_source_payload_ip_address <= ethcore_arp_table_request_ip_address;
            if (ethcore_arp_table_source_ready) begin
                ethcore_arp_table_request_counter_liteetharp_fsm_next_value3 <= (ethcore_arp_table_request_counter + 1'd1);
                ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3 <= 1'd1;
                fsm_next_state <= 1'd0;
            end
        end
        3'd6: begin
            ethcore_arp_table_response_response_valid <= 1'd1;
            if (ethcore_arp_table_response_response_ready) begin
                ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2 <= 1'd0;
                ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2 <= 1'd1;
                fsm_next_state <= 1'd0;
            end
        end
        default: begin
            if ((ethcore_arp_table_sink_valid & ethcore_arp_table_sink_payload_request)) begin
                fsm_next_state <= 1'd1;
            end else begin
                if ((ethcore_arp_table_sink_valid & ethcore_arp_table_sink_payload_reply)) begin
                    fsm_next_state <= 2'd2;
                end else begin
                    if (ethcore_arp_table_request_request_valid) begin
                        fsm_next_state <= 3'd4;
                    end else begin
                        if (ethcore_arp_table_request_timer_done) begin
                            fsm_next_state <= 2'd3;
                        end
                    end
                end
            end
        end
    endcase
end
assign ethcore_ip_mac_port_sink_valid = ethcore_ip_tx_source_source_valid0;
assign ethcore_ip_tx_source_source_ready0 = ethcore_ip_mac_port_sink_ready;
assign ethcore_ip_mac_port_sink_first = ethcore_ip_tx_source_source_first0;
assign ethcore_ip_mac_port_sink_last = ethcore_ip_tx_source_source_last0;
assign ethcore_ip_mac_port_sink_payload_ethernet_type = ethcore_ip_tx_source_source_payload_ethernet_type;
assign ethcore_ip_mac_port_sink_payload_sender_mac = ethcore_ip_tx_source_source_payload_sender_mac;
assign ethcore_ip_mac_port_sink_payload_target_mac = ethcore_ip_tx_source_source_payload_target_mac;
assign ethcore_ip_mac_port_sink_payload_data = ethcore_ip_tx_source_source_payload_data0;
assign ethcore_ip_mac_port_sink_payload_last_be = ethcore_ip_tx_source_source_payload_last_be0;
assign ethcore_ip_mac_port_sink_payload_error = ethcore_ip_tx_source_source_payload_error0;
assign ethcore_ip_rx_sink_sink_valid = ethcore_ip_mac_port_source_valid;
assign ethcore_ip_mac_port_source_ready = ethcore_ip_rx_sink_sink_ready;
assign ethcore_ip_rx_sink_sink_first = ethcore_ip_mac_port_source_first;
assign ethcore_ip_rx_sink_sink_last = ethcore_ip_mac_port_source_last;
assign ethcore_ip_rx_sink_sink_payload_ethernet_type = ethcore_ip_mac_port_source_payload_ethernet_type;
assign ethcore_ip_rx_sink_sink_payload_sender_mac = ethcore_ip_mac_port_source_payload_sender_mac;
assign ethcore_ip_rx_sink_sink_payload_target_mac = ethcore_ip_mac_port_source_payload_target_mac;
assign ethcore_ip_rx_sink_sink_payload_data = ethcore_ip_mac_port_source_payload_data;
assign ethcore_ip_rx_sink_sink_payload_last_be = ethcore_ip_mac_port_source_payload_last_be;
assign ethcore_ip_rx_sink_sink_payload_error = ethcore_ip_mac_port_source_payload_error;
assign ethcore_ip_tx_sink_sink_valid0 = ethcore_ip_crossbar_source_valid;
assign ethcore_ip_crossbar_source_ready = ethcore_ip_tx_sink_sink_ready0;
assign ethcore_ip_tx_sink_sink_first0 = ethcore_ip_crossbar_source_first;
assign ethcore_ip_tx_sink_sink_last0 = ethcore_ip_crossbar_source_last;
assign ethcore_ip_tx_sink_sink_payload_data0 = ethcore_ip_crossbar_source_payload_data;
assign ethcore_ip_tx_sink_sink_payload_last_be0 = ethcore_ip_crossbar_source_payload_last_be;
assign ethcore_ip_tx_sink_sink_payload_error0 = ethcore_ip_crossbar_source_payload_error;
assign ethcore_ip_tx_sink_sink_param_length0 = ethcore_ip_crossbar_source_param_length;
assign ethcore_ip_tx_sink_sink_param_protocol0 = ethcore_ip_crossbar_source_param_protocol;
assign ethcore_ip_tx_sink_sink_param_ip_address0 = ethcore_ip_crossbar_source_param_ip_address;
assign ethcore_ip_crossbar_sink_valid = ethcore_ip_rx_source_source_valid;
assign ethcore_ip_rx_source_source_ready = ethcore_ip_crossbar_sink_ready;
assign ethcore_ip_crossbar_sink_first = ethcore_ip_rx_source_source_first;
assign ethcore_ip_crossbar_sink_last = ethcore_ip_rx_source_source_last;
assign ethcore_ip_crossbar_sink_payload_data = ethcore_ip_rx_source_source_payload_data;
assign ethcore_ip_crossbar_sink_payload_last_be = ethcore_ip_rx_source_source_payload_last_be;
assign ethcore_ip_crossbar_sink_payload_error = ethcore_ip_rx_source_source_payload_error;
assign ethcore_ip_crossbar_sink_param_length = ethcore_ip_rx_source_source_param_length;
assign ethcore_ip_crossbar_sink_param_protocol = ethcore_ip_rx_source_source_param_protocol;
assign ethcore_ip_crossbar_sink_param_ip_address = ethcore_ip_rx_source_source_param_ip_address;
assign ethcore_ip_tx_sink_sink_valid1 = ethcore_ip_tx_sink_sink_valid0;
assign ethcore_ip_tx_sink_sink_ready0 = ethcore_ip_tx_sink_sink_ready1;
assign ethcore_ip_tx_sink_sink_first1 = ethcore_ip_tx_sink_sink_first0;
assign ethcore_ip_tx_sink_sink_last1 = ethcore_ip_tx_sink_sink_last0;
assign ethcore_ip_tx_sink_sink_payload_data1 = ethcore_ip_tx_sink_sink_payload_data0;
assign ethcore_ip_tx_sink_sink_payload_last_be1 = ethcore_ip_tx_sink_sink_payload_last_be0;
assign ethcore_ip_tx_sink_sink_payload_error1 = ethcore_ip_tx_sink_sink_payload_error0;
assign ethcore_ip_tx_sink_sink_param_length1 = ethcore_ip_tx_sink_sink_param_length0;
assign ethcore_ip_tx_sink_sink_param_protocol1 = ethcore_ip_tx_sink_sink_param_protocol0;
assign ethcore_ip_tx_sink_sink_param_ip_address1 = ethcore_ip_tx_sink_sink_param_ip_address0;
assign ethcore_ip_tx_ce = ethcore_ip_tx_source_source_valid1;
assign ethcore_ip_tx_reset = ((ethcore_ip_tx_source_source_valid0 & ethcore_ip_tx_source_source_last0) & ethcore_ip_tx_source_source_ready0);
assign ethcore_ip_tx_packetizer_sink_last = ethcore_ip_tx_source_source_last1;
assign ethcore_ip_tx_packetizer_sink_payload_data = ethcore_ip_tx_source_source_payload_data1;
assign ethcore_ip_tx_packetizer_sink_payload_last_be = ethcore_ip_tx_source_source_payload_last_be1;
assign ethcore_ip_tx_packetizer_sink_param_protocol = ethcore_ip_tx_source_source_param_protocol;
assign ethcore_ip_tx_packetizer_sink_valid = (ethcore_ip_tx_source_source_valid1 & ethcore_ip_tx_liteethipv4checksum_done);
assign ethcore_ip_tx_source_source_ready1 = (ethcore_ip_tx_packetizer_sink_ready & ethcore_ip_tx_liteethipv4checksum_done);
assign ethcore_ip_tx_packetizer_sink_param_target_ip = ethcore_ip_tx_source_source_param_ip_address;
assign ethcore_ip_tx_packetizer_sink_param_total_length = (5'd20 + ethcore_ip_tx_source_source_param_length);
assign ethcore_ip_tx_packetizer_sink_param_version = 3'd4;
assign ethcore_ip_tx_packetizer_sink_param_ihl = 3'd5;
assign ethcore_ip_tx_packetizer_sink_param_identification = 1'd0;
assign ethcore_ip_tx_packetizer_sink_param_ttl = 8'd128;
assign ethcore_ip_tx_packetizer_sink_param_sender_ip = 32'd3232235826;
assign ethcore_ip_tx_liteethipv4checksum_header = ethcore_ip_tx_packetizer_header;
assign ethcore_ip_tx_packetizer_sink_param_checksum = ethcore_ip_tx_liteethipv4checksum_value;
assign ethcore_arp_table_request_request_payload_ip_address = ethcore_ip_tx_source_source_param_ip_address;
assign ethcore_ip_tx_pipe_valid_sink_ready = ((~ethcore_ip_tx_pipe_valid_source_valid) | ethcore_ip_tx_pipe_valid_source_ready);
assign ethcore_ip_tx_pipe_valid_sink_valid = ethcore_ip_tx_sink_sink_valid1;
assign ethcore_ip_tx_sink_sink_ready1 = ethcore_ip_tx_pipe_valid_sink_ready;
assign ethcore_ip_tx_pipe_valid_sink_first = ethcore_ip_tx_sink_sink_first1;
assign ethcore_ip_tx_pipe_valid_sink_last = ethcore_ip_tx_sink_sink_last1;
assign ethcore_ip_tx_pipe_valid_sink_payload_data = ethcore_ip_tx_sink_sink_payload_data1;
assign ethcore_ip_tx_pipe_valid_sink_payload_last_be = ethcore_ip_tx_sink_sink_payload_last_be1;
assign ethcore_ip_tx_pipe_valid_sink_payload_error = ethcore_ip_tx_sink_sink_payload_error1;
assign ethcore_ip_tx_pipe_valid_sink_param_length = ethcore_ip_tx_sink_sink_param_length1;
assign ethcore_ip_tx_pipe_valid_sink_param_protocol = ethcore_ip_tx_sink_sink_param_protocol1;
assign ethcore_ip_tx_pipe_valid_sink_param_ip_address = ethcore_ip_tx_sink_sink_param_ip_address1;
assign ethcore_ip_tx_source_source_valid1 = ethcore_ip_tx_pipe_valid_source_valid;
assign ethcore_ip_tx_pipe_valid_source_ready = ethcore_ip_tx_source_source_ready1;
assign ethcore_ip_tx_source_source_first1 = ethcore_ip_tx_pipe_valid_source_first;
assign ethcore_ip_tx_source_source_last1 = ethcore_ip_tx_pipe_valid_source_last;
assign ethcore_ip_tx_source_source_payload_data1 = ethcore_ip_tx_pipe_valid_source_payload_data;
assign ethcore_ip_tx_source_source_payload_last_be1 = ethcore_ip_tx_pipe_valid_source_payload_last_be;
assign ethcore_ip_tx_source_source_payload_error1 = ethcore_ip_tx_pipe_valid_source_payload_error;
assign ethcore_ip_tx_source_source_param_length = ethcore_ip_tx_pipe_valid_source_param_length;
assign ethcore_ip_tx_source_source_param_protocol = ethcore_ip_tx_pipe_valid_source_param_protocol;
assign ethcore_ip_tx_source_source_param_ip_address = ethcore_ip_tx_pipe_valid_source_param_ip_address;
assign ethcore_ip_tx_liteethipv4checksum_s_next0 = (ethcore_ip_tx_liteethipv4checksum_r + ethcore_ip_tx_liteethipv4checksum_header[15:0]);
assign ethcore_ip_tx_liteethipv4checksum_s_next1 = (ethcore_ip_tx_liteethipv4checksum_r_next0 + ethcore_ip_tx_liteethipv4checksum_header[31:16]);
assign ethcore_ip_tx_liteethipv4checksum_s_next2 = (ethcore_ip_tx_liteethipv4checksum_r_next1 + ethcore_ip_tx_liteethipv4checksum_header[47:32]);
assign ethcore_ip_tx_liteethipv4checksum_s_next3 = (ethcore_ip_tx_liteethipv4checksum_r_next2 + ethcore_ip_tx_liteethipv4checksum_header[63:48]);
assign ethcore_ip_tx_liteethipv4checksum_s_next4 = (ethcore_ip_tx_liteethipv4checksum_r_next3 + ethcore_ip_tx_liteethipv4checksum_header[79:64]);
assign ethcore_ip_tx_liteethipv4checksum_s_next5 = (ethcore_ip_tx_liteethipv4checksum_r_next4 + ethcore_ip_tx_liteethipv4checksum_header[111:96]);
assign ethcore_ip_tx_liteethipv4checksum_s_next6 = (ethcore_ip_tx_liteethipv4checksum_r_next5 + ethcore_ip_tx_liteethipv4checksum_header[127:112]);
assign ethcore_ip_tx_liteethipv4checksum_s_next7 = (ethcore_ip_tx_liteethipv4checksum_r_next6 + ethcore_ip_tx_liteethipv4checksum_header[143:128]);
assign ethcore_ip_tx_liteethipv4checksum_s_next8 = (ethcore_ip_tx_liteethipv4checksum_r_next7 + ethcore_ip_tx_liteethipv4checksum_header[159:144]);
assign ethcore_ip_tx_liteethipv4checksum_value = (~{ethcore_ip_tx_liteethipv4checksum_r_next8[7:0], ethcore_ip_tx_liteethipv4checksum_r_next8[15:8]});
assign ethcore_ip_tx_liteethipv4checksum_counter_ce = (~ethcore_ip_tx_liteethipv4checksum_done);
assign ethcore_ip_tx_liteethipv4checksum_done = (ethcore_ip_tx_liteethipv4checksum_counter == 4'd9);
always @(*) begin
    ethcore_ip_tx_packetizer_header <= 160'd0;
    ethcore_ip_tx_packetizer_header[95:80] <= {ethcore_ip_tx_packetizer_sink_param_checksum[7:0], ethcore_ip_tx_packetizer_sink_param_checksum[15:8]};
    ethcore_ip_tx_packetizer_header[47:32] <= {ethcore_ip_tx_packetizer_sink_param_identification[7:0], ethcore_ip_tx_packetizer_sink_param_identification[15:8]};
    ethcore_ip_tx_packetizer_header[3:0] <= {ethcore_ip_tx_packetizer_sink_param_ihl[3:0]};
    ethcore_ip_tx_packetizer_header[79:72] <= {ethcore_ip_tx_packetizer_sink_param_protocol[7:0]};
    ethcore_ip_tx_packetizer_header[127:96] <= {ethcore_ip_tx_packetizer_sink_param_sender_ip[7:0], ethcore_ip_tx_packetizer_sink_param_sender_ip[15:8], ethcore_ip_tx_packetizer_sink_param_sender_ip[23:16], ethcore_ip_tx_packetizer_sink_param_sender_ip[31:24]};
    ethcore_ip_tx_packetizer_header[159:128] <= {ethcore_ip_tx_packetizer_sink_param_target_ip[7:0], ethcore_ip_tx_packetizer_sink_param_target_ip[15:8], ethcore_ip_tx_packetizer_sink_param_target_ip[23:16], ethcore_ip_tx_packetizer_sink_param_target_ip[31:24]};
    ethcore_ip_tx_packetizer_header[31:16] <= {ethcore_ip_tx_packetizer_sink_param_total_length[7:0], ethcore_ip_tx_packetizer_sink_param_total_length[15:8]};
    ethcore_ip_tx_packetizer_header[71:64] <= {ethcore_ip_tx_packetizer_sink_param_ttl[7:0]};
    ethcore_ip_tx_packetizer_header[7:4] <= {ethcore_ip_tx_packetizer_sink_param_version[3:0]};
end
assign ethcore_ip_tx_packetizer_new_last_be = {ethcore_ip_tx_packetizer_sink_payload_last_be[3], ethcore_ip_tx_packetizer_sink_payload_last_be[2], ethcore_ip_tx_packetizer_sink_payload_last_be[1], ethcore_ip_tx_packetizer_sink_payload_last_be[0]};
assign ethcore_ip_tx_packetizer_in_data_copy = (ethcore_ip_tx_packetizer_is_ongoing0 | ethcore_ip_tx_packetizer_is_ongoing1);
always @(*) begin
    ethcore_ip_tx_packetizer_source_last <= 1'd0;
    if (ethcore_ip_tx_packetizer_source_last_s) begin
        ethcore_ip_tx_packetizer_source_last <= ethcore_ip_tx_packetizer_source_last_b;
    end else begin
        ethcore_ip_tx_packetizer_source_last <= ethcore_ip_tx_packetizer_source_last_a;
    end
end
assign ethcore_ip_tx_packetizer_source_payload_error = ethcore_ip_tx_packetizer_sink_payload_error;
always @(*) begin
    ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 <= 3'd0;
    ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 <= 1'd0;
    ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 <= 4'd0;
    ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0 <= 1'd0;
    ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1 <= 1'd0;
    ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1 <= 1'd0;
    ethcore_ip_tx_packetizer_is_ongoing0 <= 1'd0;
    ethcore_ip_tx_packetizer_is_ongoing1 <= 1'd0;
    ethcore_ip_tx_packetizer_is_ongoing2 <= 1'd0;
    ethcore_ip_tx_packetizer_sink_ready <= 1'd0;
    ethcore_ip_tx_packetizer_source_last_a <= 1'd0;
    ethcore_ip_tx_packetizer_source_last_b <= 1'd0;
    ethcore_ip_tx_packetizer_source_last_s <= 1'd0;
    ethcore_ip_tx_packetizer_source_payload_data <= 32'd0;
    ethcore_ip_tx_packetizer_source_payload_last_be <= 4'd0;
    ethcore_ip_tx_packetizer_source_valid <= 1'd0;
    ethcore_ip_tx_packetizer_sr_load <= 1'd0;
    ethcore_ip_tx_packetizer_sr_shift <= 1'd0;
    liteethip_liteethiptx_fsm0_next_state <= 2'd0;
    liteethip_liteethiptx_fsm1_next_state <= 1'd0;
    liteethip_liteethiptx_fsm0_next_state <= liteethip_liteethiptx_fsm0_state;
    case (liteethip_liteethiptx_fsm0_state)
        1'd1: begin
            ethcore_ip_tx_packetizer_source_valid <= 1'd1;
            ethcore_ip_tx_packetizer_source_last_a <= 1'd0;
            ethcore_ip_tx_packetizer_source_payload_data <= ethcore_ip_tx_packetizer_sr[159:32];
            if ((ethcore_ip_tx_packetizer_source_valid & ethcore_ip_tx_packetizer_source_ready)) begin
                ethcore_ip_tx_packetizer_sr_shift <= 1'd1;
                if ((ethcore_ip_tx_packetizer_count == 3'd4)) begin
                    ethcore_ip_tx_packetizer_sr_shift <= 1'd0;
                    liteethip_liteethiptx_fsm0_next_state <= 2'd2;
                    ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 <= (ethcore_ip_tx_packetizer_count + 1'd1);
                    ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 <= (ethcore_ip_tx_packetizer_count + 1'd1);
                    ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_ip_tx_packetizer_source_valid <= ethcore_ip_tx_packetizer_sink_valid;
            ethcore_ip_tx_packetizer_source_last_a <= ethcore_ip_tx_packetizer_sink_last;
            ethcore_ip_tx_packetizer_source_payload_data <= ethcore_ip_tx_packetizer_sink_payload_data;
            if ((ethcore_ip_tx_packetizer_source_valid & ethcore_ip_tx_packetizer_source_ready)) begin
                ethcore_ip_tx_packetizer_sink_ready <= 1'd1;
                if (ethcore_ip_tx_packetizer_source_last) begin
                    liteethip_liteethiptx_fsm0_next_state <= 1'd0;
                end
            end
            ethcore_ip_tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            ethcore_ip_tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            ethcore_ip_tx_packetizer_sink_ready <= 1'd1;
            ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0 <= 1'd1;
            ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0 <= 1'd1;
            if (ethcore_ip_tx_packetizer_sink_valid) begin
                ethcore_ip_tx_packetizer_sink_ready <= 1'd0;
                ethcore_ip_tx_packetizer_source_valid <= 1'd1;
                ethcore_ip_tx_packetizer_source_last_a <= 1'd0;
                ethcore_ip_tx_packetizer_source_payload_data <= ethcore_ip_tx_packetizer_header[31:0];
                if ((ethcore_ip_tx_packetizer_source_valid & ethcore_ip_tx_packetizer_source_ready)) begin
                    ethcore_ip_tx_packetizer_sr_load <= 1'd1;
                    ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1 <= 1'd1;
                    ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteethip_liteethiptx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteethip_liteethiptx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            ethcore_ip_tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethip_liteethiptx_fsm1_next_state <= liteethip_liteethiptx_fsm1_state;
    case (liteethip_liteethiptx_fsm1_state)
        1'd1: begin
            ethcore_ip_tx_packetizer_source_last_b <= 1'd1;
            ethcore_ip_tx_packetizer_source_last_s <= 1'd1;
            ethcore_ip_tx_packetizer_source_payload_last_be <= ethcore_ip_tx_packetizer_delayed_last_be;
            ethcore_ip_tx_packetizer_sink_ready <= 1'd0;
            if (ethcore_ip_tx_packetizer_source_ready) begin
                liteethip_liteethiptx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_ip_tx_packetizer_in_data_copy & ethcore_ip_tx_packetizer_sink_last) & (ethcore_ip_tx_packetizer_sink_payload_last_be > ethcore_ip_tx_packetizer_new_last_be))) begin
                ethcore_ip_tx_packetizer_source_last_b <= 1'd0;
                ethcore_ip_tx_packetizer_source_last_s <= 1'd1;
                ethcore_ip_tx_packetizer_source_payload_last_be <= 1'd0;
                if ((ethcore_ip_tx_packetizer_source_ready & ethcore_ip_tx_packetizer_source_valid)) begin
                    ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0 <= ethcore_ip_tx_packetizer_new_last_be;
                    ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0 <= 1'd1;
                    liteethip_liteethiptx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ethcore_ip_tx_packetizer_in_data_copy) begin
                    ethcore_ip_tx_packetizer_source_last_b <= ethcore_ip_tx_packetizer_sink_last;
                    ethcore_ip_tx_packetizer_source_last_s <= 1'd1;
                    ethcore_ip_tx_packetizer_source_payload_last_be <= ethcore_ip_tx_packetizer_new_last_be;
                end
            end
            if (ethcore_ip_tx_packetizer_in_data_copy) begin
                ethcore_ip_tx_packetizer_sink_ready <= ethcore_ip_tx_packetizer_source_ready;
            end else begin
                if (ethcore_ip_tx_packetizer_is_ongoing2) begin
                    ethcore_ip_tx_packetizer_sink_ready <= (~ethcore_ip_tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    ethcore_arp_table_request_request_valid <= 1'd0;
    ethcore_arp_table_response_response_ready <= 1'd0;
    ethcore_ip_tx_packetizer_source_ready <= 1'd0;
    ethcore_ip_tx_source_source_first0 <= 1'd0;
    ethcore_ip_tx_source_source_last0 <= 1'd0;
    ethcore_ip_tx_source_source_payload_data0 <= 32'd0;
    ethcore_ip_tx_source_source_payload_error0 <= 4'd0;
    ethcore_ip_tx_source_source_payload_ethernet_type <= 16'd0;
    ethcore_ip_tx_source_source_payload_last_be0 <= 4'd0;
    ethcore_ip_tx_source_source_payload_sender_mac <= 48'd0;
    ethcore_ip_tx_source_source_payload_target_mac <= 48'd0;
    ethcore_ip_tx_source_source_valid0 <= 1'd0;
    ethcore_ip_tx_target_mac_liteethip_next_value <= 48'd0;
    ethcore_ip_tx_target_mac_liteethip_next_value_ce <= 1'd0;
    ethcore_ip_tx_target_unreachable <= 1'd0;
    liteethip_liteethiptx_next_state <= 3'd0;
    liteethip_liteethiptx_next_state <= liteethip_liteethiptx_state;
    case (liteethip_liteethiptx_state)
        1'd1: begin
            ethcore_arp_table_request_request_valid <= 1'd1;
            if ((ethcore_arp_table_request_request_valid & ethcore_arp_table_request_request_ready)) begin
                liteethip_liteethiptx_next_state <= 2'd2;
            end
        end
        2'd2: begin
            if (ethcore_arp_table_response_response_valid) begin
                ethcore_ip_tx_target_mac_liteethip_next_value <= ethcore_arp_table_response_response_payload_mac_address;
                ethcore_ip_tx_target_mac_liteethip_next_value_ce <= 1'd1;
                ethcore_arp_table_response_response_ready <= 1'd1;
                if (ethcore_arp_table_response_response_payload_failed) begin
                    ethcore_ip_tx_target_unreachable <= 1'd1;
                    liteethip_liteethiptx_next_state <= 3'd4;
                end else begin
                    liteethip_liteethiptx_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            ethcore_ip_tx_source_source_valid0 <= ethcore_ip_tx_packetizer_source_valid;
            ethcore_ip_tx_packetizer_source_ready <= ethcore_ip_tx_source_source_ready0;
            ethcore_ip_tx_source_source_first0 <= ethcore_ip_tx_packetizer_source_first;
            ethcore_ip_tx_source_source_last0 <= ethcore_ip_tx_packetizer_source_last;
            ethcore_ip_tx_source_source_payload_ethernet_type <= ethcore_ip_tx_packetizer_source_payload_ethernet_type;
            ethcore_ip_tx_source_source_payload_sender_mac <= ethcore_ip_tx_packetizer_source_payload_sender_mac;
            ethcore_ip_tx_source_source_payload_target_mac <= ethcore_ip_tx_packetizer_source_payload_target_mac;
            ethcore_ip_tx_source_source_payload_data0 <= ethcore_ip_tx_packetizer_source_payload_data;
            ethcore_ip_tx_source_source_payload_last_be0 <= ethcore_ip_tx_packetizer_source_payload_last_be;
            ethcore_ip_tx_source_source_payload_error0 <= ethcore_ip_tx_packetizer_source_payload_error;
            ethcore_ip_tx_source_source_payload_ethernet_type <= 12'd2048;
            ethcore_ip_tx_source_source_payload_target_mac <= ethcore_ip_tx_target_mac;
            ethcore_ip_tx_source_source_payload_sender_mac <= 45'd18566422200320;
            if (((ethcore_ip_tx_source_source_valid0 & ethcore_ip_tx_source_source_last0) & ethcore_ip_tx_source_source_ready0)) begin
                liteethip_liteethiptx_next_state <= 1'd0;
            end
        end
        3'd4: begin
            ethcore_ip_tx_packetizer_source_ready <= 1'd1;
            if (((ethcore_ip_tx_packetizer_source_valid & ethcore_ip_tx_packetizer_source_last) & ethcore_ip_tx_packetizer_source_ready)) begin
                liteethip_liteethiptx_next_state <= 1'd0;
            end
        end
        default: begin
            if (ethcore_ip_tx_packetizer_source_valid) begin
                if ((ethcore_ip_tx_source_source_param_ip_address[7:0] == 8'd255)) begin
                    ethcore_ip_tx_target_mac_liteethip_next_value <= 48'd281474976710655;
                    ethcore_ip_tx_target_mac_liteethip_next_value_ce <= 1'd1;
                    liteethip_liteethiptx_next_state <= 2'd3;
                end else begin
                    if ((ethcore_ip_tx_source_source_param_ip_address[31:28] == 4'd14)) begin
                        ethcore_ip_tx_target_mac_liteethip_next_value <= {24'd65630, 1'd0, ethcore_ip_tx_source_source_param_ip_address[22:0]};
                        ethcore_ip_tx_target_mac_liteethip_next_value_ce <= 1'd1;
                        liteethip_liteethiptx_next_state <= 2'd3;
                    end else begin
                        liteethip_liteethiptx_next_state <= 1'd1;
                    end
                end
            end
        end
    endcase
end
assign ethcore_ip_rx_depacketizer_sink_valid = ethcore_ip_rx_sink_sink_valid;
assign ethcore_ip_rx_sink_sink_ready = ethcore_ip_rx_depacketizer_sink_ready;
assign ethcore_ip_rx_depacketizer_sink_first = ethcore_ip_rx_sink_sink_first;
assign ethcore_ip_rx_depacketizer_sink_last = ethcore_ip_rx_sink_sink_last;
assign ethcore_ip_rx_depacketizer_sink_payload_ethernet_type = ethcore_ip_rx_sink_sink_payload_ethernet_type;
assign ethcore_ip_rx_depacketizer_sink_payload_sender_mac = ethcore_ip_rx_sink_sink_payload_sender_mac;
assign ethcore_ip_rx_depacketizer_sink_payload_target_mac = ethcore_ip_rx_sink_sink_payload_target_mac;
assign ethcore_ip_rx_depacketizer_sink_payload_data = ethcore_ip_rx_sink_sink_payload_data;
assign ethcore_ip_rx_depacketizer_sink_payload_last_be = ethcore_ip_rx_sink_sink_payload_last_be;
assign ethcore_ip_rx_depacketizer_sink_payload_error = ethcore_ip_rx_sink_sink_payload_error;
assign ethcore_ip_rx_liteethipv4checksum_header = ethcore_ip_rx_depacketizer_header;
assign ethcore_ip_rx_reset = (~ethcore_ip_rx_depacketizer_source_valid);
assign ethcore_ip_rx_ce = 1'd1;
assign ethcore_ip_rx_source_source_last = ethcore_ip_rx_depacketizer_source_last;
assign ethcore_ip_rx_source_source_payload_data = ethcore_ip_rx_depacketizer_source_payload_data;
assign ethcore_ip_rx_source_source_payload_last_be = ethcore_ip_rx_depacketizer_source_payload_last_be;
assign ethcore_ip_rx_source_source_payload_error = ethcore_ip_rx_depacketizer_source_payload_error;
assign ethcore_ip_rx_source_source_param_protocol = ethcore_ip_rx_depacketizer_source_param_protocol;
assign ethcore_ip_rx_source_source_param_length = (ethcore_ip_rx_depacketizer_source_param_total_length - 5'd20);
assign ethcore_ip_rx_source_source_param_ip_address = ethcore_ip_rx_depacketizer_source_param_sender_ip;
assign ethcore_ip_rx_depacketizer_header = ethcore_ip_rx_depacketizer_sr;
assign ethcore_ip_rx_depacketizer_source_param_checksum = {rhs_slice_proxy43[7:0], rhs_slice_proxy42[15:8]};
assign ethcore_ip_rx_depacketizer_source_param_identification = {rhs_slice_proxy45[7:0], rhs_slice_proxy44[15:8]};
assign ethcore_ip_rx_depacketizer_source_param_ihl = {rhs_slice_proxy46[3:0]};
assign ethcore_ip_rx_depacketizer_source_param_protocol = {rhs_slice_proxy47[7:0]};
assign ethcore_ip_rx_depacketizer_source_param_sender_ip = {rhs_slice_proxy51[7:0], rhs_slice_proxy50[15:8], rhs_slice_proxy49[23:16], rhs_slice_proxy48[31:24]};
assign ethcore_ip_rx_depacketizer_source_param_target_ip = {rhs_slice_proxy55[7:0], rhs_slice_proxy54[15:8], rhs_slice_proxy53[23:16], rhs_slice_proxy52[31:24]};
assign ethcore_ip_rx_depacketizer_source_param_total_length = {rhs_slice_proxy57[7:0], rhs_slice_proxy56[15:8]};
assign ethcore_ip_rx_depacketizer_source_param_ttl = {rhs_slice_proxy58[7:0]};
assign ethcore_ip_rx_depacketizer_source_param_version = {rhs_slice_proxy59[3:0]};
assign ethcore_ip_rx_depacketizer_source_payload_error = ethcore_ip_rx_depacketizer_sink_payload_error;
assign ethcore_ip_rx_depacketizer_new_last_be = {ethcore_ip_rx_depacketizer_sink_payload_last_be[3], ethcore_ip_rx_depacketizer_sink_payload_last_be[2], ethcore_ip_rx_depacketizer_sink_payload_last_be[1], ethcore_ip_rx_depacketizer_sink_payload_last_be[0]};
assign ethcore_ip_rx_depacketizer_is_in_copy = (ethcore_ip_rx_depacketizer_is_ongoing0 | ethcore_ip_rx_depacketizer_is_ongoing1);
always @(*) begin
    ethcore_ip_rx_depacketizer_source_last <= 1'd0;
    if (ethcore_ip_rx_depacketizer_source_last_s) begin
        ethcore_ip_rx_depacketizer_source_last <= ethcore_ip_rx_depacketizer_source_last_b;
    end else begin
        ethcore_ip_rx_depacketizer_source_last <= ethcore_ip_rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 <= 3'd0;
    ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 <= 1'd0;
    ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 <= 4'd0;
    ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1 <= 1'd0;
    ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3 <= 1'd0;
    ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3 <= 1'd0;
    ethcore_ip_rx_depacketizer_is_ongoing0 <= 1'd0;
    ethcore_ip_rx_depacketizer_is_ongoing1 <= 1'd0;
    ethcore_ip_rx_depacketizer_is_ongoing2 <= 1'd0;
    ethcore_ip_rx_depacketizer_is_ongoing3 <= 1'd0;
    ethcore_ip_rx_depacketizer_sink_ready <= 1'd0;
    ethcore_ip_rx_depacketizer_source_last_a <= 1'd0;
    ethcore_ip_rx_depacketizer_source_last_b <= 1'd0;
    ethcore_ip_rx_depacketizer_source_last_s <= 1'd0;
    ethcore_ip_rx_depacketizer_source_payload_data <= 32'd0;
    ethcore_ip_rx_depacketizer_source_payload_last_be <= 4'd0;
    ethcore_ip_rx_depacketizer_source_valid <= 1'd0;
    ethcore_ip_rx_depacketizer_sr_shift <= 1'd0;
    liteethip_liteethiprx_fsm0_next_state <= 2'd0;
    liteethip_liteethiprx_fsm1_next_state <= 1'd0;
    liteethip_liteethiprx_fsm0_next_state <= liteethip_liteethiprx_fsm0_state;
    case (liteethip_liteethiprx_fsm0_state)
        1'd1: begin
            ethcore_ip_rx_depacketizer_sink_ready <= 1'd1;
            if (ethcore_ip_rx_depacketizer_sink_valid) begin
                ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 <= (ethcore_ip_rx_depacketizer_count + 1'd1);
                ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 <= 1'd1;
                ethcore_ip_rx_depacketizer_sr_shift <= 1'd1;
                if ((ethcore_ip_rx_depacketizer_count == 3'd4)) begin
                    liteethip_liteethiprx_fsm0_next_state <= 2'd2;
                    ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 <= (ethcore_ip_rx_depacketizer_count + 1'd1);
                    ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_ip_rx_depacketizer_source_valid <= (ethcore_ip_rx_depacketizer_sink_valid | ethcore_ip_rx_depacketizer_sink_d_last);
            ethcore_ip_rx_depacketizer_source_last_a <= (ethcore_ip_rx_depacketizer_sink_last | ethcore_ip_rx_depacketizer_sink_d_last);
            ethcore_ip_rx_depacketizer_sink_ready <= ethcore_ip_rx_depacketizer_source_ready;
            ethcore_ip_rx_depacketizer_source_payload_data <= ethcore_ip_rx_depacketizer_sink_payload_data;
            if ((ethcore_ip_rx_depacketizer_source_valid & ethcore_ip_rx_depacketizer_source_ready)) begin
                if (ethcore_ip_rx_depacketizer_source_last) begin
                    liteethip_liteethiprx_fsm0_next_state <= 1'd0;
                end
            end
            ethcore_ip_rx_depacketizer_is_ongoing0 <= 1'd1;
            ethcore_ip_rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            ethcore_ip_rx_depacketizer_is_ongoing1 <= 1'd1;
            ethcore_ip_rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            ethcore_ip_rx_depacketizer_sink_ready <= 1'd1;
            ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2 <= 1'd1;
            ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2 <= 1'd1;
            if (ethcore_ip_rx_depacketizer_sink_valid) begin
                ethcore_ip_rx_depacketizer_sr_shift <= 1'd1;
                ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3 <= 1'd1;
                ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteethip_liteethiprx_fsm0_next_state <= 2'd2;
                end else begin
                    liteethip_liteethiprx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteethip_liteethiprx_fsm1_next_state <= liteethip_liteethiprx_fsm1_state;
    case (liteethip_liteethiprx_fsm1_state)
        1'd1: begin
            ethcore_ip_rx_depacketizer_source_last_b <= 1'd1;
            ethcore_ip_rx_depacketizer_source_last_s <= 1'd1;
            ethcore_ip_rx_depacketizer_source_payload_last_be <= ethcore_ip_rx_depacketizer_delayed_last_be;
            ethcore_ip_rx_depacketizer_sink_ready <= 1'd0;
            if ((ethcore_ip_rx_depacketizer_source_ready & ethcore_ip_rx_depacketizer_source_valid)) begin
                liteethip_liteethiprx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_ip_rx_depacketizer_sink_valid & ethcore_ip_rx_depacketizer_sink_last) & (ethcore_ip_rx_depacketizer_sink_payload_last_be > ethcore_ip_rx_depacketizer_new_last_be))) begin
                ethcore_ip_rx_depacketizer_source_last_b <= 1'd0;
                ethcore_ip_rx_depacketizer_source_last_s <= 1'd1;
                ethcore_ip_rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((ethcore_ip_rx_depacketizer_source_ready & ethcore_ip_rx_depacketizer_source_valid) | ((~ethcore_ip_rx_depacketizer_was_in_copy) & ethcore_ip_rx_depacketizer_is_in_copy))) begin
                    ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1 <= ethcore_ip_rx_depacketizer_new_last_be;
                    ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1 <= 1'd1;
                    liteethip_liteethiprx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ethcore_ip_rx_depacketizer_sink_last) begin
                    ethcore_ip_rx_depacketizer_source_last_b <= 1'd1;
                    ethcore_ip_rx_depacketizer_source_last_s <= 1'd1;
                    ethcore_ip_rx_depacketizer_source_payload_last_be <= ethcore_ip_rx_depacketizer_new_last_be;
                end
            end
            if ((ethcore_ip_rx_depacketizer_is_ongoing2 | (ethcore_ip_rx_depacketizer_is_ongoing3 & (~ethcore_ip_rx_depacketizer_fsm_from_idle)))) begin
                ethcore_ip_rx_depacketizer_sink_ready <= ethcore_ip_rx_depacketizer_source_ready;
            end else begin
                ethcore_ip_rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
assign ethcore_ip_rx_liteethipv4checksum_s_next0 = (ethcore_ip_rx_liteethipv4checksum_r + ethcore_ip_rx_liteethipv4checksum_header[15:0]);
assign ethcore_ip_rx_liteethipv4checksum_s_next1 = (ethcore_ip_rx_liteethipv4checksum_r_next0 + ethcore_ip_rx_liteethipv4checksum_header[31:16]);
assign ethcore_ip_rx_liteethipv4checksum_s_next2 = (ethcore_ip_rx_liteethipv4checksum_r_next1 + ethcore_ip_rx_liteethipv4checksum_header[47:32]);
assign ethcore_ip_rx_liteethipv4checksum_s_next3 = (ethcore_ip_rx_liteethipv4checksum_r_next2 + ethcore_ip_rx_liteethipv4checksum_header[63:48]);
assign ethcore_ip_rx_liteethipv4checksum_s_next4 = (ethcore_ip_rx_liteethipv4checksum_r_next3 + ethcore_ip_rx_liteethipv4checksum_header[79:64]);
assign ethcore_ip_rx_liteethipv4checksum_s_next5 = (ethcore_ip_rx_liteethipv4checksum_r_next4 + ethcore_ip_rx_liteethipv4checksum_header[95:80]);
assign ethcore_ip_rx_liteethipv4checksum_s_next6 = (ethcore_ip_rx_liteethipv4checksum_r_next5 + ethcore_ip_rx_liteethipv4checksum_header[111:96]);
assign ethcore_ip_rx_liteethipv4checksum_s_next7 = (ethcore_ip_rx_liteethipv4checksum_r_next6 + ethcore_ip_rx_liteethipv4checksum_header[127:112]);
assign ethcore_ip_rx_liteethipv4checksum_s_next8 = (ethcore_ip_rx_liteethipv4checksum_r_next7 + ethcore_ip_rx_liteethipv4checksum_header[143:128]);
assign ethcore_ip_rx_liteethipv4checksum_s_next9 = (ethcore_ip_rx_liteethipv4checksum_r_next8 + ethcore_ip_rx_liteethipv4checksum_header[159:144]);
assign ethcore_ip_rx_liteethipv4checksum_value = (~{ethcore_ip_rx_liteethipv4checksum_r_next9[7:0], ethcore_ip_rx_liteethipv4checksum_r_next9[15:8]});
assign ethcore_ip_rx_liteethipv4checksum_counter_ce = (~ethcore_ip_rx_liteethipv4checksum_done);
assign ethcore_ip_rx_liteethipv4checksum_done = (ethcore_ip_rx_liteethipv4checksum_counter == 4'd11);
always @(*) begin
    ethcore_ip_rx_depacketizer_source_ready <= 1'd0;
    ethcore_ip_rx_source_source_valid <= 1'd0;
    liteethip_liteethiprx_next_state <= 2'd0;
    liteethip_liteethiprx_next_state <= liteethip_liteethiprx_state;
    case (liteethip_liteethiprx_state)
        1'd1: begin
            ethcore_ip_rx_source_source_valid <= ethcore_ip_rx_depacketizer_source_valid;
            ethcore_ip_rx_depacketizer_source_ready <= ethcore_ip_rx_source_source_ready;
            if ((ethcore_ip_rx_source_source_valid & ethcore_ip_rx_source_source_ready)) begin
                if (ethcore_ip_rx_source_source_last) begin
                    liteethip_liteethiprx_next_state <= 1'd0;
                end
            end
        end
        2'd2: begin
            ethcore_ip_rx_depacketizer_source_ready <= 1'd1;
            if (((ethcore_ip_rx_depacketizer_source_valid & ethcore_ip_rx_depacketizer_source_last) & ethcore_ip_rx_depacketizer_source_ready)) begin
                liteethip_liteethiprx_next_state <= 1'd0;
            end
        end
        default: begin
            if ((ethcore_ip_rx_depacketizer_source_valid & ethcore_ip_rx_liteethipv4checksum_done)) begin
                liteethip_liteethiprx_next_state <= 2'd2;
                if ((((((ethcore_ip_rx_depacketizer_source_param_target_ip == 32'd3232235826) | 1'd1) & (ethcore_ip_rx_depacketizer_source_param_version == 3'd4)) & (ethcore_ip_rx_depacketizer_source_param_ihl == 3'd5)) & (ethcore_ip_rx_liteethipv4checksum_value == 1'd0))) begin
                    liteethip_liteethiprx_next_state <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    liteethip_sel0 <= 2'd0;
    if ((ethcore_ip_crossbar_sink_param_protocol == 1'd1)) begin
        liteethip_sel0 <= 1'd1;
    end
    if ((ethcore_ip_crossbar_sink_param_protocol == 5'd17)) begin
        liteethip_sel0 <= 2'd2;
    end
end
always @(*) begin
    liteethip_request <= 2'd0;
    liteethip_request[0] <= liteethip_status0_ongoing0;
    liteethip_request[1] <= liteethip_status1_ongoing0;
end
always @(*) begin
    ethcore_icmp_ip_port_sink_ready <= 1'd0;
    ethcore_ip_crossbar_source_first <= 1'd0;
    ethcore_ip_crossbar_source_last <= 1'd0;
    ethcore_ip_crossbar_source_param_ip_address <= 32'd0;
    ethcore_ip_crossbar_source_param_length <= 16'd0;
    ethcore_ip_crossbar_source_param_protocol <= 8'd0;
    ethcore_ip_crossbar_source_payload_data <= 32'd0;
    ethcore_ip_crossbar_source_payload_error <= 4'd0;
    ethcore_ip_crossbar_source_payload_last_be <= 4'd0;
    ethcore_ip_crossbar_source_valid <= 1'd0;
    ethcore_ip_port_sink_ready <= 1'd0;
    case (liteethip_grant)
        1'd0: begin
            ethcore_ip_crossbar_source_valid <= ethcore_icmp_ip_port_sink_valid;
            ethcore_icmp_ip_port_sink_ready <= ethcore_ip_crossbar_source_ready;
            ethcore_ip_crossbar_source_first <= ethcore_icmp_ip_port_sink_first;
            ethcore_ip_crossbar_source_last <= ethcore_icmp_ip_port_sink_last;
            ethcore_ip_crossbar_source_payload_data <= ethcore_icmp_ip_port_sink_payload_data;
            ethcore_ip_crossbar_source_payload_last_be <= ethcore_icmp_ip_port_sink_payload_last_be;
            ethcore_ip_crossbar_source_payload_error <= ethcore_icmp_ip_port_sink_payload_error;
            ethcore_ip_crossbar_source_param_length <= ethcore_icmp_ip_port_sink_param_length;
            ethcore_ip_crossbar_source_param_protocol <= ethcore_icmp_ip_port_sink_param_protocol;
            ethcore_ip_crossbar_source_param_ip_address <= ethcore_icmp_ip_port_sink_param_ip_address;
        end
        1'd1: begin
            ethcore_ip_crossbar_source_valid <= ethcore_ip_port_sink_valid;
            ethcore_ip_port_sink_ready <= ethcore_ip_crossbar_source_ready;
            ethcore_ip_crossbar_source_first <= ethcore_ip_port_sink_first;
            ethcore_ip_crossbar_source_last <= ethcore_ip_port_sink_last;
            ethcore_ip_crossbar_source_payload_data <= ethcore_ip_port_sink_payload_data;
            ethcore_ip_crossbar_source_payload_last_be <= ethcore_ip_port_sink_payload_last_be;
            ethcore_ip_crossbar_source_payload_error <= ethcore_ip_port_sink_payload_error;
            ethcore_ip_crossbar_source_param_length <= ethcore_ip_port_sink_param_length;
            ethcore_ip_crossbar_source_param_protocol <= ethcore_ip_port_sink_param_protocol;
            ethcore_ip_crossbar_source_param_ip_address <= ethcore_ip_port_sink_param_ip_address;
        end
    endcase
end
assign liteethip_status0_last = ((ethcore_icmp_ip_port_sink_valid & ethcore_icmp_ip_port_sink_last) & ethcore_icmp_ip_port_sink_ready);
assign liteethip_status0_ongoing0 = ((ethcore_icmp_ip_port_sink_valid | liteethip_status0_ongoing1) & (~liteethip_status0_last));
assign liteethip_status1_last = ((ethcore_ip_port_sink_valid & ethcore_ip_port_sink_last) & ethcore_ip_port_sink_ready);
assign liteethip_status1_ongoing0 = ((ethcore_ip_port_sink_valid | liteethip_status1_ongoing1) & (~liteethip_status1_last));
always @(*) begin
    liteethip_sel1 <= 2'd0;
    if (liteethip_first) begin
        liteethip_sel1 <= liteethip_sel0;
    end else begin
        liteethip_sel1 <= liteethip_sel_ongoing;
    end
end
always @(*) begin
    ethcore_icmp_ip_port_source_first <= 1'd0;
    ethcore_icmp_ip_port_source_last <= 1'd0;
    ethcore_icmp_ip_port_source_param_ip_address <= 32'd0;
    ethcore_icmp_ip_port_source_param_length <= 16'd0;
    ethcore_icmp_ip_port_source_param_protocol <= 8'd0;
    ethcore_icmp_ip_port_source_payload_data <= 32'd0;
    ethcore_icmp_ip_port_source_payload_error <= 4'd0;
    ethcore_icmp_ip_port_source_payload_last_be <= 4'd0;
    ethcore_icmp_ip_port_source_valid <= 1'd0;
    ethcore_ip_crossbar_sink_ready <= 1'd0;
    ethcore_ip_port_source_first <= 1'd0;
    ethcore_ip_port_source_last <= 1'd0;
    ethcore_ip_port_source_param_ip_address <= 32'd0;
    ethcore_ip_port_source_param_length <= 16'd0;
    ethcore_ip_port_source_param_protocol <= 8'd0;
    ethcore_ip_port_source_payload_data <= 32'd0;
    ethcore_ip_port_source_payload_error <= 4'd0;
    ethcore_ip_port_source_payload_last_be <= 4'd0;
    ethcore_ip_port_source_valid <= 1'd0;
    case (liteethip_sel1)
        1'd1: begin
            ethcore_icmp_ip_port_source_valid <= ethcore_ip_crossbar_sink_valid;
            ethcore_ip_crossbar_sink_ready <= ethcore_icmp_ip_port_source_ready;
            ethcore_icmp_ip_port_source_first <= ethcore_ip_crossbar_sink_first;
            ethcore_icmp_ip_port_source_last <= ethcore_ip_crossbar_sink_last;
            ethcore_icmp_ip_port_source_payload_data <= ethcore_ip_crossbar_sink_payload_data;
            ethcore_icmp_ip_port_source_payload_last_be <= ethcore_ip_crossbar_sink_payload_last_be;
            ethcore_icmp_ip_port_source_payload_error <= ethcore_ip_crossbar_sink_payload_error;
            ethcore_icmp_ip_port_source_param_length <= ethcore_ip_crossbar_sink_param_length;
            ethcore_icmp_ip_port_source_param_protocol <= ethcore_ip_crossbar_sink_param_protocol;
            ethcore_icmp_ip_port_source_param_ip_address <= ethcore_ip_crossbar_sink_param_ip_address;
        end
        2'd2: begin
            ethcore_ip_port_source_valid <= ethcore_ip_crossbar_sink_valid;
            ethcore_ip_crossbar_sink_ready <= ethcore_ip_port_source_ready;
            ethcore_ip_port_source_first <= ethcore_ip_crossbar_sink_first;
            ethcore_ip_port_source_last <= ethcore_ip_crossbar_sink_last;
            ethcore_ip_port_source_payload_data <= ethcore_ip_crossbar_sink_payload_data;
            ethcore_ip_port_source_payload_last_be <= ethcore_ip_crossbar_sink_payload_last_be;
            ethcore_ip_port_source_payload_error <= ethcore_ip_crossbar_sink_payload_error;
            ethcore_ip_port_source_param_length <= ethcore_ip_crossbar_sink_param_length;
            ethcore_ip_port_source_param_protocol <= ethcore_ip_crossbar_sink_param_protocol;
            ethcore_ip_port_source_param_ip_address <= ethcore_ip_crossbar_sink_param_ip_address;
        end
        default: begin
            ethcore_ip_crossbar_sink_ready <= 1'd1;
        end
    endcase
end
assign liteethip_last = ((ethcore_ip_crossbar_sink_valid & ethcore_ip_crossbar_sink_last) & ethcore_ip_crossbar_sink_ready);
assign liteethip_ongoing0 = ((ethcore_ip_crossbar_sink_valid | liteethip_ongoing1) & (~liteethip_last));
assign ethcore_icmp_echo_sink_valid = ethcore_icmp_rx_source_source_valid;
assign ethcore_icmp_rx_source_source_ready = ethcore_icmp_echo_sink_ready;
assign ethcore_icmp_echo_sink_first = ethcore_icmp_rx_source_source_first;
assign ethcore_icmp_echo_sink_last = ethcore_icmp_rx_source_source_last;
assign ethcore_icmp_echo_sink_payload_data = ethcore_icmp_rx_source_source_payload_data;
assign ethcore_icmp_echo_sink_payload_last_be = ethcore_icmp_rx_source_source_payload_last_be;
assign ethcore_icmp_echo_sink_payload_error = ethcore_icmp_rx_source_source_payload_error;
assign ethcore_icmp_echo_sink_param_checksum = ethcore_icmp_rx_source_source_param_checksum;
assign ethcore_icmp_echo_sink_param_code = ethcore_icmp_rx_source_source_param_code;
assign ethcore_icmp_echo_sink_param_msgtype = ethcore_icmp_rx_source_source_param_msgtype;
assign ethcore_icmp_echo_sink_param_quench = ethcore_icmp_rx_source_source_param_quench;
assign ethcore_icmp_echo_sink_param_ip_address = ethcore_icmp_rx_source_source_param_ip_address;
assign ethcore_icmp_echo_sink_param_length = ethcore_icmp_rx_source_source_param_length;
assign ethcore_icmp_tx_sink_sink_valid = ethcore_icmp_echo_source_valid;
assign ethcore_icmp_echo_source_ready = ethcore_icmp_tx_sink_sink_ready;
assign ethcore_icmp_tx_sink_sink_first = ethcore_icmp_echo_source_first;
assign ethcore_icmp_tx_sink_sink_last = ethcore_icmp_echo_source_last;
assign ethcore_icmp_tx_sink_sink_payload_data = ethcore_icmp_echo_source_payload_data;
assign ethcore_icmp_tx_sink_sink_payload_last_be = ethcore_icmp_echo_source_payload_last_be;
assign ethcore_icmp_tx_sink_sink_payload_error = ethcore_icmp_echo_source_payload_error;
assign ethcore_icmp_tx_sink_sink_param_checksum = ethcore_icmp_echo_source_param_checksum;
assign ethcore_icmp_tx_sink_sink_param_code = ethcore_icmp_echo_source_param_code;
assign ethcore_icmp_tx_sink_sink_param_msgtype = ethcore_icmp_echo_source_param_msgtype;
assign ethcore_icmp_tx_sink_sink_param_quench = ethcore_icmp_echo_source_param_quench;
assign ethcore_icmp_tx_sink_sink_param_ip_address = ethcore_icmp_echo_source_param_ip_address;
assign ethcore_icmp_tx_sink_sink_param_length = ethcore_icmp_echo_source_param_length;
assign ethcore_icmp_ip_port_sink_valid = ethcore_icmp_tx_source_source_valid;
assign ethcore_icmp_tx_source_source_ready = ethcore_icmp_ip_port_sink_ready;
assign ethcore_icmp_ip_port_sink_first = ethcore_icmp_tx_source_source_first;
assign ethcore_icmp_ip_port_sink_last = ethcore_icmp_tx_source_source_last;
assign ethcore_icmp_ip_port_sink_payload_data = ethcore_icmp_tx_source_source_payload_data;
assign ethcore_icmp_ip_port_sink_payload_last_be = ethcore_icmp_tx_source_source_payload_last_be;
assign ethcore_icmp_ip_port_sink_payload_error = ethcore_icmp_tx_source_source_payload_error;
assign ethcore_icmp_ip_port_sink_param_length = ethcore_icmp_tx_source_source_param_length;
assign ethcore_icmp_ip_port_sink_param_protocol = ethcore_icmp_tx_source_source_param_protocol;
assign ethcore_icmp_ip_port_sink_param_ip_address = ethcore_icmp_tx_source_source_param_ip_address;
assign ethcore_icmp_rx_sink_sink_valid = ethcore_icmp_ip_port_source_valid;
assign ethcore_icmp_ip_port_source_ready = ethcore_icmp_rx_sink_sink_ready;
assign ethcore_icmp_rx_sink_sink_first = ethcore_icmp_ip_port_source_first;
assign ethcore_icmp_rx_sink_sink_last = ethcore_icmp_ip_port_source_last;
assign ethcore_icmp_rx_sink_sink_payload_data = ethcore_icmp_ip_port_source_payload_data;
assign ethcore_icmp_rx_sink_sink_payload_last_be = ethcore_icmp_ip_port_source_payload_last_be;
assign ethcore_icmp_rx_sink_sink_payload_error = ethcore_icmp_ip_port_source_payload_error;
assign ethcore_icmp_rx_sink_sink_param_length = ethcore_icmp_ip_port_source_param_length;
assign ethcore_icmp_rx_sink_sink_param_protocol = ethcore_icmp_ip_port_source_param_protocol;
assign ethcore_icmp_rx_sink_sink_param_ip_address = ethcore_icmp_ip_port_source_param_ip_address;
assign ethcore_icmp_tx_packetizer_sink_valid = ethcore_icmp_tx_sink_sink_valid;
assign ethcore_icmp_tx_sink_sink_ready = ethcore_icmp_tx_packetizer_sink_ready;
assign ethcore_icmp_tx_packetizer_sink_last = ethcore_icmp_tx_sink_sink_last;
assign ethcore_icmp_tx_packetizer_sink_payload_data = ethcore_icmp_tx_sink_sink_payload_data;
assign ethcore_icmp_tx_packetizer_sink_payload_last_be = ethcore_icmp_tx_sink_sink_payload_last_be;
assign ethcore_icmp_tx_packetizer_sink_param_checksum = ethcore_icmp_tx_sink_sink_param_checksum;
assign ethcore_icmp_tx_packetizer_sink_param_code = ethcore_icmp_tx_sink_sink_param_code;
assign ethcore_icmp_tx_packetizer_sink_param_msgtype = ethcore_icmp_tx_sink_sink_param_msgtype;
assign ethcore_icmp_tx_packetizer_sink_param_quench = ethcore_icmp_tx_sink_sink_param_quench;
assign ethcore_icmp_tx_source_source_first = ethcore_icmp_tx_packetizer_source_first;
assign ethcore_icmp_tx_source_source_last = ethcore_icmp_tx_packetizer_source_last;
assign ethcore_icmp_tx_source_source_payload_data = ethcore_icmp_tx_packetizer_source_payload_data;
assign ethcore_icmp_tx_source_source_payload_last_be = ethcore_icmp_tx_packetizer_source_payload_last_be;
assign ethcore_icmp_tx_source_source_payload_error = ethcore_icmp_tx_packetizer_source_payload_error;
always @(*) begin
    ethcore_icmp_tx_source_source_param_length <= 16'd0;
    ethcore_icmp_tx_source_source_param_length <= ethcore_icmp_tx_packetizer_source_param_length;
    ethcore_icmp_tx_source_source_param_length <= (ethcore_icmp_tx_sink_sink_param_length + 4'd8);
end
always @(*) begin
    ethcore_icmp_tx_source_source_param_protocol <= 8'd0;
    ethcore_icmp_tx_source_source_param_protocol <= ethcore_icmp_tx_packetizer_source_param_protocol;
    ethcore_icmp_tx_source_source_param_protocol <= 1'd1;
end
always @(*) begin
    ethcore_icmp_tx_source_source_param_ip_address <= 32'd0;
    ethcore_icmp_tx_source_source_param_ip_address <= ethcore_icmp_tx_packetizer_source_param_ip_address;
    ethcore_icmp_tx_source_source_param_ip_address <= ethcore_icmp_tx_sink_sink_param_ip_address;
end
always @(*) begin
    ethcore_icmp_tx_packetizer_header <= 64'd0;
    ethcore_icmp_tx_packetizer_header[31:16] <= {ethcore_icmp_tx_packetizer_sink_param_checksum[7:0], ethcore_icmp_tx_packetizer_sink_param_checksum[15:8]};
    ethcore_icmp_tx_packetizer_header[15:8] <= {ethcore_icmp_tx_packetizer_sink_param_code[7:0]};
    ethcore_icmp_tx_packetizer_header[7:0] <= {ethcore_icmp_tx_packetizer_sink_param_msgtype[7:0]};
    ethcore_icmp_tx_packetizer_header[63:32] <= {ethcore_icmp_tx_packetizer_sink_param_quench[7:0], ethcore_icmp_tx_packetizer_sink_param_quench[15:8], ethcore_icmp_tx_packetizer_sink_param_quench[23:16], ethcore_icmp_tx_packetizer_sink_param_quench[31:24]};
end
assign ethcore_icmp_tx_packetizer_new_last_be = {ethcore_icmp_tx_packetizer_sink_payload_last_be[3], ethcore_icmp_tx_packetizer_sink_payload_last_be[2], ethcore_icmp_tx_packetizer_sink_payload_last_be[1], ethcore_icmp_tx_packetizer_sink_payload_last_be[0]};
assign ethcore_icmp_tx_packetizer_in_data_copy = (ethcore_icmp_tx_packetizer_is_ongoing0 | ethcore_icmp_tx_packetizer_is_ongoing1);
always @(*) begin
    ethcore_icmp_tx_packetizer_source_last <= 1'd0;
    if (ethcore_icmp_tx_packetizer_source_last_s) begin
        ethcore_icmp_tx_packetizer_source_last <= ethcore_icmp_tx_packetizer_source_last_b;
    end else begin
        ethcore_icmp_tx_packetizer_source_last <= ethcore_icmp_tx_packetizer_source_last_a;
    end
end
assign ethcore_icmp_tx_packetizer_source_payload_error = ethcore_icmp_tx_packetizer_sink_payload_error;
always @(*) begin
    ethcore_icmp_tx_packetizer_count_fsm0_next_value0 <= 1'd0;
    ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0 <= 1'd0;
    ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 <= 4'd0;
    ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0 <= 1'd0;
    ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1 <= 1'd0;
    ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1 <= 1'd0;
    ethcore_icmp_tx_packetizer_is_ongoing0 <= 1'd0;
    ethcore_icmp_tx_packetizer_is_ongoing1 <= 1'd0;
    ethcore_icmp_tx_packetizer_is_ongoing2 <= 1'd0;
    ethcore_icmp_tx_packetizer_sink_ready <= 1'd0;
    ethcore_icmp_tx_packetizer_source_last_a <= 1'd0;
    ethcore_icmp_tx_packetizer_source_last_b <= 1'd0;
    ethcore_icmp_tx_packetizer_source_last_s <= 1'd0;
    ethcore_icmp_tx_packetizer_source_payload_data <= 32'd0;
    ethcore_icmp_tx_packetizer_source_payload_last_be <= 4'd0;
    ethcore_icmp_tx_packetizer_source_valid <= 1'd0;
    ethcore_icmp_tx_packetizer_sr_load <= 1'd0;
    ethcore_icmp_tx_packetizer_sr_shift <= 1'd0;
    liteethicmptx_fsm0_next_state <= 2'd0;
    liteethicmptx_fsm1_next_state <= 1'd0;
    liteethicmptx_fsm0_next_state <= liteethicmptx_fsm0_state;
    case (liteethicmptx_fsm0_state)
        1'd1: begin
            ethcore_icmp_tx_packetizer_source_valid <= 1'd1;
            ethcore_icmp_tx_packetizer_source_last_a <= 1'd0;
            ethcore_icmp_tx_packetizer_source_payload_data <= ethcore_icmp_tx_packetizer_sr[63:32];
            if ((ethcore_icmp_tx_packetizer_source_valid & ethcore_icmp_tx_packetizer_source_ready)) begin
                ethcore_icmp_tx_packetizer_sr_shift <= 1'd1;
                if ((ethcore_icmp_tx_packetizer_count == 1'd1)) begin
                    ethcore_icmp_tx_packetizer_sr_shift <= 1'd0;
                    liteethicmptx_fsm0_next_state <= 2'd2;
                    ethcore_icmp_tx_packetizer_count_fsm0_next_value0 <= (ethcore_icmp_tx_packetizer_count + 1'd1);
                    ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    ethcore_icmp_tx_packetizer_count_fsm0_next_value0 <= (ethcore_icmp_tx_packetizer_count + 1'd1);
                    ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_icmp_tx_packetizer_source_valid <= ethcore_icmp_tx_packetizer_sink_valid;
            ethcore_icmp_tx_packetizer_source_last_a <= ethcore_icmp_tx_packetizer_sink_last;
            ethcore_icmp_tx_packetizer_source_payload_data <= ethcore_icmp_tx_packetizer_sink_payload_data;
            if ((ethcore_icmp_tx_packetizer_source_valid & ethcore_icmp_tx_packetizer_source_ready)) begin
                ethcore_icmp_tx_packetizer_sink_ready <= 1'd1;
                if (ethcore_icmp_tx_packetizer_source_last) begin
                    liteethicmptx_fsm0_next_state <= 1'd0;
                end
            end
            ethcore_icmp_tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            ethcore_icmp_tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            ethcore_icmp_tx_packetizer_sink_ready <= 1'd1;
            ethcore_icmp_tx_packetizer_count_fsm0_next_value0 <= 1'd1;
            ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0 <= 1'd1;
            if (ethcore_icmp_tx_packetizer_sink_valid) begin
                ethcore_icmp_tx_packetizer_sink_ready <= 1'd0;
                ethcore_icmp_tx_packetizer_source_valid <= 1'd1;
                ethcore_icmp_tx_packetizer_source_last_a <= 1'd0;
                ethcore_icmp_tx_packetizer_source_payload_data <= ethcore_icmp_tx_packetizer_header[31:0];
                if ((ethcore_icmp_tx_packetizer_source_valid & ethcore_icmp_tx_packetizer_source_ready)) begin
                    ethcore_icmp_tx_packetizer_sr_load <= 1'd1;
                    ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1 <= 1'd1;
                    ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteethicmptx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteethicmptx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            ethcore_icmp_tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethicmptx_fsm1_next_state <= liteethicmptx_fsm1_state;
    case (liteethicmptx_fsm1_state)
        1'd1: begin
            ethcore_icmp_tx_packetizer_source_last_b <= 1'd1;
            ethcore_icmp_tx_packetizer_source_last_s <= 1'd1;
            ethcore_icmp_tx_packetizer_source_payload_last_be <= ethcore_icmp_tx_packetizer_delayed_last_be;
            ethcore_icmp_tx_packetizer_sink_ready <= 1'd0;
            if (ethcore_icmp_tx_packetizer_source_ready) begin
                liteethicmptx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_icmp_tx_packetizer_in_data_copy & ethcore_icmp_tx_packetizer_sink_last) & (ethcore_icmp_tx_packetizer_sink_payload_last_be > ethcore_icmp_tx_packetizer_new_last_be))) begin
                ethcore_icmp_tx_packetizer_source_last_b <= 1'd0;
                ethcore_icmp_tx_packetizer_source_last_s <= 1'd1;
                ethcore_icmp_tx_packetizer_source_payload_last_be <= 1'd0;
                if ((ethcore_icmp_tx_packetizer_source_ready & ethcore_icmp_tx_packetizer_source_valid)) begin
                    ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0 <= ethcore_icmp_tx_packetizer_new_last_be;
                    ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0 <= 1'd1;
                    liteethicmptx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ethcore_icmp_tx_packetizer_in_data_copy) begin
                    ethcore_icmp_tx_packetizer_source_last_b <= ethcore_icmp_tx_packetizer_sink_last;
                    ethcore_icmp_tx_packetizer_source_last_s <= 1'd1;
                    ethcore_icmp_tx_packetizer_source_payload_last_be <= ethcore_icmp_tx_packetizer_new_last_be;
                end
            end
            if (ethcore_icmp_tx_packetizer_in_data_copy) begin
                ethcore_icmp_tx_packetizer_sink_ready <= ethcore_icmp_tx_packetizer_source_ready;
            end else begin
                if (ethcore_icmp_tx_packetizer_is_ongoing2) begin
                    ethcore_icmp_tx_packetizer_sink_ready <= (~ethcore_icmp_tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    ethcore_icmp_tx_packetizer_source_ready <= 1'd0;
    ethcore_icmp_tx_source_source_valid <= 1'd0;
    liteethicmptx_next_state <= 1'd0;
    liteethicmptx_next_state <= liteethicmptx_state;
    case (liteethicmptx_state)
        1'd1: begin
            ethcore_icmp_tx_source_source_valid <= ethcore_icmp_tx_packetizer_source_valid;
            ethcore_icmp_tx_packetizer_source_ready <= ethcore_icmp_tx_source_source_ready;
            if (((ethcore_icmp_tx_source_source_valid & ethcore_icmp_tx_source_source_last) & ethcore_icmp_tx_source_source_ready)) begin
                liteethicmptx_next_state <= 1'd0;
            end
        end
        default: begin
            if (ethcore_icmp_tx_packetizer_source_valid) begin
                liteethicmptx_next_state <= 1'd1;
            end
        end
    endcase
end
assign ethcore_icmp_rx_depacketizer_sink_valid = ethcore_icmp_rx_sink_sink_valid;
assign ethcore_icmp_rx_sink_sink_ready = ethcore_icmp_rx_depacketizer_sink_ready;
assign ethcore_icmp_rx_depacketizer_sink_first = ethcore_icmp_rx_sink_sink_first;
assign ethcore_icmp_rx_depacketizer_sink_last = ethcore_icmp_rx_sink_sink_last;
assign ethcore_icmp_rx_depacketizer_sink_payload_data = ethcore_icmp_rx_sink_sink_payload_data;
assign ethcore_icmp_rx_depacketizer_sink_payload_last_be = ethcore_icmp_rx_sink_sink_payload_last_be;
assign ethcore_icmp_rx_depacketizer_sink_payload_error = ethcore_icmp_rx_sink_sink_payload_error;
assign ethcore_icmp_rx_depacketizer_sink_param_length = ethcore_icmp_rx_sink_sink_param_length;
assign ethcore_icmp_rx_depacketizer_sink_param_protocol = ethcore_icmp_rx_sink_sink_param_protocol;
assign ethcore_icmp_rx_depacketizer_sink_param_ip_address = ethcore_icmp_rx_sink_sink_param_ip_address;
assign ethcore_icmp_rx_source_source_last = ethcore_icmp_rx_depacketizer_source_last;
assign ethcore_icmp_rx_source_source_payload_data = ethcore_icmp_rx_depacketizer_source_payload_data;
assign ethcore_icmp_rx_source_source_payload_last_be = ethcore_icmp_rx_depacketizer_source_payload_last_be;
assign ethcore_icmp_rx_source_source_payload_error = ethcore_icmp_rx_depacketizer_source_payload_error;
assign ethcore_icmp_rx_source_source_param_checksum = ethcore_icmp_rx_depacketizer_source_param_checksum;
assign ethcore_icmp_rx_source_source_param_code = ethcore_icmp_rx_depacketizer_source_param_code;
assign ethcore_icmp_rx_source_source_param_msgtype = ethcore_icmp_rx_depacketizer_source_param_msgtype;
assign ethcore_icmp_rx_source_source_param_quench = ethcore_icmp_rx_depacketizer_source_param_quench;
assign ethcore_icmp_rx_source_source_param_ip_address = ethcore_icmp_rx_sink_sink_param_ip_address;
assign ethcore_icmp_rx_source_source_param_length = (ethcore_icmp_rx_sink_sink_param_length - 4'd8);
assign ethcore_icmp_rx_depacketizer_header = ethcore_icmp_rx_depacketizer_sr;
assign ethcore_icmp_rx_depacketizer_source_param_checksum = {rhs_slice_proxy61[7:0], rhs_slice_proxy60[15:8]};
assign ethcore_icmp_rx_depacketizer_source_param_code = {rhs_slice_proxy62[7:0]};
assign ethcore_icmp_rx_depacketizer_source_param_msgtype = {rhs_slice_proxy63[7:0]};
assign ethcore_icmp_rx_depacketizer_source_param_quench = {rhs_slice_proxy67[7:0], rhs_slice_proxy66[15:8], rhs_slice_proxy65[23:16], rhs_slice_proxy64[31:24]};
assign ethcore_icmp_rx_depacketizer_source_payload_error = ethcore_icmp_rx_depacketizer_sink_payload_error;
assign ethcore_icmp_rx_depacketizer_new_last_be = {ethcore_icmp_rx_depacketizer_sink_payload_last_be[3], ethcore_icmp_rx_depacketizer_sink_payload_last_be[2], ethcore_icmp_rx_depacketizer_sink_payload_last_be[1], ethcore_icmp_rx_depacketizer_sink_payload_last_be[0]};
assign ethcore_icmp_rx_depacketizer_is_in_copy = (ethcore_icmp_rx_depacketizer_is_ongoing0 | ethcore_icmp_rx_depacketizer_is_ongoing1);
always @(*) begin
    ethcore_icmp_rx_depacketizer_source_last <= 1'd0;
    if (ethcore_icmp_rx_depacketizer_source_last_s) begin
        ethcore_icmp_rx_depacketizer_source_last <= ethcore_icmp_rx_depacketizer_source_last_b;
    end else begin
        ethcore_icmp_rx_depacketizer_source_last <= ethcore_icmp_rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    ethcore_icmp_rx_depacketizer_count_fsm0_next_value2 <= 1'd0;
    ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2 <= 1'd0;
    ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 <= 4'd0;
    ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1 <= 1'd0;
    ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3 <= 1'd0;
    ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3 <= 1'd0;
    ethcore_icmp_rx_depacketizer_is_ongoing0 <= 1'd0;
    ethcore_icmp_rx_depacketizer_is_ongoing1 <= 1'd0;
    ethcore_icmp_rx_depacketizer_is_ongoing2 <= 1'd0;
    ethcore_icmp_rx_depacketizer_is_ongoing3 <= 1'd0;
    ethcore_icmp_rx_depacketizer_sink_ready <= 1'd0;
    ethcore_icmp_rx_depacketizer_source_last_a <= 1'd0;
    ethcore_icmp_rx_depacketizer_source_last_b <= 1'd0;
    ethcore_icmp_rx_depacketizer_source_last_s <= 1'd0;
    ethcore_icmp_rx_depacketizer_source_payload_data <= 32'd0;
    ethcore_icmp_rx_depacketizer_source_payload_last_be <= 4'd0;
    ethcore_icmp_rx_depacketizer_source_valid <= 1'd0;
    ethcore_icmp_rx_depacketizer_sr_shift <= 1'd0;
    liteethicmprx_fsm0_next_state <= 2'd0;
    liteethicmprx_fsm1_next_state <= 1'd0;
    liteethicmprx_fsm0_next_state <= liteethicmprx_fsm0_state;
    case (liteethicmprx_fsm0_state)
        1'd1: begin
            ethcore_icmp_rx_depacketizer_sink_ready <= 1'd1;
            if (ethcore_icmp_rx_depacketizer_sink_valid) begin
                ethcore_icmp_rx_depacketizer_count_fsm0_next_value2 <= (ethcore_icmp_rx_depacketizer_count + 1'd1);
                ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2 <= 1'd1;
                ethcore_icmp_rx_depacketizer_sr_shift <= 1'd1;
                if ((ethcore_icmp_rx_depacketizer_count == 1'd1)) begin
                    liteethicmprx_fsm0_next_state <= 2'd2;
                    ethcore_icmp_rx_depacketizer_count_fsm0_next_value2 <= (ethcore_icmp_rx_depacketizer_count + 1'd1);
                    ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_icmp_rx_depacketizer_source_valid <= (ethcore_icmp_rx_depacketizer_sink_valid | ethcore_icmp_rx_depacketizer_sink_d_last);
            ethcore_icmp_rx_depacketizer_source_last_a <= (ethcore_icmp_rx_depacketizer_sink_last | ethcore_icmp_rx_depacketizer_sink_d_last);
            ethcore_icmp_rx_depacketizer_sink_ready <= ethcore_icmp_rx_depacketizer_source_ready;
            ethcore_icmp_rx_depacketizer_source_payload_data <= ethcore_icmp_rx_depacketizer_sink_payload_data;
            if ((ethcore_icmp_rx_depacketizer_source_valid & ethcore_icmp_rx_depacketizer_source_ready)) begin
                if (ethcore_icmp_rx_depacketizer_source_last) begin
                    liteethicmprx_fsm0_next_state <= 1'd0;
                end
            end
            ethcore_icmp_rx_depacketizer_is_ongoing0 <= 1'd1;
            ethcore_icmp_rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            ethcore_icmp_rx_depacketizer_is_ongoing1 <= 1'd1;
            ethcore_icmp_rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            ethcore_icmp_rx_depacketizer_sink_ready <= 1'd1;
            ethcore_icmp_rx_depacketizer_count_fsm0_next_value2 <= 1'd1;
            ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2 <= 1'd1;
            if (ethcore_icmp_rx_depacketizer_sink_valid) begin
                ethcore_icmp_rx_depacketizer_sr_shift <= 1'd1;
                ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3 <= 1'd1;
                ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteethicmprx_fsm0_next_state <= 2'd2;
                end else begin
                    liteethicmprx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteethicmprx_fsm1_next_state <= liteethicmprx_fsm1_state;
    case (liteethicmprx_fsm1_state)
        1'd1: begin
            ethcore_icmp_rx_depacketizer_source_last_b <= 1'd1;
            ethcore_icmp_rx_depacketizer_source_last_s <= 1'd1;
            ethcore_icmp_rx_depacketizer_source_payload_last_be <= ethcore_icmp_rx_depacketizer_delayed_last_be;
            ethcore_icmp_rx_depacketizer_sink_ready <= 1'd0;
            if ((ethcore_icmp_rx_depacketizer_source_ready & ethcore_icmp_rx_depacketizer_source_valid)) begin
                liteethicmprx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_icmp_rx_depacketizer_sink_valid & ethcore_icmp_rx_depacketizer_sink_last) & (ethcore_icmp_rx_depacketizer_sink_payload_last_be > ethcore_icmp_rx_depacketizer_new_last_be))) begin
                ethcore_icmp_rx_depacketizer_source_last_b <= 1'd0;
                ethcore_icmp_rx_depacketizer_source_last_s <= 1'd1;
                ethcore_icmp_rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((ethcore_icmp_rx_depacketizer_source_ready & ethcore_icmp_rx_depacketizer_source_valid) | ((~ethcore_icmp_rx_depacketizer_was_in_copy) & ethcore_icmp_rx_depacketizer_is_in_copy))) begin
                    ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1 <= ethcore_icmp_rx_depacketizer_new_last_be;
                    ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1 <= 1'd1;
                    liteethicmprx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ethcore_icmp_rx_depacketizer_sink_last) begin
                    ethcore_icmp_rx_depacketizer_source_last_b <= 1'd1;
                    ethcore_icmp_rx_depacketizer_source_last_s <= 1'd1;
                    ethcore_icmp_rx_depacketizer_source_payload_last_be <= ethcore_icmp_rx_depacketizer_new_last_be;
                end
            end
            if ((ethcore_icmp_rx_depacketizer_is_ongoing2 | (ethcore_icmp_rx_depacketizer_is_ongoing3 & (~ethcore_icmp_rx_depacketizer_fsm_from_idle)))) begin
                ethcore_icmp_rx_depacketizer_sink_ready <= ethcore_icmp_rx_depacketizer_source_ready;
            end else begin
                ethcore_icmp_rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    ethcore_icmp_rx_depacketizer_source_ready <= 1'd0;
    ethcore_icmp_rx_source_source_valid <= 1'd0;
    liteethicmprx_next_state <= 2'd0;
    liteethicmprx_next_state <= liteethicmprx_state;
    case (liteethicmprx_state)
        1'd1: begin
            ethcore_icmp_rx_source_source_valid <= ethcore_icmp_rx_depacketizer_source_valid;
            ethcore_icmp_rx_depacketizer_source_ready <= ethcore_icmp_rx_source_source_ready;
            if ((ethcore_icmp_rx_source_source_valid & ethcore_icmp_rx_source_source_ready)) begin
                if (ethcore_icmp_rx_source_source_last) begin
                    liteethicmprx_next_state <= 1'd0;
                end
            end
        end
        2'd2: begin
            ethcore_icmp_rx_depacketizer_source_ready <= 1'd1;
            if (((ethcore_icmp_rx_depacketizer_source_valid & ethcore_icmp_rx_depacketizer_source_last) & ethcore_icmp_rx_depacketizer_source_ready)) begin
                liteethicmprx_next_state <= 1'd0;
            end
        end
        default: begin
            if (ethcore_icmp_rx_depacketizer_source_valid) begin
                liteethicmprx_next_state <= 2'd2;
                if ((ethcore_icmp_rx_sink_sink_param_protocol == 1'd1)) begin
                    if ((ethcore_icmp_rx_depacketizer_source_param_msgtype == 4'd8)) begin
                        liteethicmprx_next_state <= 1'd1;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    ethcore_icmp_echo_sink_ready <= 1'd0;
    ethcore_icmp_echo_sink_sink_first <= 1'd0;
    ethcore_icmp_echo_sink_sink_last <= 1'd0;
    ethcore_icmp_echo_sink_sink_param_checksum <= 16'd0;
    ethcore_icmp_echo_sink_sink_param_code <= 8'd0;
    ethcore_icmp_echo_sink_sink_param_ip_address <= 32'd0;
    ethcore_icmp_echo_sink_sink_param_length <= 16'd0;
    ethcore_icmp_echo_sink_sink_param_msgtype <= 8'd0;
    ethcore_icmp_echo_sink_sink_param_quench <= 32'd0;
    ethcore_icmp_echo_sink_sink_payload_data <= 32'd0;
    ethcore_icmp_echo_sink_sink_payload_error <= 4'd0;
    ethcore_icmp_echo_sink_sink_payload_last_be <= 4'd0;
    ethcore_icmp_echo_sink_sink_valid <= 1'd0;
    if ((ethcore_icmp_echo_sink_param_length <= 8'd128)) begin
        ethcore_icmp_echo_sink_sink_valid <= ethcore_icmp_echo_sink_valid;
        ethcore_icmp_echo_sink_ready <= ethcore_icmp_echo_sink_sink_ready;
        ethcore_icmp_echo_sink_sink_first <= ethcore_icmp_echo_sink_first;
        ethcore_icmp_echo_sink_sink_last <= ethcore_icmp_echo_sink_last;
        ethcore_icmp_echo_sink_sink_payload_data <= ethcore_icmp_echo_sink_payload_data;
        ethcore_icmp_echo_sink_sink_payload_last_be <= ethcore_icmp_echo_sink_payload_last_be;
        ethcore_icmp_echo_sink_sink_payload_error <= ethcore_icmp_echo_sink_payload_error;
        ethcore_icmp_echo_sink_sink_param_checksum <= ethcore_icmp_echo_sink_param_checksum;
        ethcore_icmp_echo_sink_sink_param_code <= ethcore_icmp_echo_sink_param_code;
        ethcore_icmp_echo_sink_sink_param_msgtype <= ethcore_icmp_echo_sink_param_msgtype;
        ethcore_icmp_echo_sink_sink_param_quench <= ethcore_icmp_echo_sink_param_quench;
        ethcore_icmp_echo_sink_sink_param_ip_address <= ethcore_icmp_echo_sink_param_ip_address;
        ethcore_icmp_echo_sink_sink_param_length <= ethcore_icmp_echo_sink_param_length;
    end else begin
        ethcore_icmp_echo_sink_ready <= 1'd1;
    end
end
assign ethcore_icmp_echo_source_valid = ethcore_icmp_echo_source_source_valid;
assign ethcore_icmp_echo_source_source_ready = ethcore_icmp_echo_source_ready;
assign ethcore_icmp_echo_source_first = ethcore_icmp_echo_source_source_first;
assign ethcore_icmp_echo_source_last = ethcore_icmp_echo_source_source_last;
assign ethcore_icmp_echo_source_payload_data = ethcore_icmp_echo_source_source_payload_data;
assign ethcore_icmp_echo_source_payload_last_be = ethcore_icmp_echo_source_source_payload_last_be;
assign ethcore_icmp_echo_source_payload_error = ethcore_icmp_echo_source_source_payload_error;
assign ethcore_icmp_echo_source_param_code = ethcore_icmp_echo_source_source_param_code;
assign ethcore_icmp_echo_source_param_quench = ethcore_icmp_echo_source_source_param_quench;
assign ethcore_icmp_echo_source_param_ip_address = ethcore_icmp_echo_source_source_param_ip_address;
assign ethcore_icmp_echo_source_param_length = ethcore_icmp_echo_source_source_param_length;
always @(*) begin
    ethcore_icmp_echo_source_param_msgtype <= 8'd0;
    ethcore_icmp_echo_source_param_msgtype <= ethcore_icmp_echo_source_source_param_msgtype;
    ethcore_icmp_echo_source_param_msgtype <= 1'd0;
end
assign ethcore_icmp_echo_source_param_checksum = ((ethcore_icmp_echo_source_source_param_checksum + 12'd2048) + (ethcore_icmp_echo_source_source_param_checksum >= 16'd63488));
assign ethcore_icmp_echo_param_fifo_sink_param_checksum = ethcore_icmp_echo_sink_sink_param_checksum;
assign ethcore_icmp_echo_param_fifo_sink_param_code = ethcore_icmp_echo_sink_sink_param_code;
assign ethcore_icmp_echo_param_fifo_sink_param_msgtype = ethcore_icmp_echo_sink_sink_param_msgtype;
assign ethcore_icmp_echo_param_fifo_sink_param_quench = ethcore_icmp_echo_sink_sink_param_quench;
assign ethcore_icmp_echo_param_fifo_sink_param_ip_address = ethcore_icmp_echo_sink_sink_param_ip_address;
assign ethcore_icmp_echo_param_fifo_sink_param_length = ethcore_icmp_echo_sink_sink_param_length;
assign ethcore_icmp_echo_payload_fifo_sink_last = ethcore_icmp_echo_sink_sink_last;
assign ethcore_icmp_echo_payload_fifo_sink_payload_data = ethcore_icmp_echo_sink_sink_payload_data;
assign ethcore_icmp_echo_payload_fifo_sink_payload_last_be = ethcore_icmp_echo_sink_sink_payload_last_be;
assign ethcore_icmp_echo_payload_fifo_sink_payload_error = ethcore_icmp_echo_sink_sink_payload_error;
assign ethcore_icmp_echo_param_fifo_sink_valid = (ethcore_icmp_echo_sink_sink_valid & ethcore_icmp_echo_sink_sink_last);
assign ethcore_icmp_echo_payload_fifo_sink_valid = (ethcore_icmp_echo_sink_sink_valid & ethcore_icmp_echo_param_fifo_sink_ready);
assign ethcore_icmp_echo_sink_sink_ready = (ethcore_icmp_echo_param_fifo_sink_ready & ethcore_icmp_echo_payload_fifo_sink_ready);
assign ethcore_icmp_echo_source_source_valid = ethcore_icmp_echo_param_fifo_source_valid;
assign ethcore_icmp_echo_source_source_param_checksum = ethcore_icmp_echo_param_fifo_source_param_checksum;
assign ethcore_icmp_echo_source_source_param_code = ethcore_icmp_echo_param_fifo_source_param_code;
assign ethcore_icmp_echo_source_source_param_msgtype = ethcore_icmp_echo_param_fifo_source_param_msgtype;
assign ethcore_icmp_echo_source_source_param_quench = ethcore_icmp_echo_param_fifo_source_param_quench;
assign ethcore_icmp_echo_source_source_param_ip_address = ethcore_icmp_echo_param_fifo_source_param_ip_address;
assign ethcore_icmp_echo_source_source_param_length = ethcore_icmp_echo_param_fifo_source_param_length;
always @(*) begin
    ethcore_icmp_echo_source_source_first <= 1'd0;
    ethcore_icmp_echo_source_source_first <= ethcore_icmp_echo_param_fifo_source_first;
    ethcore_icmp_echo_source_source_first <= ethcore_icmp_echo_payload_fifo_source_first;
end
assign ethcore_icmp_echo_source_source_last = ethcore_icmp_echo_payload_fifo_source_last;
assign ethcore_icmp_echo_source_source_payload_data = ethcore_icmp_echo_payload_fifo_source_payload_data;
assign ethcore_icmp_echo_source_source_payload_last_be = ethcore_icmp_echo_payload_fifo_source_payload_last_be;
assign ethcore_icmp_echo_source_source_payload_error = ethcore_icmp_echo_payload_fifo_source_payload_error;
assign ethcore_icmp_echo_param_fifo_source_ready = ((ethcore_icmp_echo_source_source_valid & ethcore_icmp_echo_source_source_last) & ethcore_icmp_echo_source_source_ready);
assign ethcore_icmp_echo_payload_fifo_source_ready = (ethcore_icmp_echo_source_source_valid & ethcore_icmp_echo_source_source_ready);
assign ethcore_icmp_echo_payload_fifo_syncfifo_din = {ethcore_icmp_echo_payload_fifo_fifo_in_last, ethcore_icmp_echo_payload_fifo_fifo_in_first, ethcore_icmp_echo_payload_fifo_fifo_in_payload_error, ethcore_icmp_echo_payload_fifo_fifo_in_payload_last_be, ethcore_icmp_echo_payload_fifo_fifo_in_payload_data};
assign {ethcore_icmp_echo_payload_fifo_fifo_out_last, ethcore_icmp_echo_payload_fifo_fifo_out_first, ethcore_icmp_echo_payload_fifo_fifo_out_payload_error, ethcore_icmp_echo_payload_fifo_fifo_out_payload_last_be, ethcore_icmp_echo_payload_fifo_fifo_out_payload_data} = ethcore_icmp_echo_payload_fifo_syncfifo_dout;
assign ethcore_icmp_echo_payload_fifo_sink_ready = ethcore_icmp_echo_payload_fifo_syncfifo_writable;
assign ethcore_icmp_echo_payload_fifo_syncfifo_we = ethcore_icmp_echo_payload_fifo_sink_valid;
assign ethcore_icmp_echo_payload_fifo_fifo_in_first = ethcore_icmp_echo_payload_fifo_sink_first;
assign ethcore_icmp_echo_payload_fifo_fifo_in_last = ethcore_icmp_echo_payload_fifo_sink_last;
assign ethcore_icmp_echo_payload_fifo_fifo_in_payload_data = ethcore_icmp_echo_payload_fifo_sink_payload_data;
assign ethcore_icmp_echo_payload_fifo_fifo_in_payload_last_be = ethcore_icmp_echo_payload_fifo_sink_payload_last_be;
assign ethcore_icmp_echo_payload_fifo_fifo_in_payload_error = ethcore_icmp_echo_payload_fifo_sink_payload_error;
assign ethcore_icmp_echo_payload_fifo_source_valid = ethcore_icmp_echo_payload_fifo_readable;
assign ethcore_icmp_echo_payload_fifo_source_first = ethcore_icmp_echo_payload_fifo_fifo_out_first;
assign ethcore_icmp_echo_payload_fifo_source_last = ethcore_icmp_echo_payload_fifo_fifo_out_last;
assign ethcore_icmp_echo_payload_fifo_source_payload_data = ethcore_icmp_echo_payload_fifo_fifo_out_payload_data;
assign ethcore_icmp_echo_payload_fifo_source_payload_last_be = ethcore_icmp_echo_payload_fifo_fifo_out_payload_last_be;
assign ethcore_icmp_echo_payload_fifo_source_payload_error = ethcore_icmp_echo_payload_fifo_fifo_out_payload_error;
assign ethcore_icmp_echo_payload_fifo_re = ethcore_icmp_echo_payload_fifo_source_ready;
assign ethcore_icmp_echo_payload_fifo_syncfifo_re = (ethcore_icmp_echo_payload_fifo_syncfifo_readable & ((~ethcore_icmp_echo_payload_fifo_readable) | ethcore_icmp_echo_payload_fifo_re));
assign ethcore_icmp_echo_payload_fifo_level1 = (ethcore_icmp_echo_payload_fifo_level0 + ethcore_icmp_echo_payload_fifo_readable);
always @(*) begin
    ethcore_icmp_echo_payload_fifo_wrport_adr <= 5'd0;
    if (ethcore_icmp_echo_payload_fifo_replace) begin
        ethcore_icmp_echo_payload_fifo_wrport_adr <= (ethcore_icmp_echo_payload_fifo_produce - 1'd1);
    end else begin
        ethcore_icmp_echo_payload_fifo_wrport_adr <= ethcore_icmp_echo_payload_fifo_produce;
    end
end
assign ethcore_icmp_echo_payload_fifo_wrport_dat_w = ethcore_icmp_echo_payload_fifo_syncfifo_din;
assign ethcore_icmp_echo_payload_fifo_wrport_we = (ethcore_icmp_echo_payload_fifo_syncfifo_we & (ethcore_icmp_echo_payload_fifo_syncfifo_writable | ethcore_icmp_echo_payload_fifo_replace));
assign ethcore_icmp_echo_payload_fifo_do_read = (ethcore_icmp_echo_payload_fifo_syncfifo_readable & ethcore_icmp_echo_payload_fifo_syncfifo_re);
assign ethcore_icmp_echo_payload_fifo_rdport_adr = ethcore_icmp_echo_payload_fifo_consume;
assign ethcore_icmp_echo_payload_fifo_syncfifo_dout = ethcore_icmp_echo_payload_fifo_rdport_dat_r;
assign ethcore_icmp_echo_payload_fifo_rdport_re = ethcore_icmp_echo_payload_fifo_do_read;
assign ethcore_icmp_echo_payload_fifo_syncfifo_writable = (ethcore_icmp_echo_payload_fifo_level0 != 6'd32);
assign ethcore_icmp_echo_payload_fifo_syncfifo_readable = (ethcore_icmp_echo_payload_fifo_level0 != 1'd0);
assign ethcore_icmp_echo_param_fifo_syncfifo_din = {ethcore_icmp_echo_param_fifo_fifo_in_last, ethcore_icmp_echo_param_fifo_fifo_in_first, ethcore_icmp_echo_param_fifo_fifo_in_param_length, ethcore_icmp_echo_param_fifo_fifo_in_param_ip_address, ethcore_icmp_echo_param_fifo_fifo_in_param_quench, ethcore_icmp_echo_param_fifo_fifo_in_param_msgtype, ethcore_icmp_echo_param_fifo_fifo_in_param_code, ethcore_icmp_echo_param_fifo_fifo_in_param_checksum};
assign {ethcore_icmp_echo_param_fifo_fifo_out_last, ethcore_icmp_echo_param_fifo_fifo_out_first, ethcore_icmp_echo_param_fifo_fifo_out_param_length, ethcore_icmp_echo_param_fifo_fifo_out_param_ip_address, ethcore_icmp_echo_param_fifo_fifo_out_param_quench, ethcore_icmp_echo_param_fifo_fifo_out_param_msgtype, ethcore_icmp_echo_param_fifo_fifo_out_param_code, ethcore_icmp_echo_param_fifo_fifo_out_param_checksum} = ethcore_icmp_echo_param_fifo_syncfifo_dout;
assign ethcore_icmp_echo_param_fifo_sink_ready = ethcore_icmp_echo_param_fifo_syncfifo_writable;
assign ethcore_icmp_echo_param_fifo_syncfifo_we = ethcore_icmp_echo_param_fifo_sink_valid;
assign ethcore_icmp_echo_param_fifo_fifo_in_first = ethcore_icmp_echo_param_fifo_sink_first;
assign ethcore_icmp_echo_param_fifo_fifo_in_last = ethcore_icmp_echo_param_fifo_sink_last;
assign ethcore_icmp_echo_param_fifo_fifo_in_param_checksum = ethcore_icmp_echo_param_fifo_sink_param_checksum;
assign ethcore_icmp_echo_param_fifo_fifo_in_param_code = ethcore_icmp_echo_param_fifo_sink_param_code;
assign ethcore_icmp_echo_param_fifo_fifo_in_param_msgtype = ethcore_icmp_echo_param_fifo_sink_param_msgtype;
assign ethcore_icmp_echo_param_fifo_fifo_in_param_quench = ethcore_icmp_echo_param_fifo_sink_param_quench;
assign ethcore_icmp_echo_param_fifo_fifo_in_param_ip_address = ethcore_icmp_echo_param_fifo_sink_param_ip_address;
assign ethcore_icmp_echo_param_fifo_fifo_in_param_length = ethcore_icmp_echo_param_fifo_sink_param_length;
assign ethcore_icmp_echo_param_fifo_source_valid = ethcore_icmp_echo_param_fifo_readable;
assign ethcore_icmp_echo_param_fifo_source_first = ethcore_icmp_echo_param_fifo_fifo_out_first;
assign ethcore_icmp_echo_param_fifo_source_last = ethcore_icmp_echo_param_fifo_fifo_out_last;
assign ethcore_icmp_echo_param_fifo_source_param_checksum = ethcore_icmp_echo_param_fifo_fifo_out_param_checksum;
assign ethcore_icmp_echo_param_fifo_source_param_code = ethcore_icmp_echo_param_fifo_fifo_out_param_code;
assign ethcore_icmp_echo_param_fifo_source_param_msgtype = ethcore_icmp_echo_param_fifo_fifo_out_param_msgtype;
assign ethcore_icmp_echo_param_fifo_source_param_quench = ethcore_icmp_echo_param_fifo_fifo_out_param_quench;
assign ethcore_icmp_echo_param_fifo_source_param_ip_address = ethcore_icmp_echo_param_fifo_fifo_out_param_ip_address;
assign ethcore_icmp_echo_param_fifo_source_param_length = ethcore_icmp_echo_param_fifo_fifo_out_param_length;
assign ethcore_icmp_echo_param_fifo_re = ethcore_icmp_echo_param_fifo_source_ready;
assign ethcore_icmp_echo_param_fifo_syncfifo_re = (ethcore_icmp_echo_param_fifo_syncfifo_readable & ((~ethcore_icmp_echo_param_fifo_readable) | ethcore_icmp_echo_param_fifo_re));
assign ethcore_icmp_echo_param_fifo_level1 = (ethcore_icmp_echo_param_fifo_level0 + ethcore_icmp_echo_param_fifo_readable);
always @(*) begin
    ethcore_icmp_echo_param_fifo_wrport_adr <= 1'd0;
    if (ethcore_icmp_echo_param_fifo_replace) begin
        ethcore_icmp_echo_param_fifo_wrport_adr <= (ethcore_icmp_echo_param_fifo_produce - 1'd1);
    end else begin
        ethcore_icmp_echo_param_fifo_wrport_adr <= ethcore_icmp_echo_param_fifo_produce;
    end
end
assign ethcore_icmp_echo_param_fifo_wrport_dat_w = ethcore_icmp_echo_param_fifo_syncfifo_din;
assign ethcore_icmp_echo_param_fifo_wrport_we = (ethcore_icmp_echo_param_fifo_syncfifo_we & (ethcore_icmp_echo_param_fifo_syncfifo_writable | ethcore_icmp_echo_param_fifo_replace));
assign ethcore_icmp_echo_param_fifo_do_read = (ethcore_icmp_echo_param_fifo_syncfifo_readable & ethcore_icmp_echo_param_fifo_syncfifo_re);
assign ethcore_icmp_echo_param_fifo_rdport_adr = ethcore_icmp_echo_param_fifo_consume;
assign ethcore_icmp_echo_param_fifo_syncfifo_dout = ethcore_icmp_echo_param_fifo_rdport_dat_r;
assign ethcore_icmp_echo_param_fifo_rdport_re = ethcore_icmp_echo_param_fifo_do_read;
assign ethcore_icmp_echo_param_fifo_syncfifo_writable = (ethcore_icmp_echo_param_fifo_level0 != 2'd2);
assign ethcore_icmp_echo_param_fifo_syncfifo_readable = (ethcore_icmp_echo_param_fifo_level0 != 1'd0);
assign ethcore_ip_port_sink_valid = ethcore_tx_source_source_valid;
assign ethcore_tx_source_source_ready = ethcore_ip_port_sink_ready;
assign ethcore_ip_port_sink_first = ethcore_tx_source_source_first;
assign ethcore_ip_port_sink_last = ethcore_tx_source_source_last;
assign ethcore_ip_port_sink_payload_data = ethcore_tx_source_source_payload_data;
assign ethcore_ip_port_sink_payload_last_be = ethcore_tx_source_source_payload_last_be;
assign ethcore_ip_port_sink_payload_error = ethcore_tx_source_source_payload_error;
assign ethcore_ip_port_sink_param_length = ethcore_tx_source_source_param_length;
assign ethcore_ip_port_sink_param_protocol = ethcore_tx_source_source_param_protocol;
assign ethcore_ip_port_sink_param_ip_address = ethcore_tx_source_source_param_ip_address;
assign ethcore_rx_sink_sink_valid = ethcore_ip_port_source_valid;
assign ethcore_ip_port_source_ready = ethcore_rx_sink_sink_ready;
assign ethcore_rx_sink_sink_first = ethcore_ip_port_source_first;
assign ethcore_rx_sink_sink_last = ethcore_ip_port_source_last;
assign ethcore_rx_sink_sink_payload_data = ethcore_ip_port_source_payload_data;
assign ethcore_rx_sink_sink_payload_last_be = ethcore_ip_port_source_payload_last_be;
assign ethcore_rx_sink_sink_payload_error = ethcore_ip_port_source_payload_error;
assign ethcore_rx_sink_sink_param_length = ethcore_ip_port_source_param_length;
assign ethcore_rx_sink_sink_param_protocol = ethcore_ip_port_source_param_protocol;
assign ethcore_rx_sink_sink_param_ip_address = ethcore_ip_port_source_param_ip_address;
assign ethcore_tx_sink_sink_valid = ethcore_crossbar_source_valid;
assign ethcore_crossbar_source_ready = ethcore_tx_sink_sink_ready;
assign ethcore_tx_sink_sink_first = ethcore_crossbar_source_first;
assign ethcore_tx_sink_sink_last = ethcore_crossbar_source_last;
assign ethcore_tx_sink_sink_payload_data = ethcore_crossbar_source_payload_data;
assign ethcore_tx_sink_sink_payload_last_be = ethcore_crossbar_source_payload_last_be;
assign ethcore_tx_sink_sink_payload_error = ethcore_crossbar_source_payload_error;
assign ethcore_tx_sink_sink_param_src_port = ethcore_crossbar_source_param_src_port;
assign ethcore_tx_sink_sink_param_dst_port = ethcore_crossbar_source_param_dst_port;
assign ethcore_tx_sink_sink_param_ip_address = ethcore_crossbar_source_param_ip_address;
assign ethcore_tx_sink_sink_param_length = ethcore_crossbar_source_param_length;
assign ethcore_crossbar_sink_valid = ethcore_rx_source_source_valid;
assign ethcore_rx_source_source_ready = ethcore_crossbar_sink_ready;
assign ethcore_crossbar_sink_first = ethcore_rx_source_source_first;
assign ethcore_crossbar_sink_last = ethcore_rx_source_source_last;
assign ethcore_crossbar_sink_payload_data = ethcore_rx_source_source_payload_data;
assign ethcore_crossbar_sink_payload_last_be = ethcore_rx_source_source_payload_last_be;
assign ethcore_crossbar_sink_payload_error = ethcore_rx_source_source_payload_error;
assign ethcore_crossbar_sink_param_src_port = ethcore_rx_source_source_param_src_port;
assign ethcore_crossbar_sink_param_dst_port = ethcore_rx_source_source_param_dst_port;
assign ethcore_crossbar_sink_param_ip_address = ethcore_rx_source_source_param_ip_address;
assign ethcore_crossbar_sink_param_length = ethcore_rx_source_source_param_length;
assign ethcore_tx_packetizer_sink_valid = ethcore_tx_sink_sink_valid;
assign ethcore_tx_sink_sink_ready = ethcore_tx_packetizer_sink_ready;
assign ethcore_tx_packetizer_sink_last = ethcore_tx_sink_sink_last;
assign ethcore_tx_packetizer_sink_payload_data = ethcore_tx_sink_sink_payload_data;
assign ethcore_tx_packetizer_sink_payload_last_be = ethcore_tx_sink_sink_payload_last_be;
assign ethcore_tx_packetizer_sink_param_src_port = ethcore_tx_sink_sink_param_src_port;
assign ethcore_tx_packetizer_sink_param_dst_port = ethcore_tx_sink_sink_param_dst_port;
assign ethcore_tx_packetizer_sink_param_length = (ethcore_tx_sink_sink_param_length + 4'd8);
assign ethcore_tx_packetizer_sink_param_checksum = 1'd0;
always @(*) begin
    ethcore_tx_packetizer_header <= 64'd0;
    ethcore_tx_packetizer_header[63:48] <= {ethcore_tx_packetizer_sink_param_checksum[7:0], ethcore_tx_packetizer_sink_param_checksum[15:8]};
    ethcore_tx_packetizer_header[31:16] <= {ethcore_tx_packetizer_sink_param_dst_port[7:0], ethcore_tx_packetizer_sink_param_dst_port[15:8]};
    ethcore_tx_packetizer_header[47:32] <= {ethcore_tx_packetizer_sink_param_length[7:0], ethcore_tx_packetizer_sink_param_length[15:8]};
    ethcore_tx_packetizer_header[15:0] <= {ethcore_tx_packetizer_sink_param_src_port[7:0], ethcore_tx_packetizer_sink_param_src_port[15:8]};
end
assign ethcore_tx_packetizer_new_last_be = {ethcore_tx_packetizer_sink_payload_last_be[3], ethcore_tx_packetizer_sink_payload_last_be[2], ethcore_tx_packetizer_sink_payload_last_be[1], ethcore_tx_packetizer_sink_payload_last_be[0]};
assign ethcore_tx_packetizer_in_data_copy = (ethcore_tx_packetizer_is_ongoing0 | ethcore_tx_packetizer_is_ongoing1);
always @(*) begin
    ethcore_tx_packetizer_source_last <= 1'd0;
    if (ethcore_tx_packetizer_source_last_s) begin
        ethcore_tx_packetizer_source_last <= ethcore_tx_packetizer_source_last_b;
    end else begin
        ethcore_tx_packetizer_source_last <= ethcore_tx_packetizer_source_last_a;
    end
end
assign ethcore_tx_packetizer_source_payload_error = ethcore_tx_packetizer_sink_payload_error;
always @(*) begin
    ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0 <= 1'd0;
    ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0 <= 1'd0;
    ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 <= 4'd0;
    ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0 <= 1'd0;
    ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1 <= 1'd0;
    ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1 <= 1'd0;
    ethcore_tx_packetizer_is_ongoing0 <= 1'd0;
    ethcore_tx_packetizer_is_ongoing1 <= 1'd0;
    ethcore_tx_packetizer_is_ongoing2 <= 1'd0;
    ethcore_tx_packetizer_sink_ready <= 1'd0;
    ethcore_tx_packetizer_source_last_a <= 1'd0;
    ethcore_tx_packetizer_source_last_b <= 1'd0;
    ethcore_tx_packetizer_source_last_s <= 1'd0;
    ethcore_tx_packetizer_source_payload_data <= 32'd0;
    ethcore_tx_packetizer_source_payload_last_be <= 4'd0;
    ethcore_tx_packetizer_source_valid <= 1'd0;
    ethcore_tx_packetizer_sr_load <= 1'd0;
    ethcore_tx_packetizer_sr_shift <= 1'd0;
    liteethudp_liteethudptx_fsm0_next_state <= 2'd0;
    liteethudp_liteethudptx_fsm1_next_state <= 1'd0;
    liteethudp_liteethudptx_fsm0_next_state <= liteethudp_liteethudptx_fsm0_state;
    case (liteethudp_liteethudptx_fsm0_state)
        1'd1: begin
            ethcore_tx_packetizer_source_valid <= 1'd1;
            ethcore_tx_packetizer_source_last_a <= 1'd0;
            ethcore_tx_packetizer_source_payload_data <= ethcore_tx_packetizer_sr[63:32];
            if ((ethcore_tx_packetizer_source_valid & ethcore_tx_packetizer_source_ready)) begin
                ethcore_tx_packetizer_sr_shift <= 1'd1;
                if ((ethcore_tx_packetizer_count == 1'd1)) begin
                    ethcore_tx_packetizer_sr_shift <= 1'd0;
                    liteethudp_liteethudptx_fsm0_next_state <= 2'd2;
                    ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0 <= (ethcore_tx_packetizer_count + 1'd1);
                    ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0 <= 1'd1;
                end else begin
                    ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0 <= (ethcore_tx_packetizer_count + 1'd1);
                    ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_tx_packetizer_source_valid <= ethcore_tx_packetizer_sink_valid;
            ethcore_tx_packetizer_source_last_a <= ethcore_tx_packetizer_sink_last;
            ethcore_tx_packetizer_source_payload_data <= ethcore_tx_packetizer_sink_payload_data;
            if ((ethcore_tx_packetizer_source_valid & ethcore_tx_packetizer_source_ready)) begin
                ethcore_tx_packetizer_sink_ready <= 1'd1;
                if (ethcore_tx_packetizer_source_last) begin
                    liteethudp_liteethudptx_fsm0_next_state <= 1'd0;
                end
            end
            ethcore_tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            ethcore_tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            ethcore_tx_packetizer_sink_ready <= 1'd1;
            ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0 <= 1'd1;
            ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0 <= 1'd1;
            if (ethcore_tx_packetizer_sink_valid) begin
                ethcore_tx_packetizer_sink_ready <= 1'd0;
                ethcore_tx_packetizer_source_valid <= 1'd1;
                ethcore_tx_packetizer_source_last_a <= 1'd0;
                ethcore_tx_packetizer_source_payload_data <= ethcore_tx_packetizer_header[31:0];
                if ((ethcore_tx_packetizer_source_valid & ethcore_tx_packetizer_source_ready)) begin
                    ethcore_tx_packetizer_sr_load <= 1'd1;
                    ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1 <= 1'd1;
                    ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1 <= 1'd1;
                    if (1'd0) begin
                        liteethudp_liteethudptx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteethudp_liteethudptx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            ethcore_tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethudp_liteethudptx_fsm1_next_state <= liteethudp_liteethudptx_fsm1_state;
    case (liteethudp_liteethudptx_fsm1_state)
        1'd1: begin
            ethcore_tx_packetizer_source_last_b <= 1'd1;
            ethcore_tx_packetizer_source_last_s <= 1'd1;
            ethcore_tx_packetizer_source_payload_last_be <= ethcore_tx_packetizer_delayed_last_be;
            ethcore_tx_packetizer_sink_ready <= 1'd0;
            if (ethcore_tx_packetizer_source_ready) begin
                liteethudp_liteethudptx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_tx_packetizer_in_data_copy & ethcore_tx_packetizer_sink_last) & (ethcore_tx_packetizer_sink_payload_last_be > ethcore_tx_packetizer_new_last_be))) begin
                ethcore_tx_packetizer_source_last_b <= 1'd0;
                ethcore_tx_packetizer_source_last_s <= 1'd1;
                ethcore_tx_packetizer_source_payload_last_be <= 1'd0;
                if ((ethcore_tx_packetizer_source_ready & ethcore_tx_packetizer_source_valid)) begin
                    ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0 <= ethcore_tx_packetizer_new_last_be;
                    ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0 <= 1'd1;
                    liteethudp_liteethudptx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ethcore_tx_packetizer_in_data_copy) begin
                    ethcore_tx_packetizer_source_last_b <= ethcore_tx_packetizer_sink_last;
                    ethcore_tx_packetizer_source_last_s <= 1'd1;
                    ethcore_tx_packetizer_source_payload_last_be <= ethcore_tx_packetizer_new_last_be;
                end
            end
            if (ethcore_tx_packetizer_in_data_copy) begin
                ethcore_tx_packetizer_sink_ready <= ethcore_tx_packetizer_source_ready;
            end else begin
                if (ethcore_tx_packetizer_is_ongoing2) begin
                    ethcore_tx_packetizer_sink_ready <= (~ethcore_tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    ethcore_tx_packetizer_source_ready <= 1'd0;
    ethcore_tx_source_source_first <= 1'd0;
    ethcore_tx_source_source_last <= 1'd0;
    ethcore_tx_source_source_param_ip_address <= 32'd0;
    ethcore_tx_source_source_param_length <= 16'd0;
    ethcore_tx_source_source_param_protocol <= 8'd0;
    ethcore_tx_source_source_payload_data <= 32'd0;
    ethcore_tx_source_source_payload_error <= 4'd0;
    ethcore_tx_source_source_payload_last_be <= 4'd0;
    ethcore_tx_source_source_valid <= 1'd0;
    liteethudp_liteethudptx_next_state <= 1'd0;
    liteethudp_liteethudptx_next_state <= liteethudp_liteethudptx_state;
    case (liteethudp_liteethudptx_state)
        1'd1: begin
            ethcore_tx_source_source_valid <= ethcore_tx_packetizer_source_valid;
            ethcore_tx_packetizer_source_ready <= ethcore_tx_source_source_ready;
            ethcore_tx_source_source_first <= ethcore_tx_packetizer_source_first;
            ethcore_tx_source_source_last <= ethcore_tx_packetizer_source_last;
            ethcore_tx_source_source_payload_data <= ethcore_tx_packetizer_source_payload_data;
            ethcore_tx_source_source_payload_last_be <= ethcore_tx_packetizer_source_payload_last_be;
            ethcore_tx_source_source_payload_error <= ethcore_tx_packetizer_source_payload_error;
            ethcore_tx_source_source_param_length <= ethcore_tx_packetizer_source_param_length;
            ethcore_tx_source_source_param_protocol <= ethcore_tx_packetizer_source_param_protocol;
            ethcore_tx_source_source_param_ip_address <= ethcore_tx_packetizer_source_param_ip_address;
            ethcore_tx_source_source_param_length <= ethcore_tx_packetizer_sink_param_length;
            ethcore_tx_source_source_param_protocol <= 5'd17;
            ethcore_tx_source_source_param_ip_address <= ethcore_tx_sink_sink_param_ip_address;
            if ((ethcore_tx_source_source_valid & ethcore_tx_source_source_ready)) begin
                if (ethcore_tx_source_source_last) begin
                    liteethudp_liteethudptx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            if (ethcore_tx_packetizer_source_valid) begin
                liteethudp_liteethudptx_next_state <= 1'd1;
            end
        end
    endcase
end
assign ethcore_rx_depacketizer_sink_valid = ethcore_rx_sink_sink_valid;
assign ethcore_rx_sink_sink_ready = ethcore_rx_depacketizer_sink_ready;
assign ethcore_rx_depacketizer_sink_first = ethcore_rx_sink_sink_first;
assign ethcore_rx_depacketizer_sink_last = ethcore_rx_sink_sink_last;
assign ethcore_rx_depacketizer_sink_payload_data = ethcore_rx_sink_sink_payload_data;
assign ethcore_rx_depacketizer_sink_payload_last_be = ethcore_rx_sink_sink_payload_last_be;
assign ethcore_rx_depacketizer_sink_payload_error = ethcore_rx_sink_sink_payload_error;
assign ethcore_rx_depacketizer_sink_param_length = ethcore_rx_sink_sink_param_length;
assign ethcore_rx_depacketizer_sink_param_protocol = ethcore_rx_sink_sink_param_protocol;
assign ethcore_rx_depacketizer_sink_param_ip_address = ethcore_rx_sink_sink_param_ip_address;
assign ethcore_rx_source_source_payload_data = ethcore_rx_depacketizer_source_payload_data;
assign ethcore_rx_source_source_payload_error = ethcore_rx_depacketizer_source_payload_error;
assign ethcore_rx_source_source_param_dst_port = ethcore_rx_depacketizer_source_param_dst_port;
assign ethcore_rx_source_source_param_src_port = ethcore_rx_depacketizer_source_param_src_port;
assign ethcore_rx_source_source_param_ip_address = ethcore_rx_sink_sink_param_ip_address;
assign ethcore_rx_source_source_param_length = (ethcore_rx_depacketizer_source_param_length - 4'd8);
assign ethcore_rx_depacketizer_header = ethcore_rx_depacketizer_sr;
assign ethcore_rx_depacketizer_source_param_checksum = {rhs_slice_proxy69[7:0], rhs_slice_proxy68[15:8]};
assign ethcore_rx_depacketizer_source_param_dst_port = {rhs_slice_proxy71[7:0], rhs_slice_proxy70[15:8]};
assign ethcore_rx_depacketizer_source_param_length = {rhs_slice_proxy73[7:0], rhs_slice_proxy72[15:8]};
assign ethcore_rx_depacketizer_source_param_src_port = {rhs_slice_proxy75[7:0], rhs_slice_proxy74[15:8]};
assign ethcore_rx_depacketizer_source_payload_error = ethcore_rx_depacketizer_sink_payload_error;
assign ethcore_rx_depacketizer_new_last_be = {ethcore_rx_depacketizer_sink_payload_last_be[3], ethcore_rx_depacketizer_sink_payload_last_be[2], ethcore_rx_depacketizer_sink_payload_last_be[1], ethcore_rx_depacketizer_sink_payload_last_be[0]};
assign ethcore_rx_depacketizer_is_in_copy = (ethcore_rx_depacketizer_is_ongoing0 | ethcore_rx_depacketizer_is_ongoing1);
always @(*) begin
    ethcore_rx_depacketizer_source_last <= 1'd0;
    if (ethcore_rx_depacketizer_source_last_s) begin
        ethcore_rx_depacketizer_source_last <= ethcore_rx_depacketizer_source_last_b;
    end else begin
        ethcore_rx_depacketizer_source_last <= ethcore_rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2 <= 1'd0;
    ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 <= 1'd0;
    ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 <= 4'd0;
    ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1 <= 1'd0;
    ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3 <= 1'd0;
    ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3 <= 1'd0;
    ethcore_rx_depacketizer_is_ongoing0 <= 1'd0;
    ethcore_rx_depacketizer_is_ongoing1 <= 1'd0;
    ethcore_rx_depacketizer_is_ongoing2 <= 1'd0;
    ethcore_rx_depacketizer_is_ongoing3 <= 1'd0;
    ethcore_rx_depacketizer_sink_ready <= 1'd0;
    ethcore_rx_depacketizer_source_last_a <= 1'd0;
    ethcore_rx_depacketizer_source_last_b <= 1'd0;
    ethcore_rx_depacketizer_source_last_s <= 1'd0;
    ethcore_rx_depacketizer_source_payload_data <= 32'd0;
    ethcore_rx_depacketizer_source_payload_last_be <= 4'd0;
    ethcore_rx_depacketizer_source_valid <= 1'd0;
    ethcore_rx_depacketizer_sr_shift <= 1'd0;
    liteethudp_liteethudprx_fsm0_next_state <= 2'd0;
    liteethudp_liteethudprx_fsm1_next_state <= 1'd0;
    liteethudp_liteethudprx_fsm0_next_state <= liteethudp_liteethudprx_fsm0_state;
    case (liteethudp_liteethudprx_fsm0_state)
        1'd1: begin
            ethcore_rx_depacketizer_sink_ready <= 1'd1;
            if (ethcore_rx_depacketizer_sink_valid) begin
                ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2 <= (ethcore_rx_depacketizer_count + 1'd1);
                ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 <= 1'd1;
                ethcore_rx_depacketizer_sr_shift <= 1'd1;
                if ((ethcore_rx_depacketizer_count == 1'd1)) begin
                    liteethudp_liteethudprx_fsm0_next_state <= 2'd2;
                    ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2 <= (ethcore_rx_depacketizer_count + 1'd1);
                    ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 <= 1'd1;
                end
            end
        end
        2'd2: begin
            ethcore_rx_depacketizer_source_valid <= (ethcore_rx_depacketizer_sink_valid | ethcore_rx_depacketizer_sink_d_last);
            ethcore_rx_depacketizer_source_last_a <= (ethcore_rx_depacketizer_sink_last | ethcore_rx_depacketizer_sink_d_last);
            ethcore_rx_depacketizer_sink_ready <= ethcore_rx_depacketizer_source_ready;
            ethcore_rx_depacketizer_source_payload_data <= ethcore_rx_depacketizer_sink_payload_data;
            if ((ethcore_rx_depacketizer_source_valid & ethcore_rx_depacketizer_source_ready)) begin
                if (ethcore_rx_depacketizer_source_last) begin
                    liteethudp_liteethudprx_fsm0_next_state <= 1'd0;
                end
            end
            ethcore_rx_depacketizer_is_ongoing0 <= 1'd1;
            ethcore_rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            ethcore_rx_depacketizer_is_ongoing1 <= 1'd1;
            ethcore_rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            ethcore_rx_depacketizer_sink_ready <= 1'd1;
            ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2 <= 1'd1;
            ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2 <= 1'd1;
            if (ethcore_rx_depacketizer_sink_valid) begin
                ethcore_rx_depacketizer_sr_shift <= 1'd1;
                ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3 <= 1'd1;
                ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3 <= 1'd1;
                if (1'd0) begin
                    liteethudp_liteethudprx_fsm0_next_state <= 2'd2;
                end else begin
                    liteethudp_liteethudprx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteethudp_liteethudprx_fsm1_next_state <= liteethudp_liteethudprx_fsm1_state;
    case (liteethudp_liteethudprx_fsm1_state)
        1'd1: begin
            ethcore_rx_depacketizer_source_last_b <= 1'd1;
            ethcore_rx_depacketizer_source_last_s <= 1'd1;
            ethcore_rx_depacketizer_source_payload_last_be <= ethcore_rx_depacketizer_delayed_last_be;
            ethcore_rx_depacketizer_sink_ready <= 1'd0;
            if ((ethcore_rx_depacketizer_source_ready & ethcore_rx_depacketizer_source_valid)) begin
                liteethudp_liteethudprx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((ethcore_rx_depacketizer_sink_valid & ethcore_rx_depacketizer_sink_last) & (ethcore_rx_depacketizer_sink_payload_last_be > ethcore_rx_depacketizer_new_last_be))) begin
                ethcore_rx_depacketizer_source_last_b <= 1'd0;
                ethcore_rx_depacketizer_source_last_s <= 1'd1;
                ethcore_rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((ethcore_rx_depacketizer_source_ready & ethcore_rx_depacketizer_source_valid) | ((~ethcore_rx_depacketizer_was_in_copy) & ethcore_rx_depacketizer_is_in_copy))) begin
                    ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1 <= ethcore_rx_depacketizer_new_last_be;
                    ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1 <= 1'd1;
                    liteethudp_liteethudprx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (ethcore_rx_depacketizer_sink_last) begin
                    ethcore_rx_depacketizer_source_last_b <= 1'd1;
                    ethcore_rx_depacketizer_source_last_s <= 1'd1;
                    ethcore_rx_depacketizer_source_payload_last_be <= ethcore_rx_depacketizer_new_last_be;
                end
            end
            if ((ethcore_rx_depacketizer_is_ongoing2 | (ethcore_rx_depacketizer_is_ongoing3 & (~ethcore_rx_depacketizer_fsm_from_idle)))) begin
                ethcore_rx_depacketizer_sink_ready <= ethcore_rx_depacketizer_source_ready;
            end else begin
                ethcore_rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    ethcore_rx_count_liteethudp_next_value <= 16'd0;
    ethcore_rx_count_liteethudp_next_value_ce <= 1'd0;
    ethcore_rx_depacketizer_source_ready <= 1'd0;
    ethcore_rx_source_source_last <= 1'd0;
    ethcore_rx_source_source_payload_last_be <= 4'd0;
    ethcore_rx_source_source_valid <= 1'd0;
    liteethudp_liteethudprx_next_state <= 2'd0;
    liteethudp_liteethudprx_next_state <= liteethudp_liteethudprx_state;
    case (liteethudp_liteethudprx_state)
        1'd1: begin
            ethcore_rx_source_source_valid <= ethcore_rx_depacketizer_source_valid;
            ethcore_rx_depacketizer_source_ready <= ethcore_rx_source_source_ready;
            ethcore_rx_source_source_last <= (ethcore_rx_depacketizer_source_last | (ethcore_rx_count >= ethcore_rx_source_source_param_length));
            if (ethcore_rx_depacketizer_source_payload_last_be) begin
                ethcore_rx_source_source_payload_last_be <= ethcore_rx_depacketizer_source_payload_last_be;
            end else begin
                if (ethcore_rx_source_source_last) begin
                    case ((ethcore_rx_source_source_param_length & 2'd3))
                        1'd1: begin
                            ethcore_rx_source_source_payload_last_be <= 1'd1;
                        end
                        2'd2: begin
                            ethcore_rx_source_source_payload_last_be <= 2'd2;
                        end
                        2'd3: begin
                            ethcore_rx_source_source_payload_last_be <= 3'd4;
                        end
                        3'd4: begin
                            ethcore_rx_source_source_payload_last_be <= 4'd8;
                        end
                        3'd5: begin
                            ethcore_rx_source_source_payload_last_be <= 5'd16;
                        end
                        3'd6: begin
                            ethcore_rx_source_source_payload_last_be <= 6'd32;
                        end
                        3'd7: begin
                            ethcore_rx_source_source_payload_last_be <= 7'd64;
                        end
                        default: begin
                            ethcore_rx_source_source_payload_last_be <= 4'd8;
                        end
                    endcase
                end
            end
            if ((ethcore_rx_source_source_valid & ethcore_rx_source_source_ready)) begin
                ethcore_rx_count_liteethudp_next_value <= (ethcore_rx_count + 3'd4);
                ethcore_rx_count_liteethudp_next_value_ce <= 1'd1;
                if (ethcore_rx_depacketizer_source_last) begin
                    liteethudp_liteethudprx_next_state <= 1'd0;
                end else begin
                    if (ethcore_rx_source_source_last) begin
                        liteethudp_liteethudprx_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            ethcore_rx_depacketizer_source_ready <= 1'd1;
            if (((ethcore_rx_depacketizer_source_valid & ethcore_rx_depacketizer_source_last) & ethcore_rx_depacketizer_source_ready)) begin
                liteethudp_liteethudprx_next_state <= 1'd0;
            end
        end
        default: begin
            ethcore_rx_count_liteethudp_next_value <= 3'd4;
            ethcore_rx_count_liteethudp_next_value_ce <= 1'd1;
            if (ethcore_rx_depacketizer_source_valid) begin
                liteethudp_liteethudprx_next_state <= 2'd2;
                if ((ethcore_rx_sink_sink_param_protocol == 5'd17)) begin
                    liteethudp_liteethudprx_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign etherbone_tx_cdc_sink_valid = etherbone_user_port_sink_valid;
assign etherbone_user_port_sink_ready = etherbone_tx_cdc_sink_ready;
assign etherbone_tx_cdc_sink_first = etherbone_user_port_sink_first;
assign etherbone_tx_cdc_sink_last = etherbone_user_port_sink_last;
assign etherbone_tx_cdc_sink_payload_data = etherbone_user_port_sink_payload_data;
assign etherbone_tx_cdc_sink_payload_last_be = etherbone_user_port_sink_payload_last_be;
assign etherbone_tx_cdc_sink_payload_error = etherbone_user_port_sink_payload_error;
assign etherbone_tx_cdc_sink_param_src_port = etherbone_user_port_sink_param_src_port;
assign etherbone_tx_cdc_sink_param_dst_port = etherbone_user_port_sink_param_dst_port;
assign etherbone_tx_cdc_sink_param_ip_address = etherbone_user_port_sink_param_ip_address;
assign etherbone_tx_cdc_sink_param_length = etherbone_user_port_sink_param_length;
assign etherbone_tx_converter_sink_valid = etherbone_tx_cdc_source_valid;
assign etherbone_tx_cdc_source_ready = etherbone_tx_converter_sink_ready;
assign etherbone_tx_converter_sink_first = etherbone_tx_cdc_source_first;
assign etherbone_tx_converter_sink_last = etherbone_tx_cdc_source_last;
assign etherbone_tx_converter_sink_payload_data = etherbone_tx_cdc_source_payload_data;
assign etherbone_tx_converter_sink_payload_last_be = etherbone_tx_cdc_source_payload_last_be;
assign etherbone_tx_converter_sink_payload_error = etherbone_tx_cdc_source_payload_error;
assign etherbone_tx_converter_sink_param_src_port = etherbone_tx_cdc_source_param_src_port;
assign etherbone_tx_converter_sink_param_dst_port = etherbone_tx_cdc_source_param_dst_port;
assign etherbone_tx_converter_sink_param_ip_address = etherbone_tx_cdc_source_param_ip_address;
assign etherbone_tx_converter_sink_param_length = etherbone_tx_cdc_source_param_length;
assign etherbone_internal_port_sink_valid = etherbone_tx_converter_source_valid;
assign etherbone_tx_converter_source_ready = etherbone_internal_port_sink_ready;
assign etherbone_internal_port_sink_first = etherbone_tx_converter_source_first;
assign etherbone_internal_port_sink_last = etherbone_tx_converter_source_last;
assign etherbone_internal_port_sink_payload_data = etherbone_tx_converter_source_payload_data;
assign etherbone_internal_port_sink_payload_last_be = etherbone_tx_converter_source_payload_last_be;
assign etherbone_internal_port_sink_payload_error = etherbone_tx_converter_source_payload_error;
assign etherbone_internal_port_sink_param_src_port = etherbone_tx_converter_source_param_src_port;
assign etherbone_internal_port_sink_param_dst_port = etherbone_tx_converter_source_param_dst_port;
assign etherbone_internal_port_sink_param_ip_address = etherbone_tx_converter_source_param_ip_address;
assign etherbone_internal_port_sink_param_length = etherbone_tx_converter_source_param_length;
assign etherbone_rx_converter_sink_valid = etherbone_internal_port_source_valid;
assign etherbone_internal_port_source_ready = etherbone_rx_converter_sink_ready;
assign etherbone_rx_converter_sink_first = etherbone_internal_port_source_first;
assign etherbone_rx_converter_sink_last = etherbone_internal_port_source_last;
assign etherbone_rx_converter_sink_payload_data = etherbone_internal_port_source_payload_data;
assign etherbone_rx_converter_sink_payload_last_be = etherbone_internal_port_source_payload_last_be;
assign etherbone_rx_converter_sink_payload_error = etherbone_internal_port_source_payload_error;
assign etherbone_rx_converter_sink_param_src_port = etherbone_internal_port_source_param_src_port;
assign etherbone_rx_converter_sink_param_dst_port = etherbone_internal_port_source_param_dst_port;
assign etherbone_rx_converter_sink_param_ip_address = etherbone_internal_port_source_param_ip_address;
assign etherbone_rx_converter_sink_param_length = etherbone_internal_port_source_param_length;
assign etherbone_rx_cdc_sink_valid = etherbone_rx_converter_source_valid;
assign etherbone_rx_converter_source_ready = etherbone_rx_cdc_sink_ready;
assign etherbone_rx_cdc_sink_first = etherbone_rx_converter_source_first;
assign etherbone_rx_cdc_sink_last = etherbone_rx_converter_source_last;
assign etherbone_rx_cdc_sink_payload_data = etherbone_rx_converter_source_payload_data;
assign etherbone_rx_cdc_sink_payload_last_be = etherbone_rx_converter_source_payload_last_be;
assign etherbone_rx_cdc_sink_payload_error = etherbone_rx_converter_source_payload_error;
assign etherbone_rx_cdc_sink_param_src_port = etherbone_rx_converter_source_param_src_port;
assign etherbone_rx_cdc_sink_param_dst_port = etherbone_rx_converter_source_param_dst_port;
assign etherbone_rx_cdc_sink_param_ip_address = etherbone_rx_converter_source_param_ip_address;
assign etherbone_rx_cdc_sink_param_length = etherbone_rx_converter_source_param_length;
assign etherbone_user_port_source_valid = etherbone_rx_cdc_source_valid;
assign etherbone_rx_cdc_source_ready = etherbone_user_port_source_ready;
assign etherbone_user_port_source_first = etherbone_rx_cdc_source_first;
assign etherbone_user_port_source_last = etherbone_rx_cdc_source_last;
assign etherbone_user_port_source_payload_data = etherbone_rx_cdc_source_payload_data;
assign etherbone_user_port_source_payload_last_be = etherbone_rx_cdc_source_payload_last_be;
assign etherbone_user_port_source_payload_error = etherbone_rx_cdc_source_payload_error;
assign etherbone_user_port_source_param_src_port = etherbone_rx_cdc_source_param_src_port;
assign etherbone_user_port_source_param_dst_port = etherbone_rx_cdc_source_param_dst_port;
assign etherbone_user_port_source_param_ip_address = etherbone_rx_cdc_source_param_ip_address;
assign etherbone_user_port_source_param_length = etherbone_rx_cdc_source_param_length;
always @(*) begin
    liteethudp_sel0 <= 1'd0;
    if ((ethcore_crossbar_sink_param_dst_port == 11'd1234)) begin
        liteethudp_sel0 <= 1'd1;
    end
end
assign etherbone_tx_cdc_source_valid = etherbone_tx_cdc_sink_valid;
assign etherbone_tx_cdc_sink_ready = etherbone_tx_cdc_source_ready;
assign etherbone_tx_cdc_source_first = etherbone_tx_cdc_sink_first;
assign etherbone_tx_cdc_source_last = etherbone_tx_cdc_sink_last;
assign etherbone_tx_cdc_source_payload_data = etherbone_tx_cdc_sink_payload_data;
assign etherbone_tx_cdc_source_payload_last_be = etherbone_tx_cdc_sink_payload_last_be;
assign etherbone_tx_cdc_source_payload_error = etherbone_tx_cdc_sink_payload_error;
assign etherbone_tx_cdc_source_param_src_port = etherbone_tx_cdc_sink_param_src_port;
assign etherbone_tx_cdc_source_param_dst_port = etherbone_tx_cdc_sink_param_dst_port;
assign etherbone_tx_cdc_source_param_ip_address = etherbone_tx_cdc_sink_param_ip_address;
assign etherbone_tx_cdc_source_param_length = etherbone_tx_cdc_sink_param_length;
assign etherbone_tx_converter_converter_sink_valid = etherbone_tx_converter_sink_valid;
assign etherbone_tx_converter_converter_sink_first = etherbone_tx_converter_sink_first;
assign etherbone_tx_converter_converter_sink_last = etherbone_tx_converter_sink_last;
assign etherbone_tx_converter_sink_ready = etherbone_tx_converter_converter_sink_ready;
assign etherbone_tx_converter_converter_sink_payload_data = {etherbone_tx_converter_sink_payload_error, etherbone_tx_converter_sink_payload_last_be, etherbone_tx_converter_sink_payload_data};
assign etherbone_tx_converter_source_valid = etherbone_tx_converter_source_source_valid;
assign etherbone_tx_converter_source_first = etherbone_tx_converter_source_source_first;
assign etherbone_tx_converter_source_last = etherbone_tx_converter_source_source_last;
assign etherbone_tx_converter_source_source_ready = etherbone_tx_converter_source_ready;
assign {etherbone_tx_converter_source_payload_error, etherbone_tx_converter_source_payload_last_be, etherbone_tx_converter_source_payload_data} = etherbone_tx_converter_source_source_payload_data;
assign etherbone_tx_converter_source_param_src_port = etherbone_tx_converter_sink_param_src_port;
assign etherbone_tx_converter_source_param_dst_port = etherbone_tx_converter_sink_param_dst_port;
assign etherbone_tx_converter_source_param_ip_address = etherbone_tx_converter_sink_param_ip_address;
assign etherbone_tx_converter_source_param_length = etherbone_tx_converter_sink_param_length;
assign etherbone_tx_converter_source_source_valid = etherbone_tx_converter_converter_source_valid;
assign etherbone_tx_converter_converter_source_ready = etherbone_tx_converter_source_source_ready;
assign etherbone_tx_converter_source_source_first = etherbone_tx_converter_converter_source_first;
assign etherbone_tx_converter_source_source_last = etherbone_tx_converter_converter_source_last;
assign etherbone_tx_converter_source_source_payload_data = etherbone_tx_converter_converter_source_payload_data;
assign etherbone_tx_converter_converter_source_valid = etherbone_tx_converter_converter_sink_valid;
assign etherbone_tx_converter_converter_sink_ready = etherbone_tx_converter_converter_source_ready;
assign etherbone_tx_converter_converter_source_first = etherbone_tx_converter_converter_sink_first;
assign etherbone_tx_converter_converter_source_last = etherbone_tx_converter_converter_sink_last;
assign etherbone_tx_converter_converter_source_payload_data = etherbone_tx_converter_converter_sink_payload_data;
assign etherbone_tx_converter_converter_source_payload_valid_token_count = 1'd1;
assign etherbone_rx_converter_converter_sink_valid = etherbone_rx_converter_sink_valid;
assign etherbone_rx_converter_converter_sink_first = etherbone_rx_converter_sink_first;
assign etherbone_rx_converter_converter_sink_last = etherbone_rx_converter_sink_last;
assign etherbone_rx_converter_sink_ready = etherbone_rx_converter_converter_sink_ready;
assign etherbone_rx_converter_converter_sink_payload_data = {etherbone_rx_converter_sink_payload_error, etherbone_rx_converter_sink_payload_last_be, etherbone_rx_converter_sink_payload_data};
assign etherbone_rx_converter_source_valid = etherbone_rx_converter_source_source_valid;
assign etherbone_rx_converter_source_first = etherbone_rx_converter_source_source_first;
assign etherbone_rx_converter_source_last = etherbone_rx_converter_source_source_last;
assign etherbone_rx_converter_source_source_ready = etherbone_rx_converter_source_ready;
assign {etherbone_rx_converter_source_payload_error, etherbone_rx_converter_source_payload_last_be, etherbone_rx_converter_source_payload_data} = etherbone_rx_converter_source_source_payload_data;
assign etherbone_rx_converter_source_param_src_port = etherbone_rx_converter_sink_param_src_port;
assign etherbone_rx_converter_source_param_dst_port = etherbone_rx_converter_sink_param_dst_port;
assign etherbone_rx_converter_source_param_ip_address = etherbone_rx_converter_sink_param_ip_address;
assign etherbone_rx_converter_source_param_length = etherbone_rx_converter_sink_param_length;
assign etherbone_rx_converter_source_source_valid = etherbone_rx_converter_converter_source_valid;
assign etherbone_rx_converter_converter_source_ready = etherbone_rx_converter_source_source_ready;
assign etherbone_rx_converter_source_source_first = etherbone_rx_converter_converter_source_first;
assign etherbone_rx_converter_source_source_last = etherbone_rx_converter_converter_source_last;
assign etherbone_rx_converter_source_source_payload_data = etherbone_rx_converter_converter_source_payload_data;
assign etherbone_rx_converter_converter_source_valid = etherbone_rx_converter_converter_sink_valid;
assign etherbone_rx_converter_converter_sink_ready = etherbone_rx_converter_converter_source_ready;
assign etherbone_rx_converter_converter_source_first = etherbone_rx_converter_converter_sink_first;
assign etherbone_rx_converter_converter_source_last = etherbone_rx_converter_converter_sink_last;
assign etherbone_rx_converter_converter_source_payload_data = etherbone_rx_converter_converter_sink_payload_data;
assign etherbone_rx_converter_converter_source_payload_valid_token_count = 1'd1;
assign etherbone_rx_cdc_source_valid = etherbone_rx_cdc_sink_valid;
assign etherbone_rx_cdc_sink_ready = etherbone_rx_cdc_source_ready;
assign etherbone_rx_cdc_source_first = etherbone_rx_cdc_sink_first;
assign etherbone_rx_cdc_source_last = etherbone_rx_cdc_sink_last;
assign etherbone_rx_cdc_source_payload_data = etherbone_rx_cdc_sink_payload_data;
assign etherbone_rx_cdc_source_payload_last_be = etherbone_rx_cdc_sink_payload_last_be;
assign etherbone_rx_cdc_source_payload_error = etherbone_rx_cdc_sink_payload_error;
assign etherbone_rx_cdc_source_param_src_port = etherbone_rx_cdc_sink_param_src_port;
assign etherbone_rx_cdc_source_param_dst_port = etherbone_rx_cdc_sink_param_dst_port;
assign etherbone_rx_cdc_source_param_ip_address = etherbone_rx_cdc_sink_param_ip_address;
assign etherbone_rx_cdc_source_param_length = etherbone_rx_cdc_sink_param_length;
assign ethcore_crossbar_source_valid = etherbone_internal_port_sink_valid;
assign etherbone_internal_port_sink_ready = ethcore_crossbar_source_ready;
assign ethcore_crossbar_source_first = etherbone_internal_port_sink_first;
assign ethcore_crossbar_source_last = etherbone_internal_port_sink_last;
assign ethcore_crossbar_source_payload_data = etherbone_internal_port_sink_payload_data;
assign ethcore_crossbar_source_payload_last_be = etherbone_internal_port_sink_payload_last_be;
assign ethcore_crossbar_source_payload_error = etherbone_internal_port_sink_payload_error;
assign ethcore_crossbar_source_param_src_port = etherbone_internal_port_sink_param_src_port;
assign ethcore_crossbar_source_param_dst_port = etherbone_internal_port_sink_param_dst_port;
assign ethcore_crossbar_source_param_ip_address = etherbone_internal_port_sink_param_ip_address;
assign ethcore_crossbar_source_param_length = etherbone_internal_port_sink_param_length;
always @(*) begin
    liteethudp_sel1 <= 1'd0;
    if (liteethudp_first) begin
        liteethudp_sel1 <= liteethudp_sel0;
    end else begin
        liteethudp_sel1 <= liteethudp_sel_ongoing;
    end
end
always @(*) begin
    ethcore_crossbar_sink_ready <= 1'd0;
    etherbone_internal_port_source_first <= 1'd0;
    etherbone_internal_port_source_last <= 1'd0;
    etherbone_internal_port_source_param_dst_port <= 16'd0;
    etherbone_internal_port_source_param_ip_address <= 32'd0;
    etherbone_internal_port_source_param_length <= 16'd0;
    etherbone_internal_port_source_param_src_port <= 16'd0;
    etherbone_internal_port_source_payload_data <= 32'd0;
    etherbone_internal_port_source_payload_error <= 4'd0;
    etherbone_internal_port_source_payload_last_be <= 4'd0;
    etherbone_internal_port_source_valid <= 1'd0;
    case (liteethudp_sel1)
        1'd1: begin
            etherbone_internal_port_source_valid <= ethcore_crossbar_sink_valid;
            ethcore_crossbar_sink_ready <= etherbone_internal_port_source_ready;
            etherbone_internal_port_source_first <= ethcore_crossbar_sink_first;
            etherbone_internal_port_source_last <= ethcore_crossbar_sink_last;
            etherbone_internal_port_source_payload_data <= ethcore_crossbar_sink_payload_data;
            etherbone_internal_port_source_payload_last_be <= ethcore_crossbar_sink_payload_last_be;
            etherbone_internal_port_source_payload_error <= ethcore_crossbar_sink_payload_error;
            etherbone_internal_port_source_param_src_port <= ethcore_crossbar_sink_param_src_port;
            etherbone_internal_port_source_param_dst_port <= ethcore_crossbar_sink_param_dst_port;
            etherbone_internal_port_source_param_ip_address <= ethcore_crossbar_sink_param_ip_address;
            etherbone_internal_port_source_param_length <= ethcore_crossbar_sink_param_length;
        end
        default: begin
            ethcore_crossbar_sink_ready <= 1'd1;
        end
    endcase
end
assign liteethudp_last = ((ethcore_crossbar_sink_valid & ethcore_crossbar_sink_last) & ethcore_crossbar_sink_ready);
assign liteethudp_ongoing0 = ((ethcore_crossbar_sink_valid | liteethudp_ongoing1) & (~liteethudp_last));
assign etherbone_dispatcher_sel0 = (~etherbone_rx_source_source_param_pf);
assign etherbone_liteethetherbonewishbonemaster_sink_valid = etherbone_record_receiver_source_valid;
assign etherbone_record_receiver_source_ready = etherbone_liteethetherbonewishbonemaster_sink_ready;
assign etherbone_liteethetherbonewishbonemaster_sink_first = etherbone_record_receiver_source_first;
assign etherbone_liteethetherbonewishbonemaster_sink_last = etherbone_record_receiver_source_last;
assign etherbone_liteethetherbonewishbonemaster_sink_payload_addr = etherbone_record_receiver_source_payload_addr;
assign etherbone_liteethetherbonewishbonemaster_sink_payload_last_be = etherbone_record_receiver_source_payload_last_be;
assign etherbone_liteethetherbonewishbonemaster_sink_payload_data = etherbone_record_receiver_source_payload_data;
assign etherbone_liteethetherbonewishbonemaster_sink_param_we = etherbone_record_receiver_source_param_we;
assign etherbone_liteethetherbonewishbonemaster_sink_param_count = etherbone_record_receiver_source_param_count;
assign etherbone_liteethetherbonewishbonemaster_sink_param_base_addr = etherbone_record_receiver_source_param_base_addr;
assign etherbone_liteethetherbonewishbonemaster_sink_param_be = etherbone_record_receiver_source_param_be;
assign etherbone_record_sender_sink_valid = etherbone_liteethetherbonewishbonemaster_source_valid;
assign etherbone_liteethetherbonewishbonemaster_source_ready = etherbone_record_sender_sink_ready;
assign etherbone_record_sender_sink_first = etherbone_liteethetherbonewishbonemaster_source_first;
assign etherbone_record_sender_sink_last = etherbone_liteethetherbonewishbonemaster_source_last;
assign etherbone_record_sender_sink_payload_addr = etherbone_liteethetherbonewishbonemaster_source_payload_addr;
assign etherbone_record_sender_sink_payload_last_be = etherbone_liteethetherbonewishbonemaster_source_payload_last_be;
assign etherbone_record_sender_sink_payload_data = etherbone_liteethetherbonewishbonemaster_source_payload_data;
assign etherbone_record_sender_sink_param_we = etherbone_liteethetherbonewishbonemaster_source_param_we;
assign etherbone_record_sender_sink_param_count = etherbone_liteethetherbonewishbonemaster_source_param_count;
assign etherbone_record_sender_sink_param_base_addr = etherbone_liteethetherbonewishbonemaster_source_param_base_addr;
assign etherbone_record_sender_sink_param_be = etherbone_liteethetherbonewishbonemaster_source_param_be;
assign etherbone_user_port_sink_valid = etherbone_tx_source_source_valid;
assign etherbone_tx_source_source_ready = etherbone_user_port_sink_ready;
assign etherbone_user_port_sink_first = etherbone_tx_source_source_first;
assign etherbone_user_port_sink_last = etherbone_tx_source_source_last;
assign etherbone_user_port_sink_payload_data = etherbone_tx_source_source_payload_data;
assign etherbone_user_port_sink_payload_last_be = etherbone_tx_source_source_payload_last_be;
assign etherbone_user_port_sink_payload_error = etherbone_tx_source_source_payload_error;
assign etherbone_user_port_sink_param_src_port = etherbone_tx_source_source_param_src_port;
assign etherbone_user_port_sink_param_dst_port = etherbone_tx_source_source_param_dst_port;
assign etherbone_user_port_sink_param_ip_address = etherbone_tx_source_source_param_ip_address;
assign etherbone_user_port_sink_param_length = etherbone_tx_source_source_param_length;
assign etherbone_rx_sink_sink_valid = etherbone_user_port_source_valid;
assign etherbone_user_port_source_ready = etherbone_rx_sink_sink_ready;
assign etherbone_rx_sink_sink_first = etherbone_user_port_source_first;
assign etherbone_rx_sink_sink_last = etherbone_user_port_source_last;
assign etherbone_rx_sink_sink_payload_data = etherbone_user_port_source_payload_data;
assign etherbone_rx_sink_sink_payload_last_be = etherbone_user_port_source_payload_last_be;
assign etherbone_rx_sink_sink_payload_error = etherbone_user_port_source_payload_error;
assign etherbone_rx_sink_sink_param_src_port = etherbone_user_port_source_param_src_port;
assign etherbone_rx_sink_sink_param_dst_port = etherbone_user_port_source_param_dst_port;
assign etherbone_rx_sink_sink_param_ip_address = etherbone_user_port_source_param_ip_address;
assign etherbone_rx_sink_sink_param_length = etherbone_user_port_source_param_length;
assign etherbone_tx_packetizer_sink_valid = etherbone_tx_sink_sink_valid;
assign etherbone_tx_sink_sink_ready = etherbone_tx_packetizer_sink_ready;
assign etherbone_tx_packetizer_sink_last = etherbone_tx_sink_sink_last;
assign etherbone_tx_packetizer_sink_payload_data = etherbone_tx_sink_sink_payload_data;
assign etherbone_tx_packetizer_sink_payload_last_be = etherbone_tx_sink_sink_payload_last_be;
assign etherbone_tx_packetizer_sink_param_nr = etherbone_tx_sink_sink_param_nr;
assign etherbone_tx_packetizer_sink_param_pf = etherbone_tx_sink_sink_param_pf;
assign etherbone_tx_packetizer_sink_param_pr = etherbone_tx_sink_sink_param_pr;
assign etherbone_tx_packetizer_sink_param_version = 1'd1;
assign etherbone_tx_packetizer_sink_param_magic = 15'd20079;
assign etherbone_tx_packetizer_sink_param_port_size = 3'd4;
assign etherbone_tx_packetizer_sink_param_addr_size = 3'd4;
always @(*) begin
    etherbone_tx_packetizer_header <= 64'd0;
    etherbone_tx_packetizer_header[31:28] <= {etherbone_tx_packetizer_sink_param_addr_size[3:0]};
    etherbone_tx_packetizer_header[15:0] <= {etherbone_tx_packetizer_sink_param_magic[7:0], etherbone_tx_packetizer_sink_param_magic[15:8]};
    etherbone_tx_packetizer_header[18] <= {etherbone_tx_packetizer_sink_param_nr};
    etherbone_tx_packetizer_header[16] <= {etherbone_tx_packetizer_sink_param_pf};
    etherbone_tx_packetizer_header[27:24] <= {etherbone_tx_packetizer_sink_param_port_size[3:0]};
    etherbone_tx_packetizer_header[17] <= {etherbone_tx_packetizer_sink_param_pr};
    etherbone_tx_packetizer_header[23:20] <= {etherbone_tx_packetizer_sink_param_version[3:0]};
end
assign etherbone_tx_packetizer_new_last_be = {etherbone_tx_packetizer_sink_payload_last_be[3], etherbone_tx_packetizer_sink_payload_last_be[2], etherbone_tx_packetizer_sink_payload_last_be[1], etherbone_tx_packetizer_sink_payload_last_be[0]};
assign etherbone_tx_packetizer_in_data_copy = (etherbone_tx_packetizer_is_ongoing0 | etherbone_tx_packetizer_is_ongoing1);
always @(*) begin
    etherbone_tx_packetizer_source_last <= 1'd0;
    if (etherbone_tx_packetizer_source_last_s) begin
        etherbone_tx_packetizer_source_last <= etherbone_tx_packetizer_source_last_b;
    end else begin
        etherbone_tx_packetizer_source_last <= etherbone_tx_packetizer_source_last_a;
    end
end
assign etherbone_tx_packetizer_source_payload_error = etherbone_tx_packetizer_sink_payload_error;
always @(*) begin
    etherbone_tx_packetizer_count_fsm0_next_value4 <= 1'd0;
    etherbone_tx_packetizer_count_fsm0_next_value_ce4 <= 1'd0;
    etherbone_tx_packetizer_delayed_last_be_fsm1_next_value2 <= 4'd0;
    etherbone_tx_packetizer_delayed_last_be_fsm1_next_value_ce2 <= 1'd0;
    etherbone_tx_packetizer_fsm_from_idle_fsm0_next_value5 <= 1'd0;
    etherbone_tx_packetizer_fsm_from_idle_fsm0_next_value_ce5 <= 1'd0;
    etherbone_tx_packetizer_is_ongoing0 <= 1'd0;
    etherbone_tx_packetizer_is_ongoing1 <= 1'd0;
    etherbone_tx_packetizer_is_ongoing2 <= 1'd0;
    etherbone_tx_packetizer_sink_ready <= 1'd0;
    etherbone_tx_packetizer_source_last_a <= 1'd0;
    etherbone_tx_packetizer_source_last_b <= 1'd0;
    etherbone_tx_packetizer_source_last_s <= 1'd0;
    etherbone_tx_packetizer_source_payload_data <= 32'd0;
    etherbone_tx_packetizer_source_payload_last_be <= 4'd0;
    etherbone_tx_packetizer_source_valid <= 1'd0;
    etherbone_tx_packetizer_sr_load <= 1'd0;
    etherbone_tx_packetizer_sr_shift <= 1'd0;
    liteethetherbonepackettx_fsm0_next_state <= 2'd0;
    liteethetherbonepackettx_fsm1_next_state <= 1'd0;
    liteethetherbonepackettx_fsm0_next_state <= liteethetherbonepackettx_fsm0_state;
    case (liteethetherbonepackettx_fsm0_state)
        1'd1: begin
            etherbone_tx_packetizer_source_valid <= 1'd1;
            etherbone_tx_packetizer_source_last_a <= 1'd0;
            etherbone_tx_packetizer_source_payload_data <= etherbone_tx_packetizer_sr[63:32];
            if ((etherbone_tx_packetizer_source_valid & etherbone_tx_packetizer_source_ready)) begin
                etherbone_tx_packetizer_sr_shift <= 1'd1;
                if ((etherbone_tx_packetizer_count == 1'd1)) begin
                    etherbone_tx_packetizer_sr_shift <= 1'd0;
                    liteethetherbonepackettx_fsm0_next_state <= 2'd2;
                    etherbone_tx_packetizer_count_fsm0_next_value4 <= (etherbone_tx_packetizer_count + 1'd1);
                    etherbone_tx_packetizer_count_fsm0_next_value_ce4 <= 1'd1;
                end else begin
                    etherbone_tx_packetizer_count_fsm0_next_value4 <= (etherbone_tx_packetizer_count + 1'd1);
                    etherbone_tx_packetizer_count_fsm0_next_value_ce4 <= 1'd1;
                end
            end
        end
        2'd2: begin
            etherbone_tx_packetizer_source_valid <= etherbone_tx_packetizer_sink_valid;
            etherbone_tx_packetizer_source_last_a <= etherbone_tx_packetizer_sink_last;
            etherbone_tx_packetizer_source_payload_data <= etherbone_tx_packetizer_sink_payload_data;
            if ((etherbone_tx_packetizer_source_valid & etherbone_tx_packetizer_source_ready)) begin
                etherbone_tx_packetizer_sink_ready <= 1'd1;
                if (etherbone_tx_packetizer_source_last) begin
                    liteethetherbonepackettx_fsm0_next_state <= 1'd0;
                end
            end
            etherbone_tx_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            etherbone_tx_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            etherbone_tx_packetizer_sink_ready <= 1'd1;
            etherbone_tx_packetizer_count_fsm0_next_value4 <= 1'd1;
            etherbone_tx_packetizer_count_fsm0_next_value_ce4 <= 1'd1;
            if (etherbone_tx_packetizer_sink_valid) begin
                etherbone_tx_packetizer_sink_ready <= 1'd0;
                etherbone_tx_packetizer_source_valid <= 1'd1;
                etherbone_tx_packetizer_source_last_a <= 1'd0;
                etherbone_tx_packetizer_source_payload_data <= etherbone_tx_packetizer_header[31:0];
                if ((etherbone_tx_packetizer_source_valid & etherbone_tx_packetizer_source_ready)) begin
                    etherbone_tx_packetizer_sr_load <= 1'd1;
                    etherbone_tx_packetizer_fsm_from_idle_fsm0_next_value5 <= 1'd1;
                    etherbone_tx_packetizer_fsm_from_idle_fsm0_next_value_ce5 <= 1'd1;
                    if (1'd0) begin
                        liteethetherbonepackettx_fsm0_next_state <= 2'd2;
                    end else begin
                        liteethetherbonepackettx_fsm0_next_state <= 1'd1;
                    end
                end
            end
            etherbone_tx_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    liteethetherbonepackettx_fsm1_next_state <= liteethetherbonepackettx_fsm1_state;
    case (liteethetherbonepackettx_fsm1_state)
        1'd1: begin
            etherbone_tx_packetizer_source_last_b <= 1'd1;
            etherbone_tx_packetizer_source_last_s <= 1'd1;
            etherbone_tx_packetizer_source_payload_last_be <= etherbone_tx_packetizer_delayed_last_be;
            etherbone_tx_packetizer_sink_ready <= 1'd0;
            if (etherbone_tx_packetizer_source_ready) begin
                liteethetherbonepackettx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((etherbone_tx_packetizer_in_data_copy & etherbone_tx_packetizer_sink_last) & (etherbone_tx_packetizer_sink_payload_last_be > etherbone_tx_packetizer_new_last_be))) begin
                etherbone_tx_packetizer_source_last_b <= 1'd0;
                etherbone_tx_packetizer_source_last_s <= 1'd1;
                etherbone_tx_packetizer_source_payload_last_be <= 1'd0;
                if ((etherbone_tx_packetizer_source_ready & etherbone_tx_packetizer_source_valid)) begin
                    etherbone_tx_packetizer_delayed_last_be_fsm1_next_value2 <= etherbone_tx_packetizer_new_last_be;
                    etherbone_tx_packetizer_delayed_last_be_fsm1_next_value_ce2 <= 1'd1;
                    liteethetherbonepackettx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (etherbone_tx_packetizer_in_data_copy) begin
                    etherbone_tx_packetizer_source_last_b <= etherbone_tx_packetizer_sink_last;
                    etherbone_tx_packetizer_source_last_s <= 1'd1;
                    etherbone_tx_packetizer_source_payload_last_be <= etherbone_tx_packetizer_new_last_be;
                end
            end
            if (etherbone_tx_packetizer_in_data_copy) begin
                etherbone_tx_packetizer_sink_ready <= etherbone_tx_packetizer_source_ready;
            end else begin
                if (etherbone_tx_packetizer_is_ongoing2) begin
                    etherbone_tx_packetizer_sink_ready <= (~etherbone_tx_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    etherbone_tx_packetizer_source_ready <= 1'd0;
    etherbone_tx_source_source_first <= 1'd0;
    etherbone_tx_source_source_last <= 1'd0;
    etherbone_tx_source_source_param_dst_port <= 16'd0;
    etherbone_tx_source_source_param_ip_address <= 32'd0;
    etherbone_tx_source_source_param_length <= 16'd0;
    etherbone_tx_source_source_param_src_port <= 16'd0;
    etherbone_tx_source_source_payload_data <= 32'd0;
    etherbone_tx_source_source_payload_error <= 4'd0;
    etherbone_tx_source_source_payload_last_be <= 4'd0;
    etherbone_tx_source_source_valid <= 1'd0;
    liteethetherbonepackettx_next_state <= 1'd0;
    liteethetherbonepackettx_next_state <= liteethetherbonepackettx_state;
    case (liteethetherbonepackettx_state)
        1'd1: begin
            etherbone_tx_source_source_valid <= etherbone_tx_packetizer_source_valid;
            etherbone_tx_packetizer_source_ready <= etherbone_tx_source_source_ready;
            etherbone_tx_source_source_first <= etherbone_tx_packetizer_source_first;
            etherbone_tx_source_source_last <= etherbone_tx_packetizer_source_last;
            etherbone_tx_source_source_payload_data <= etherbone_tx_packetizer_source_payload_data;
            etherbone_tx_source_source_payload_last_be <= etherbone_tx_packetizer_source_payload_last_be;
            etherbone_tx_source_source_payload_error <= etherbone_tx_packetizer_source_payload_error;
            etherbone_tx_source_source_param_src_port <= etherbone_tx_packetizer_source_param_src_port;
            etherbone_tx_source_source_param_dst_port <= etherbone_tx_packetizer_source_param_dst_port;
            etherbone_tx_source_source_param_ip_address <= etherbone_tx_packetizer_source_param_ip_address;
            etherbone_tx_source_source_param_length <= etherbone_tx_packetizer_source_param_length;
            etherbone_tx_source_source_param_src_port <= 11'd1234;
            etherbone_tx_source_source_param_dst_port <= 11'd1234;
            etherbone_tx_source_source_param_ip_address <= etherbone_tx_sink_sink_param_ip_address;
            etherbone_tx_source_source_param_length <= (etherbone_tx_sink_sink_param_length + 4'd8);
            if (((etherbone_tx_source_source_valid & etherbone_tx_source_source_last) & etherbone_tx_source_source_ready)) begin
                liteethetherbonepackettx_next_state <= 1'd0;
            end
        end
        default: begin
            if (etherbone_tx_packetizer_source_valid) begin
                liteethetherbonepackettx_next_state <= 1'd1;
            end
        end
    endcase
end
assign etherbone_rx_depacketizer_sink_valid = etherbone_rx_sink_sink_valid;
assign etherbone_rx_sink_sink_ready = etherbone_rx_depacketizer_sink_ready;
assign etherbone_rx_depacketizer_sink_first = etherbone_rx_sink_sink_first;
assign etherbone_rx_depacketizer_sink_last = etherbone_rx_sink_sink_last;
assign etherbone_rx_depacketizer_sink_payload_data = etherbone_rx_sink_sink_payload_data;
assign etherbone_rx_depacketizer_sink_payload_last_be = etherbone_rx_sink_sink_payload_last_be;
assign etherbone_rx_depacketizer_sink_payload_error = etherbone_rx_sink_sink_payload_error;
assign etherbone_rx_depacketizer_sink_param_src_port = etherbone_rx_sink_sink_param_src_port;
assign etherbone_rx_depacketizer_sink_param_dst_port = etherbone_rx_sink_sink_param_dst_port;
assign etherbone_rx_depacketizer_sink_param_ip_address = etherbone_rx_sink_sink_param_ip_address;
assign etherbone_rx_depacketizer_sink_param_length = etherbone_rx_sink_sink_param_length;
assign etherbone_rx_source_source_last = etherbone_rx_depacketizer_source_last;
assign etherbone_rx_source_source_payload_data = etherbone_rx_depacketizer_source_payload_data;
assign etherbone_rx_source_source_payload_last_be = etherbone_rx_depacketizer_source_payload_last_be;
assign etherbone_rx_source_source_param_nr = etherbone_rx_depacketizer_source_param_nr;
assign etherbone_rx_source_source_param_pf = etherbone_rx_depacketizer_source_param_pf;
assign etherbone_rx_source_source_param_pr = etherbone_rx_depacketizer_source_param_pr;
assign etherbone_rx_source_source_param_src_port = etherbone_rx_sink_sink_param_src_port;
assign etherbone_rx_source_source_param_dst_port = etherbone_rx_sink_sink_param_dst_port;
assign etherbone_rx_source_source_param_ip_address = etherbone_rx_sink_sink_param_ip_address;
assign etherbone_rx_source_source_param_length = (etherbone_rx_sink_sink_param_length - 4'd8);
assign etherbone_rx_depacketizer_header = etherbone_rx_depacketizer_sr;
assign etherbone_rx_depacketizer_source_param_addr_size = {rhs_slice_proxy76[3:0]};
assign etherbone_rx_depacketizer_source_param_magic = {rhs_slice_proxy78[7:0], rhs_slice_proxy77[15:8]};
assign etherbone_rx_depacketizer_source_param_nr = {rhs_slice_proxy79};
assign etherbone_rx_depacketizer_source_param_pf = {rhs_slice_proxy80};
assign etherbone_rx_depacketizer_source_param_port_size = {rhs_slice_proxy81[3:0]};
assign etherbone_rx_depacketizer_source_param_pr = {rhs_slice_proxy82};
assign etherbone_rx_depacketizer_source_param_version = {rhs_slice_proxy83[3:0]};
assign etherbone_rx_depacketizer_source_payload_error = etherbone_rx_depacketizer_sink_payload_error;
assign etherbone_rx_depacketizer_new_last_be = {etherbone_rx_depacketizer_sink_payload_last_be[3], etherbone_rx_depacketizer_sink_payload_last_be[2], etherbone_rx_depacketizer_sink_payload_last_be[1], etherbone_rx_depacketizer_sink_payload_last_be[0]};
assign etherbone_rx_depacketizer_is_in_copy = (etherbone_rx_depacketizer_is_ongoing0 | etherbone_rx_depacketizer_is_ongoing1);
always @(*) begin
    etherbone_rx_depacketizer_source_last <= 1'd0;
    if (etherbone_rx_depacketizer_source_last_s) begin
        etherbone_rx_depacketizer_source_last <= etherbone_rx_depacketizer_source_last_b;
    end else begin
        etherbone_rx_depacketizer_source_last <= etherbone_rx_depacketizer_source_last_a;
    end
end
always @(*) begin
    etherbone_rx_depacketizer_count_fsm0_next_value6 <= 1'd0;
    etherbone_rx_depacketizer_count_fsm0_next_value_ce6 <= 1'd0;
    etherbone_rx_depacketizer_delayed_last_be_fsm1_next_value3 <= 4'd0;
    etherbone_rx_depacketizer_delayed_last_be_fsm1_next_value_ce3 <= 1'd0;
    etherbone_rx_depacketizer_fsm_from_idle_fsm0_next_value7 <= 1'd0;
    etherbone_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce7 <= 1'd0;
    etherbone_rx_depacketizer_is_ongoing0 <= 1'd0;
    etherbone_rx_depacketizer_is_ongoing1 <= 1'd0;
    etherbone_rx_depacketizer_is_ongoing2 <= 1'd0;
    etherbone_rx_depacketizer_is_ongoing3 <= 1'd0;
    etherbone_rx_depacketizer_sink_ready <= 1'd0;
    etherbone_rx_depacketizer_source_last_a <= 1'd0;
    etherbone_rx_depacketizer_source_last_b <= 1'd0;
    etherbone_rx_depacketizer_source_last_s <= 1'd0;
    etherbone_rx_depacketizer_source_payload_data <= 32'd0;
    etherbone_rx_depacketizer_source_payload_last_be <= 4'd0;
    etherbone_rx_depacketizer_source_valid <= 1'd0;
    etherbone_rx_depacketizer_sr_shift <= 1'd0;
    liteethetherbonepacketrx_fsm0_next_state <= 2'd0;
    liteethetherbonepacketrx_fsm1_next_state <= 1'd0;
    liteethetherbonepacketrx_fsm0_next_state <= liteethetherbonepacketrx_fsm0_state;
    case (liteethetherbonepacketrx_fsm0_state)
        1'd1: begin
            etherbone_rx_depacketizer_sink_ready <= 1'd1;
            if (etherbone_rx_depacketizer_sink_valid) begin
                etherbone_rx_depacketizer_count_fsm0_next_value6 <= (etherbone_rx_depacketizer_count + 1'd1);
                etherbone_rx_depacketizer_count_fsm0_next_value_ce6 <= 1'd1;
                etherbone_rx_depacketizer_sr_shift <= 1'd1;
                if ((etherbone_rx_depacketizer_count == 1'd1)) begin
                    liteethetherbonepacketrx_fsm0_next_state <= 2'd2;
                    etherbone_rx_depacketizer_count_fsm0_next_value6 <= (etherbone_rx_depacketizer_count + 1'd1);
                    etherbone_rx_depacketizer_count_fsm0_next_value_ce6 <= 1'd1;
                end
            end
        end
        2'd2: begin
            etherbone_rx_depacketizer_source_valid <= (etherbone_rx_depacketizer_sink_valid | etherbone_rx_depacketizer_sink_d_last);
            etherbone_rx_depacketizer_source_last_a <= (etherbone_rx_depacketizer_sink_last | etherbone_rx_depacketizer_sink_d_last);
            etherbone_rx_depacketizer_sink_ready <= etherbone_rx_depacketizer_source_ready;
            etherbone_rx_depacketizer_source_payload_data <= etherbone_rx_depacketizer_sink_payload_data;
            if ((etherbone_rx_depacketizer_source_valid & etherbone_rx_depacketizer_source_ready)) begin
                if (etherbone_rx_depacketizer_source_last) begin
                    liteethetherbonepacketrx_fsm0_next_state <= 1'd0;
                end
            end
            etherbone_rx_depacketizer_is_ongoing0 <= 1'd1;
            etherbone_rx_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            etherbone_rx_depacketizer_is_ongoing1 <= 1'd1;
            etherbone_rx_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            etherbone_rx_depacketizer_sink_ready <= 1'd1;
            etherbone_rx_depacketizer_count_fsm0_next_value6 <= 1'd1;
            etherbone_rx_depacketizer_count_fsm0_next_value_ce6 <= 1'd1;
            if (etherbone_rx_depacketizer_sink_valid) begin
                etherbone_rx_depacketizer_sr_shift <= 1'd1;
                etherbone_rx_depacketizer_fsm_from_idle_fsm0_next_value7 <= 1'd1;
                etherbone_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce7 <= 1'd1;
                if (1'd0) begin
                    liteethetherbonepacketrx_fsm0_next_state <= 2'd2;
                end else begin
                    liteethetherbonepacketrx_fsm0_next_state <= 1'd1;
                end
            end
        end
    endcase
    liteethetherbonepacketrx_fsm1_next_state <= liteethetherbonepacketrx_fsm1_state;
    case (liteethetherbonepacketrx_fsm1_state)
        1'd1: begin
            etherbone_rx_depacketizer_source_last_b <= 1'd1;
            etherbone_rx_depacketizer_source_last_s <= 1'd1;
            etherbone_rx_depacketizer_source_payload_last_be <= etherbone_rx_depacketizer_delayed_last_be;
            etherbone_rx_depacketizer_sink_ready <= 1'd0;
            if ((etherbone_rx_depacketizer_source_ready & etherbone_rx_depacketizer_source_valid)) begin
                liteethetherbonepacketrx_fsm1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((etherbone_rx_depacketizer_sink_valid & etherbone_rx_depacketizer_sink_last) & (etherbone_rx_depacketizer_sink_payload_last_be > etherbone_rx_depacketizer_new_last_be))) begin
                etherbone_rx_depacketizer_source_last_b <= 1'd0;
                etherbone_rx_depacketizer_source_last_s <= 1'd1;
                etherbone_rx_depacketizer_source_payload_last_be <= 1'd0;
                if (((etherbone_rx_depacketizer_source_ready & etherbone_rx_depacketizer_source_valid) | ((~etherbone_rx_depacketizer_was_in_copy) & etherbone_rx_depacketizer_is_in_copy))) begin
                    etherbone_rx_depacketizer_delayed_last_be_fsm1_next_value3 <= etherbone_rx_depacketizer_new_last_be;
                    etherbone_rx_depacketizer_delayed_last_be_fsm1_next_value_ce3 <= 1'd1;
                    liteethetherbonepacketrx_fsm1_next_state <= 1'd1;
                end
            end else begin
                if (etherbone_rx_depacketizer_sink_last) begin
                    etherbone_rx_depacketizer_source_last_b <= 1'd1;
                    etherbone_rx_depacketizer_source_last_s <= 1'd1;
                    etherbone_rx_depacketizer_source_payload_last_be <= etherbone_rx_depacketizer_new_last_be;
                end
            end
            if ((etherbone_rx_depacketizer_is_ongoing2 | (etherbone_rx_depacketizer_is_ongoing3 & (~etherbone_rx_depacketizer_fsm_from_idle)))) begin
                etherbone_rx_depacketizer_sink_ready <= etherbone_rx_depacketizer_source_ready;
            end else begin
                etherbone_rx_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    etherbone_rx_depacketizer_source_ready <= 1'd0;
    etherbone_rx_source_source_valid <= 1'd0;
    liteethetherbonepacketrx_next_state <= 2'd0;
    liteethetherbonepacketrx_next_state <= liteethetherbonepacketrx_state;
    case (liteethetherbonepacketrx_state)
        1'd1: begin
            etherbone_rx_source_source_valid <= etherbone_rx_depacketizer_source_valid;
            etherbone_rx_depacketizer_source_ready <= etherbone_rx_source_source_ready;
            if ((etherbone_rx_source_source_valid & etherbone_rx_source_source_ready)) begin
                if (etherbone_rx_source_source_last) begin
                    liteethetherbonepacketrx_next_state <= 1'd0;
                end
            end
        end
        2'd2: begin
            etherbone_rx_depacketizer_source_ready <= 1'd1;
            if (((etherbone_rx_depacketizer_source_valid & etherbone_rx_depacketizer_source_last) & etherbone_rx_depacketizer_source_ready)) begin
                liteethetherbonepacketrx_next_state <= 1'd0;
            end
        end
        default: begin
            if (etherbone_rx_depacketizer_source_valid) begin
                liteethetherbonepacketrx_next_state <= 2'd2;
                if ((etherbone_rx_depacketizer_source_param_magic == 15'd20079)) begin
                    liteethetherbonepacketrx_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign etherbone_probe_sink_sink_valid0 = etherbone_probe_sink_valid;
assign etherbone_probe_sink_ready = etherbone_probe_sink_sink_ready0;
assign etherbone_probe_sink_sink_first0 = etherbone_probe_sink_first;
assign etherbone_probe_sink_sink_last0 = etherbone_probe_sink_last;
assign etherbone_probe_sink_sink_payload_data0 = etherbone_probe_sink_payload_data;
assign etherbone_probe_sink_sink_payload_last_be0 = etherbone_probe_sink_payload_last_be;
assign etherbone_probe_sink_sink_payload_error0 = etherbone_probe_sink_payload_error;
assign etherbone_probe_sink_sink_param_addr_size = etherbone_probe_sink_param_addr_size;
assign etherbone_probe_sink_sink_param_nr = etherbone_probe_sink_param_nr;
assign etherbone_probe_sink_sink_param_pf = etherbone_probe_sink_param_pf;
assign etherbone_probe_sink_sink_param_port_size = etherbone_probe_sink_param_port_size;
assign etherbone_probe_sink_sink_param_pr = etherbone_probe_sink_param_pr;
assign etherbone_probe_sink_sink_param_src_port = etherbone_probe_sink_param_src_port;
assign etherbone_probe_sink_sink_param_dst_port = etherbone_probe_sink_param_dst_port;
assign etherbone_probe_sink_sink_param_ip_address = etherbone_probe_sink_param_ip_address;
assign etherbone_probe_sink_sink_param_length = etherbone_probe_sink_param_length;
assign etherbone_probe_param_fifo_sink_param_addr_size = etherbone_probe_sink_sink_param_addr_size;
assign etherbone_probe_param_fifo_sink_param_nr = etherbone_probe_sink_sink_param_nr;
assign etherbone_probe_param_fifo_sink_param_pf = etherbone_probe_sink_sink_param_pf;
assign etherbone_probe_param_fifo_sink_param_port_size = etherbone_probe_sink_sink_param_port_size;
assign etherbone_probe_param_fifo_sink_param_pr = etherbone_probe_sink_sink_param_pr;
assign etherbone_probe_param_fifo_sink_param_src_port = etherbone_probe_sink_sink_param_src_port;
assign etherbone_probe_param_fifo_sink_param_dst_port = etherbone_probe_sink_sink_param_dst_port;
assign etherbone_probe_param_fifo_sink_param_ip_address = etherbone_probe_sink_sink_param_ip_address;
assign etherbone_probe_param_fifo_sink_param_length = etherbone_probe_sink_sink_param_length;
assign etherbone_probe_sink_sink_last1 = etherbone_probe_sink_sink_last0;
assign etherbone_probe_sink_sink_payload_data1 = etherbone_probe_sink_sink_payload_data0;
assign etherbone_probe_sink_sink_payload_last_be1 = etherbone_probe_sink_sink_payload_last_be0;
assign etherbone_probe_sink_sink_payload_error1 = etherbone_probe_sink_sink_payload_error0;
assign etherbone_probe_param_fifo_sink_valid = (etherbone_probe_sink_sink_valid0 & etherbone_probe_sink_sink_last0);
assign etherbone_probe_sink_sink_valid1 = (etherbone_probe_sink_sink_valid0 & etherbone_probe_param_fifo_sink_ready);
assign etherbone_probe_sink_sink_ready0 = (etherbone_probe_param_fifo_sink_ready & etherbone_probe_sink_sink_ready1);
assign etherbone_probe_source_source_valid0 = etherbone_probe_param_fifo_source_valid;
assign etherbone_probe_source_source_param_addr_size = etherbone_probe_param_fifo_source_param_addr_size;
assign etherbone_probe_source_source_param_nr = etherbone_probe_param_fifo_source_param_nr;
assign etherbone_probe_source_source_param_pf = etherbone_probe_param_fifo_source_param_pf;
assign etherbone_probe_source_source_param_port_size = etherbone_probe_param_fifo_source_param_port_size;
assign etherbone_probe_source_source_param_pr = etherbone_probe_param_fifo_source_param_pr;
assign etherbone_probe_source_source_param_src_port = etherbone_probe_param_fifo_source_param_src_port;
assign etherbone_probe_source_source_param_dst_port = etherbone_probe_param_fifo_source_param_dst_port;
assign etherbone_probe_source_source_param_ip_address = etherbone_probe_param_fifo_source_param_ip_address;
assign etherbone_probe_source_source_param_length = etherbone_probe_param_fifo_source_param_length;
always @(*) begin
    etherbone_probe_source_source_first0 <= 1'd0;
    etherbone_probe_source_source_first0 <= etherbone_probe_param_fifo_source_first;
    etherbone_probe_source_source_first0 <= etherbone_probe_source_source_first1;
end
assign etherbone_probe_source_source_last0 = etherbone_probe_source_source_last1;
assign etherbone_probe_source_source_payload_data0 = etherbone_probe_source_source_payload_data1;
assign etherbone_probe_source_source_payload_last_be0 = etherbone_probe_source_source_payload_last_be1;
assign etherbone_probe_source_source_payload_error0 = etherbone_probe_source_source_payload_error1;
assign etherbone_probe_param_fifo_source_ready = ((etherbone_probe_source_source_valid0 & etherbone_probe_source_source_last0) & etherbone_probe_source_source_ready0);
assign etherbone_probe_source_source_ready1 = (etherbone_probe_source_source_valid0 & etherbone_probe_source_source_ready0);
assign etherbone_probe_pipe_valid_sink_ready = ((~etherbone_probe_pipe_valid_source_valid) | etherbone_probe_pipe_valid_source_ready);
assign etherbone_probe_pipe_valid_sink_valid = etherbone_probe_sink_sink_valid1;
assign etherbone_probe_sink_sink_ready1 = etherbone_probe_pipe_valid_sink_ready;
assign etherbone_probe_pipe_valid_sink_first = etherbone_probe_sink_sink_first1;
assign etherbone_probe_pipe_valid_sink_last = etherbone_probe_sink_sink_last1;
assign etherbone_probe_pipe_valid_sink_payload_data = etherbone_probe_sink_sink_payload_data1;
assign etherbone_probe_pipe_valid_sink_payload_last_be = etherbone_probe_sink_sink_payload_last_be1;
assign etherbone_probe_pipe_valid_sink_payload_error = etherbone_probe_sink_sink_payload_error1;
assign etherbone_probe_source_source_valid1 = etherbone_probe_pipe_valid_source_valid;
assign etherbone_probe_pipe_valid_source_ready = etherbone_probe_source_source_ready1;
assign etherbone_probe_source_source_first1 = etherbone_probe_pipe_valid_source_first;
assign etherbone_probe_source_source_last1 = etherbone_probe_pipe_valid_source_last;
assign etherbone_probe_source_source_payload_data1 = etherbone_probe_pipe_valid_source_payload_data;
assign etherbone_probe_source_source_payload_last_be1 = etherbone_probe_pipe_valid_source_payload_last_be;
assign etherbone_probe_source_source_payload_error1 = etherbone_probe_pipe_valid_source_payload_error;
assign etherbone_probe_param_fifo_syncfifo_din = {etherbone_probe_param_fifo_fifo_in_last, etherbone_probe_param_fifo_fifo_in_first, etherbone_probe_param_fifo_fifo_in_param_length, etherbone_probe_param_fifo_fifo_in_param_ip_address, etherbone_probe_param_fifo_fifo_in_param_dst_port, etherbone_probe_param_fifo_fifo_in_param_src_port, etherbone_probe_param_fifo_fifo_in_param_pr, etherbone_probe_param_fifo_fifo_in_param_port_size, etherbone_probe_param_fifo_fifo_in_param_pf, etherbone_probe_param_fifo_fifo_in_param_nr, etherbone_probe_param_fifo_fifo_in_param_addr_size};
assign {etherbone_probe_param_fifo_fifo_out_last, etherbone_probe_param_fifo_fifo_out_first, etherbone_probe_param_fifo_fifo_out_param_length, etherbone_probe_param_fifo_fifo_out_param_ip_address, etherbone_probe_param_fifo_fifo_out_param_dst_port, etherbone_probe_param_fifo_fifo_out_param_src_port, etherbone_probe_param_fifo_fifo_out_param_pr, etherbone_probe_param_fifo_fifo_out_param_port_size, etherbone_probe_param_fifo_fifo_out_param_pf, etherbone_probe_param_fifo_fifo_out_param_nr, etherbone_probe_param_fifo_fifo_out_param_addr_size} = etherbone_probe_param_fifo_syncfifo_dout;
assign etherbone_probe_param_fifo_sink_ready = etherbone_probe_param_fifo_syncfifo_writable;
assign etherbone_probe_param_fifo_syncfifo_we = etherbone_probe_param_fifo_sink_valid;
assign etherbone_probe_param_fifo_fifo_in_first = etherbone_probe_param_fifo_sink_first;
assign etherbone_probe_param_fifo_fifo_in_last = etherbone_probe_param_fifo_sink_last;
assign etherbone_probe_param_fifo_fifo_in_param_addr_size = etherbone_probe_param_fifo_sink_param_addr_size;
assign etherbone_probe_param_fifo_fifo_in_param_nr = etherbone_probe_param_fifo_sink_param_nr;
assign etherbone_probe_param_fifo_fifo_in_param_pf = etherbone_probe_param_fifo_sink_param_pf;
assign etherbone_probe_param_fifo_fifo_in_param_port_size = etherbone_probe_param_fifo_sink_param_port_size;
assign etherbone_probe_param_fifo_fifo_in_param_pr = etherbone_probe_param_fifo_sink_param_pr;
assign etherbone_probe_param_fifo_fifo_in_param_src_port = etherbone_probe_param_fifo_sink_param_src_port;
assign etherbone_probe_param_fifo_fifo_in_param_dst_port = etherbone_probe_param_fifo_sink_param_dst_port;
assign etherbone_probe_param_fifo_fifo_in_param_ip_address = etherbone_probe_param_fifo_sink_param_ip_address;
assign etherbone_probe_param_fifo_fifo_in_param_length = etherbone_probe_param_fifo_sink_param_length;
assign etherbone_probe_param_fifo_source_valid = etherbone_probe_param_fifo_syncfifo_readable;
assign etherbone_probe_param_fifo_source_first = etherbone_probe_param_fifo_fifo_out_first;
assign etherbone_probe_param_fifo_source_last = etherbone_probe_param_fifo_fifo_out_last;
assign etherbone_probe_param_fifo_source_param_addr_size = etherbone_probe_param_fifo_fifo_out_param_addr_size;
assign etherbone_probe_param_fifo_source_param_nr = etherbone_probe_param_fifo_fifo_out_param_nr;
assign etherbone_probe_param_fifo_source_param_pf = etherbone_probe_param_fifo_fifo_out_param_pf;
assign etherbone_probe_param_fifo_source_param_port_size = etherbone_probe_param_fifo_fifo_out_param_port_size;
assign etherbone_probe_param_fifo_source_param_pr = etherbone_probe_param_fifo_fifo_out_param_pr;
assign etherbone_probe_param_fifo_source_param_src_port = etherbone_probe_param_fifo_fifo_out_param_src_port;
assign etherbone_probe_param_fifo_source_param_dst_port = etherbone_probe_param_fifo_fifo_out_param_dst_port;
assign etherbone_probe_param_fifo_source_param_ip_address = etherbone_probe_param_fifo_fifo_out_param_ip_address;
assign etherbone_probe_param_fifo_source_param_length = etherbone_probe_param_fifo_fifo_out_param_length;
assign etherbone_probe_param_fifo_syncfifo_re = etherbone_probe_param_fifo_source_ready;
always @(*) begin
    etherbone_probe_param_fifo_wrport_adr <= 1'd0;
    if (etherbone_probe_param_fifo_replace) begin
        etherbone_probe_param_fifo_wrport_adr <= (etherbone_probe_param_fifo_produce - 1'd1);
    end else begin
        etherbone_probe_param_fifo_wrport_adr <= etherbone_probe_param_fifo_produce;
    end
end
assign etherbone_probe_param_fifo_wrport_dat_w = etherbone_probe_param_fifo_syncfifo_din;
assign etherbone_probe_param_fifo_wrport_we = (etherbone_probe_param_fifo_syncfifo_we & (etherbone_probe_param_fifo_syncfifo_writable | etherbone_probe_param_fifo_replace));
assign etherbone_probe_param_fifo_do_read = (etherbone_probe_param_fifo_syncfifo_readable & etherbone_probe_param_fifo_syncfifo_re);
assign etherbone_probe_param_fifo_rdport_adr = etherbone_probe_param_fifo_consume;
assign etherbone_probe_param_fifo_syncfifo_dout = etherbone_probe_param_fifo_rdport_dat_r;
assign etherbone_probe_param_fifo_syncfifo_writable = (etherbone_probe_param_fifo_level != 2'd2);
assign etherbone_probe_param_fifo_syncfifo_readable = (etherbone_probe_param_fifo_level != 1'd0);
always @(*) begin
    etherbone_probe_source_first <= 1'd0;
    etherbone_probe_source_last <= 1'd0;
    etherbone_probe_source_param_addr_size <= 4'd0;
    etherbone_probe_source_param_dst_port <= 16'd0;
    etherbone_probe_source_param_ip_address <= 32'd0;
    etherbone_probe_source_param_length <= 16'd0;
    etherbone_probe_source_param_nr <= 1'd0;
    etherbone_probe_source_param_pf <= 1'd0;
    etherbone_probe_source_param_port_size <= 4'd0;
    etherbone_probe_source_param_pr <= 1'd0;
    etherbone_probe_source_param_src_port <= 16'd0;
    etherbone_probe_source_payload_data <= 32'd0;
    etherbone_probe_source_payload_error <= 4'd0;
    etherbone_probe_source_payload_last_be <= 4'd0;
    etherbone_probe_source_source_ready0 <= 1'd0;
    etherbone_probe_source_valid <= 1'd0;
    liteethetherboneprobe_next_state <= 1'd0;
    liteethetherboneprobe_next_state <= liteethetherboneprobe_state;
    case (liteethetherboneprobe_state)
        1'd1: begin
            etherbone_probe_source_valid <= etherbone_probe_source_source_valid0;
            etherbone_probe_source_source_ready0 <= etherbone_probe_source_ready;
            etherbone_probe_source_first <= etherbone_probe_source_source_first0;
            etherbone_probe_source_last <= etherbone_probe_source_source_last0;
            etherbone_probe_source_payload_data <= etherbone_probe_source_source_payload_data0;
            etherbone_probe_source_payload_last_be <= etherbone_probe_source_source_payload_last_be0;
            etherbone_probe_source_payload_error <= etherbone_probe_source_source_payload_error0;
            etherbone_probe_source_param_addr_size <= etherbone_probe_source_source_param_addr_size;
            etherbone_probe_source_param_nr <= etherbone_probe_source_source_param_nr;
            etherbone_probe_source_param_pf <= etherbone_probe_source_source_param_pf;
            etherbone_probe_source_param_port_size <= etherbone_probe_source_source_param_port_size;
            etherbone_probe_source_param_pr <= etherbone_probe_source_source_param_pr;
            etherbone_probe_source_param_src_port <= etherbone_probe_source_source_param_src_port;
            etherbone_probe_source_param_dst_port <= etherbone_probe_source_source_param_dst_port;
            etherbone_probe_source_param_ip_address <= etherbone_probe_source_source_param_ip_address;
            etherbone_probe_source_param_length <= etherbone_probe_source_source_param_length;
            etherbone_probe_source_param_pf <= 1'd0;
            etherbone_probe_source_param_pr <= 1'd1;
            if ((etherbone_probe_source_valid & etherbone_probe_source_ready)) begin
                if (etherbone_probe_source_last) begin
                    liteethetherboneprobe_next_state <= 1'd0;
                end
            end
        end
        default: begin
            if (etherbone_probe_source_source_valid0) begin
                liteethetherboneprobe_next_state <= 1'd1;
            end
        end
    endcase
end
assign etherbone_record_depacketizer_sink_valid = etherbone_record_sink_sink_valid;
assign etherbone_record_sink_sink_ready = etherbone_record_depacketizer_sink_ready;
assign etherbone_record_depacketizer_sink_first = etherbone_record_sink_sink_first;
assign etherbone_record_depacketizer_sink_last = etherbone_record_sink_sink_last;
assign etherbone_record_depacketizer_sink_payload_data = etherbone_record_sink_sink_payload_data;
assign etherbone_record_depacketizer_sink_payload_last_be = etherbone_record_sink_sink_payload_last_be;
assign etherbone_record_depacketizer_sink_payload_error = etherbone_record_sink_sink_payload_error;
assign etherbone_record_depacketizer_sink_param_addr_size = etherbone_record_sink_sink_param_addr_size;
assign etherbone_record_depacketizer_sink_param_nr = etherbone_record_sink_sink_param_nr;
assign etherbone_record_depacketizer_sink_param_pf = etherbone_record_sink_sink_param_pf;
assign etherbone_record_depacketizer_sink_param_port_size = etherbone_record_sink_sink_param_port_size;
assign etherbone_record_depacketizer_sink_param_pr = etherbone_record_sink_sink_param_pr;
assign etherbone_record_depacketizer_sink_param_src_port = etherbone_record_sink_sink_param_src_port;
assign etherbone_record_depacketizer_sink_param_dst_port = etherbone_record_sink_sink_param_dst_port;
assign etherbone_record_depacketizer_sink_param_ip_address = etherbone_record_sink_sink_param_ip_address;
assign etherbone_record_depacketizer_sink_param_length = etherbone_record_sink_sink_param_length;
assign etherbone_record_receiver_sink_valid = etherbone_record_depacketizer_source_valid;
assign etherbone_record_depacketizer_source_ready = etherbone_record_receiver_sink_ready;
assign etherbone_record_receiver_sink_first = etherbone_record_depacketizer_source_first;
assign etherbone_record_receiver_sink_last = etherbone_record_depacketizer_source_last;
assign etherbone_record_receiver_sink_payload_last_be = etherbone_record_depacketizer_source_payload_last_be;
assign etherbone_record_receiver_sink_payload_error = etherbone_record_depacketizer_source_payload_error;
assign etherbone_record_receiver_sink_param_bca = etherbone_record_depacketizer_source_param_bca;
assign etherbone_record_receiver_sink_param_byte_enable = etherbone_record_depacketizer_source_param_byte_enable;
assign etherbone_record_receiver_sink_param_cyc = etherbone_record_depacketizer_source_param_cyc;
assign etherbone_record_receiver_sink_param_rca = etherbone_record_depacketizer_source_param_rca;
assign etherbone_record_receiver_sink_param_rcount = etherbone_record_depacketizer_source_param_rcount;
assign etherbone_record_receiver_sink_param_rff = etherbone_record_depacketizer_source_param_rff;
assign etherbone_record_receiver_sink_param_wca = etherbone_record_depacketizer_source_param_wca;
assign etherbone_record_receiver_sink_param_wcount = etherbone_record_depacketizer_source_param_wcount;
assign etherbone_record_receiver_sink_param_wff = etherbone_record_depacketizer_source_param_wff;
always @(*) begin
    etherbone_record_receiver_sink_payload_data <= 32'd0;
    etherbone_record_receiver_sink_payload_data <= etherbone_record_depacketizer_source_payload_data;
    etherbone_record_receiver_sink_payload_data <= {etherbone_record_depacketizer_source_payload_data[7:0], etherbone_record_depacketizer_source_payload_data[15:8], etherbone_record_depacketizer_source_payload_data[23:16], etherbone_record_depacketizer_source_payload_data[31:24]};
end
assign etherbone_record_packetizer_sink_valid = etherbone_record_sender_source_valid;
assign etherbone_record_sender_source_ready = etherbone_record_packetizer_sink_ready;
assign etherbone_record_packetizer_sink_first = etherbone_record_sender_source_first;
assign etherbone_record_packetizer_sink_last = etherbone_record_sender_source_last;
assign etherbone_record_packetizer_sink_payload_last_be = etherbone_record_sender_source_payload_last_be;
assign etherbone_record_packetizer_sink_payload_error = etherbone_record_sender_source_payload_error;
assign etherbone_record_packetizer_sink_param_bca = etherbone_record_sender_source_param_bca;
assign etherbone_record_packetizer_sink_param_byte_enable = etherbone_record_sender_source_param_byte_enable;
assign etherbone_record_packetizer_sink_param_cyc = etherbone_record_sender_source_param_cyc;
assign etherbone_record_packetizer_sink_param_rca = etherbone_record_sender_source_param_rca;
assign etherbone_record_packetizer_sink_param_rcount = etherbone_record_sender_source_param_rcount;
assign etherbone_record_packetizer_sink_param_rff = etherbone_record_sender_source_param_rff;
assign etherbone_record_packetizer_sink_param_wca = etherbone_record_sender_source_param_wca;
assign etherbone_record_packetizer_sink_param_wcount = etherbone_record_sender_source_param_wcount;
assign etherbone_record_packetizer_sink_param_wff = etherbone_record_sender_source_param_wff;
assign etherbone_record_source_source_valid = etherbone_record_packetizer_source_valid;
assign etherbone_record_packetizer_source_ready = etherbone_record_source_source_ready;
assign etherbone_record_source_source_first = etherbone_record_packetizer_source_first;
assign etherbone_record_source_source_last = etherbone_record_packetizer_source_last;
assign etherbone_record_source_source_payload_data = etherbone_record_packetizer_source_payload_data;
assign etherbone_record_source_source_payload_last_be = etherbone_record_packetizer_source_payload_last_be;
assign etherbone_record_source_source_payload_error = etherbone_record_packetizer_source_payload_error;
assign etherbone_record_source_source_param_addr_size = etherbone_record_packetizer_source_param_addr_size;
assign etherbone_record_source_source_param_nr = etherbone_record_packetizer_source_param_nr;
assign etherbone_record_source_source_param_pf = etherbone_record_packetizer_source_param_pf;
assign etherbone_record_source_source_param_port_size = etherbone_record_packetizer_source_param_port_size;
assign etherbone_record_source_source_param_pr = etherbone_record_packetizer_source_param_pr;
assign etherbone_record_source_source_param_src_port = etherbone_record_packetizer_source_param_src_port;
assign etherbone_record_source_source_param_dst_port = etherbone_record_packetizer_source_param_dst_port;
always @(*) begin
    etherbone_record_source_source_param_length <= 16'd0;
    etherbone_record_source_source_param_length <= etherbone_record_packetizer_source_param_length;
    etherbone_record_source_source_param_length <= ((((3'd4 + ((etherbone_record_sender_source_param_wcount != 1'd0) * 3'd4)) + (etherbone_record_sender_source_param_wcount * 3'd4)) + ((etherbone_record_sender_source_param_rcount != 1'd0) * 3'd4)) + (etherbone_record_sender_source_param_rcount * 3'd4));
end
always @(*) begin
    etherbone_record_source_source_param_ip_address <= 32'd0;
    etherbone_record_source_source_param_ip_address <= etherbone_record_packetizer_source_param_ip_address;
    etherbone_record_source_source_param_ip_address <= etherbone_record_last_ip_address;
end
always @(*) begin
    etherbone_record_packetizer_sink_payload_data <= 32'd0;
    etherbone_record_packetizer_sink_payload_data <= etherbone_record_sender_source_payload_data;
    etherbone_record_packetizer_sink_payload_data <= {etherbone_record_sender_source_payload_data[7:0], etherbone_record_sender_source_payload_data[15:8], etherbone_record_sender_source_payload_data[23:16], etherbone_record_sender_source_payload_data[31:24]};
end
assign etherbone_record_depacketizer_header = etherbone_record_depacketizer_sr;
assign etherbone_record_depacketizer_source_param_bca = {rhs_slice_proxy84};
assign etherbone_record_depacketizer_source_param_byte_enable = {rhs_slice_proxy85[7:0]};
assign etherbone_record_depacketizer_source_param_cyc = {rhs_slice_proxy86};
assign etherbone_record_depacketizer_source_param_rca = {rhs_slice_proxy87};
assign etherbone_record_depacketizer_source_param_rcount = {rhs_slice_proxy88[7:0]};
assign etherbone_record_depacketizer_source_param_rff = {rhs_slice_proxy89};
assign etherbone_record_depacketizer_source_param_wca = {rhs_slice_proxy90};
assign etherbone_record_depacketizer_source_param_wcount = {rhs_slice_proxy91[7:0]};
assign etherbone_record_depacketizer_source_param_wff = {rhs_slice_proxy92};
assign etherbone_record_depacketizer_source_payload_error = etherbone_record_depacketizer_sink_payload_error;
assign etherbone_record_depacketizer_new_last_be = {etherbone_record_depacketizer_sink_payload_last_be[3], etherbone_record_depacketizer_sink_payload_last_be[2], etherbone_record_depacketizer_sink_payload_last_be[1], etherbone_record_depacketizer_sink_payload_last_be[0]};
assign etherbone_record_depacketizer_is_in_copy = (etherbone_record_depacketizer_is_ongoing0 | etherbone_record_depacketizer_is_ongoing1);
always @(*) begin
    etherbone_record_depacketizer_source_last <= 1'd0;
    if (etherbone_record_depacketizer_source_last_s) begin
        etherbone_record_depacketizer_source_last <= etherbone_record_depacketizer_source_last_b;
    end else begin
        etherbone_record_depacketizer_source_last <= etherbone_record_depacketizer_source_last_a;
    end
end
always @(*) begin
    etherbone_record_depacketizer_count_fsm0_next_value8 <= 1'd0;
    etherbone_record_depacketizer_count_fsm0_next_value_ce8 <= 1'd0;
    etherbone_record_depacketizer_delayed_last_be_fsm1_next_value4 <= 4'd0;
    etherbone_record_depacketizer_delayed_last_be_fsm1_next_value_ce4 <= 1'd0;
    etherbone_record_depacketizer_fsm_from_idle_fsm0_next_value9 <= 1'd0;
    etherbone_record_depacketizer_fsm_from_idle_fsm0_next_value_ce9 <= 1'd0;
    etherbone_record_depacketizer_is_ongoing0 <= 1'd0;
    etherbone_record_depacketizer_is_ongoing1 <= 1'd0;
    etherbone_record_depacketizer_is_ongoing2 <= 1'd0;
    etherbone_record_depacketizer_is_ongoing3 <= 1'd0;
    etherbone_record_depacketizer_sink_ready <= 1'd0;
    etherbone_record_depacketizer_source_last_a <= 1'd0;
    etherbone_record_depacketizer_source_last_b <= 1'd0;
    etherbone_record_depacketizer_source_last_s <= 1'd0;
    etherbone_record_depacketizer_source_payload_data <= 32'd0;
    etherbone_record_depacketizer_source_payload_last_be <= 4'd0;
    etherbone_record_depacketizer_source_valid <= 1'd0;
    etherbone_record_depacketizer_sr_shift <= 1'd0;
    fsm0_next_state0 <= 2'd0;
    fsm1_next_state0 <= 1'd0;
    fsm0_next_state0 <= fsm0_state0;
    case (fsm0_state0)
        1'd1: begin
            etherbone_record_depacketizer_sink_ready <= 1'd1;
            if (etherbone_record_depacketizer_sink_valid) begin
                etherbone_record_depacketizer_count_fsm0_next_value8 <= (etherbone_record_depacketizer_count + 1'd1);
                etherbone_record_depacketizer_count_fsm0_next_value_ce8 <= 1'd1;
                etherbone_record_depacketizer_sr_shift <= 1'd1;
                if ((etherbone_record_depacketizer_count == 1'd0)) begin
                    fsm0_next_state0 <= 2'd2;
                    etherbone_record_depacketizer_count_fsm0_next_value8 <= (etherbone_record_depacketizer_count + 1'd1);
                    etherbone_record_depacketizer_count_fsm0_next_value_ce8 <= 1'd1;
                end
            end
        end
        2'd2: begin
            etherbone_record_depacketizer_source_valid <= (etherbone_record_depacketizer_sink_valid | etherbone_record_depacketizer_sink_d_last);
            etherbone_record_depacketizer_source_last_a <= (etherbone_record_depacketizer_sink_last | etherbone_record_depacketizer_sink_d_last);
            etherbone_record_depacketizer_sink_ready <= etherbone_record_depacketizer_source_ready;
            etherbone_record_depacketizer_source_payload_data <= etherbone_record_depacketizer_sink_payload_data;
            if ((etherbone_record_depacketizer_source_valid & etherbone_record_depacketizer_source_ready)) begin
                if (etherbone_record_depacketizer_source_last) begin
                    fsm0_next_state0 <= 1'd0;
                end
            end
            etherbone_record_depacketizer_is_ongoing0 <= 1'd1;
            etherbone_record_depacketizer_is_ongoing2 <= 1'd1;
        end
        2'd3: begin
            etherbone_record_depacketizer_is_ongoing1 <= 1'd1;
            etherbone_record_depacketizer_is_ongoing3 <= 1'd1;
        end
        default: begin
            etherbone_record_depacketizer_sink_ready <= 1'd1;
            etherbone_record_depacketizer_count_fsm0_next_value8 <= 1'd1;
            etherbone_record_depacketizer_count_fsm0_next_value_ce8 <= 1'd1;
            if (etherbone_record_depacketizer_sink_valid) begin
                etherbone_record_depacketizer_sr_shift <= 1'd1;
                etherbone_record_depacketizer_fsm_from_idle_fsm0_next_value9 <= 1'd1;
                etherbone_record_depacketizer_fsm_from_idle_fsm0_next_value_ce9 <= 1'd1;
                if (1'd1) begin
                    fsm0_next_state0 <= 2'd2;
                end else begin
                    fsm0_next_state0 <= 1'd1;
                end
            end
        end
    endcase
    fsm1_next_state0 <= fsm1_state0;
    case (fsm1_state0)
        1'd1: begin
            etherbone_record_depacketizer_source_last_b <= 1'd1;
            etherbone_record_depacketizer_source_last_s <= 1'd1;
            etherbone_record_depacketizer_source_payload_last_be <= etherbone_record_depacketizer_delayed_last_be;
            etherbone_record_depacketizer_sink_ready <= 1'd0;
            if ((etherbone_record_depacketizer_source_ready & etherbone_record_depacketizer_source_valid)) begin
                fsm1_next_state0 <= 1'd0;
            end
        end
        default: begin
            if (((etherbone_record_depacketizer_sink_valid & etherbone_record_depacketizer_sink_last) & (etherbone_record_depacketizer_sink_payload_last_be > etherbone_record_depacketizer_new_last_be))) begin
                etherbone_record_depacketizer_source_last_b <= 1'd0;
                etherbone_record_depacketizer_source_last_s <= 1'd1;
                etherbone_record_depacketizer_source_payload_last_be <= 1'd0;
                if (((etherbone_record_depacketizer_source_ready & etherbone_record_depacketizer_source_valid) | ((~etherbone_record_depacketizer_was_in_copy) & etherbone_record_depacketizer_is_in_copy))) begin
                    etherbone_record_depacketizer_delayed_last_be_fsm1_next_value4 <= etherbone_record_depacketizer_new_last_be;
                    etherbone_record_depacketizer_delayed_last_be_fsm1_next_value_ce4 <= 1'd1;
                    fsm1_next_state0 <= 1'd1;
                end
            end else begin
                if (etherbone_record_depacketizer_sink_last) begin
                    etherbone_record_depacketizer_source_last_b <= 1'd1;
                    etherbone_record_depacketizer_source_last_s <= 1'd1;
                    etherbone_record_depacketizer_source_payload_last_be <= etherbone_record_depacketizer_new_last_be;
                end
            end
            if ((etherbone_record_depacketizer_is_ongoing2 | (etherbone_record_depacketizer_is_ongoing3 & (~etherbone_record_depacketizer_fsm_from_idle)))) begin
                etherbone_record_depacketizer_sink_ready <= etherbone_record_depacketizer_source_ready;
            end else begin
                etherbone_record_depacketizer_sink_ready <= 1'd1;
            end
        end
    endcase
end
assign etherbone_record_receiver_sink_sink_valid = etherbone_record_receiver_sink_valid;
assign etherbone_record_receiver_sink_ready = etherbone_record_receiver_sink_sink_ready;
assign etherbone_record_receiver_sink_sink_first = etherbone_record_receiver_sink_first;
assign etherbone_record_receiver_sink_sink_last = etherbone_record_receiver_sink_last;
assign etherbone_record_receiver_sink_sink_payload_data = etherbone_record_receiver_sink_payload_data;
assign etherbone_record_receiver_sink_sink_payload_last_be = etherbone_record_receiver_sink_payload_last_be;
assign etherbone_record_receiver_sink_sink_payload_error = etherbone_record_receiver_sink_payload_error;
assign etherbone_record_receiver_sink_sink_param_bca = etherbone_record_receiver_sink_param_bca;
assign etherbone_record_receiver_sink_sink_param_byte_enable = etherbone_record_receiver_sink_param_byte_enable;
assign etherbone_record_receiver_sink_sink_param_cyc = etherbone_record_receiver_sink_param_cyc;
assign etherbone_record_receiver_sink_sink_param_rca = etherbone_record_receiver_sink_param_rca;
assign etherbone_record_receiver_sink_sink_param_rcount = etherbone_record_receiver_sink_param_rcount;
assign etherbone_record_receiver_sink_sink_param_rff = etherbone_record_receiver_sink_param_rff;
assign etherbone_record_receiver_sink_sink_param_wca = etherbone_record_receiver_sink_param_wca;
assign etherbone_record_receiver_sink_sink_param_wcount = etherbone_record_receiver_sink_param_wcount;
assign etherbone_record_receiver_sink_sink_param_wff = etherbone_record_receiver_sink_param_wff;
assign etherbone_record_receiver_param_fifo_sink_param_bca = etherbone_record_receiver_sink_sink_param_bca;
assign etherbone_record_receiver_param_fifo_sink_param_byte_enable = etherbone_record_receiver_sink_sink_param_byte_enable;
assign etherbone_record_receiver_param_fifo_sink_param_cyc = etherbone_record_receiver_sink_sink_param_cyc;
assign etherbone_record_receiver_param_fifo_sink_param_rca = etherbone_record_receiver_sink_sink_param_rca;
assign etherbone_record_receiver_param_fifo_sink_param_rcount = etherbone_record_receiver_sink_sink_param_rcount;
assign etherbone_record_receiver_param_fifo_sink_param_rff = etherbone_record_receiver_sink_sink_param_rff;
assign etherbone_record_receiver_param_fifo_sink_param_wca = etherbone_record_receiver_sink_sink_param_wca;
assign etherbone_record_receiver_param_fifo_sink_param_wcount = etherbone_record_receiver_sink_sink_param_wcount;
assign etherbone_record_receiver_param_fifo_sink_param_wff = etherbone_record_receiver_sink_sink_param_wff;
assign etherbone_record_receiver_payload_fifo_sink_last = etherbone_record_receiver_sink_sink_last;
assign etherbone_record_receiver_payload_fifo_sink_payload_data = etherbone_record_receiver_sink_sink_payload_data;
assign etherbone_record_receiver_payload_fifo_sink_payload_last_be = etherbone_record_receiver_sink_sink_payload_last_be;
assign etherbone_record_receiver_payload_fifo_sink_payload_error = etherbone_record_receiver_sink_sink_payload_error;
assign etherbone_record_receiver_param_fifo_sink_valid = (etherbone_record_receiver_sink_sink_valid & etherbone_record_receiver_sink_sink_last);
assign etherbone_record_receiver_payload_fifo_sink_valid = (etherbone_record_receiver_sink_sink_valid & etherbone_record_receiver_param_fifo_sink_ready);
assign etherbone_record_receiver_sink_sink_ready = (etherbone_record_receiver_param_fifo_sink_ready & etherbone_record_receiver_payload_fifo_sink_ready);
assign etherbone_record_receiver_source_source_valid = etherbone_record_receiver_param_fifo_source_valid;
assign etherbone_record_receiver_source_source_param_bca = etherbone_record_receiver_param_fifo_source_param_bca;
assign etherbone_record_receiver_source_source_param_byte_enable = etherbone_record_receiver_param_fifo_source_param_byte_enable;
assign etherbone_record_receiver_source_source_param_cyc = etherbone_record_receiver_param_fifo_source_param_cyc;
assign etherbone_record_receiver_source_source_param_rca = etherbone_record_receiver_param_fifo_source_param_rca;
assign etherbone_record_receiver_source_source_param_rcount = etherbone_record_receiver_param_fifo_source_param_rcount;
assign etherbone_record_receiver_source_source_param_rff = etherbone_record_receiver_param_fifo_source_param_rff;
assign etherbone_record_receiver_source_source_param_wca = etherbone_record_receiver_param_fifo_source_param_wca;
assign etherbone_record_receiver_source_source_param_wcount = etherbone_record_receiver_param_fifo_source_param_wcount;
assign etherbone_record_receiver_source_source_param_wff = etherbone_record_receiver_param_fifo_source_param_wff;
always @(*) begin
    etherbone_record_receiver_source_source_first <= 1'd0;
    etherbone_record_receiver_source_source_first <= etherbone_record_receiver_param_fifo_source_first;
    etherbone_record_receiver_source_source_first <= etherbone_record_receiver_payload_fifo_source_first;
end
assign etherbone_record_receiver_source_source_last = etherbone_record_receiver_payload_fifo_source_last;
assign etherbone_record_receiver_source_source_payload_data = etherbone_record_receiver_payload_fifo_source_payload_data;
assign etherbone_record_receiver_source_source_payload_last_be = etherbone_record_receiver_payload_fifo_source_payload_last_be;
assign etherbone_record_receiver_source_source_payload_error = etherbone_record_receiver_payload_fifo_source_payload_error;
assign etherbone_record_receiver_param_fifo_source_ready = ((etherbone_record_receiver_source_source_valid & etherbone_record_receiver_source_source_last) & etherbone_record_receiver_source_source_ready);
assign etherbone_record_receiver_payload_fifo_source_ready = (etherbone_record_receiver_source_source_valid & etherbone_record_receiver_source_source_ready);
assign etherbone_record_receiver_payload_fifo_syncfifo_din = {etherbone_record_receiver_payload_fifo_fifo_in_last, etherbone_record_receiver_payload_fifo_fifo_in_first, etherbone_record_receiver_payload_fifo_fifo_in_payload_error, etherbone_record_receiver_payload_fifo_fifo_in_payload_last_be, etherbone_record_receiver_payload_fifo_fifo_in_payload_data};
assign {etherbone_record_receiver_payload_fifo_fifo_out_last, etherbone_record_receiver_payload_fifo_fifo_out_first, etherbone_record_receiver_payload_fifo_fifo_out_payload_error, etherbone_record_receiver_payload_fifo_fifo_out_payload_last_be, etherbone_record_receiver_payload_fifo_fifo_out_payload_data} = etherbone_record_receiver_payload_fifo_syncfifo_dout;
assign etherbone_record_receiver_payload_fifo_sink_ready = etherbone_record_receiver_payload_fifo_syncfifo_writable;
assign etherbone_record_receiver_payload_fifo_syncfifo_we = etherbone_record_receiver_payload_fifo_sink_valid;
assign etherbone_record_receiver_payload_fifo_fifo_in_first = etherbone_record_receiver_payload_fifo_sink_first;
assign etherbone_record_receiver_payload_fifo_fifo_in_last = etherbone_record_receiver_payload_fifo_sink_last;
assign etherbone_record_receiver_payload_fifo_fifo_in_payload_data = etherbone_record_receiver_payload_fifo_sink_payload_data;
assign etherbone_record_receiver_payload_fifo_fifo_in_payload_last_be = etherbone_record_receiver_payload_fifo_sink_payload_last_be;
assign etherbone_record_receiver_payload_fifo_fifo_in_payload_error = etherbone_record_receiver_payload_fifo_sink_payload_error;
assign etherbone_record_receiver_payload_fifo_source_valid = etherbone_record_receiver_payload_fifo_readable;
assign etherbone_record_receiver_payload_fifo_source_first = etherbone_record_receiver_payload_fifo_fifo_out_first;
assign etherbone_record_receiver_payload_fifo_source_last = etherbone_record_receiver_payload_fifo_fifo_out_last;
assign etherbone_record_receiver_payload_fifo_source_payload_data = etherbone_record_receiver_payload_fifo_fifo_out_payload_data;
assign etherbone_record_receiver_payload_fifo_source_payload_last_be = etherbone_record_receiver_payload_fifo_fifo_out_payload_last_be;
assign etherbone_record_receiver_payload_fifo_source_payload_error = etherbone_record_receiver_payload_fifo_fifo_out_payload_error;
assign etherbone_record_receiver_payload_fifo_re = etherbone_record_receiver_payload_fifo_source_ready;
assign etherbone_record_receiver_payload_fifo_syncfifo_re = (etherbone_record_receiver_payload_fifo_syncfifo_readable & ((~etherbone_record_receiver_payload_fifo_readable) | etherbone_record_receiver_payload_fifo_re));
assign etherbone_record_receiver_payload_fifo_level1 = (etherbone_record_receiver_payload_fifo_level0 + etherbone_record_receiver_payload_fifo_readable);
always @(*) begin
    etherbone_record_receiver_payload_fifo_wrport_adr <= 8'd0;
    if (etherbone_record_receiver_payload_fifo_replace) begin
        etherbone_record_receiver_payload_fifo_wrport_adr <= (etherbone_record_receiver_payload_fifo_produce - 1'd1);
    end else begin
        etherbone_record_receiver_payload_fifo_wrport_adr <= etherbone_record_receiver_payload_fifo_produce;
    end
end
assign etherbone_record_receiver_payload_fifo_wrport_dat_w = etherbone_record_receiver_payload_fifo_syncfifo_din;
assign etherbone_record_receiver_payload_fifo_wrport_we = (etherbone_record_receiver_payload_fifo_syncfifo_we & (etherbone_record_receiver_payload_fifo_syncfifo_writable | etherbone_record_receiver_payload_fifo_replace));
assign etherbone_record_receiver_payload_fifo_do_read = (etherbone_record_receiver_payload_fifo_syncfifo_readable & etherbone_record_receiver_payload_fifo_syncfifo_re);
assign etherbone_record_receiver_payload_fifo_rdport_adr = etherbone_record_receiver_payload_fifo_consume;
assign etherbone_record_receiver_payload_fifo_syncfifo_dout = etherbone_record_receiver_payload_fifo_rdport_dat_r;
assign etherbone_record_receiver_payload_fifo_rdport_re = etherbone_record_receiver_payload_fifo_do_read;
assign etherbone_record_receiver_payload_fifo_syncfifo_writable = (etherbone_record_receiver_payload_fifo_level0 != 8'd255);
assign etherbone_record_receiver_payload_fifo_syncfifo_readable = (etherbone_record_receiver_payload_fifo_level0 != 1'd0);
assign etherbone_record_receiver_param_fifo_syncfifo_din = {etherbone_record_receiver_param_fifo_fifo_in_last, etherbone_record_receiver_param_fifo_fifo_in_first, etherbone_record_receiver_param_fifo_fifo_in_param_wff, etherbone_record_receiver_param_fifo_fifo_in_param_wcount, etherbone_record_receiver_param_fifo_fifo_in_param_wca, etherbone_record_receiver_param_fifo_fifo_in_param_rff, etherbone_record_receiver_param_fifo_fifo_in_param_rcount, etherbone_record_receiver_param_fifo_fifo_in_param_rca, etherbone_record_receiver_param_fifo_fifo_in_param_cyc, etherbone_record_receiver_param_fifo_fifo_in_param_byte_enable, etherbone_record_receiver_param_fifo_fifo_in_param_bca};
assign {etherbone_record_receiver_param_fifo_fifo_out_last, etherbone_record_receiver_param_fifo_fifo_out_first, etherbone_record_receiver_param_fifo_fifo_out_param_wff, etherbone_record_receiver_param_fifo_fifo_out_param_wcount, etherbone_record_receiver_param_fifo_fifo_out_param_wca, etherbone_record_receiver_param_fifo_fifo_out_param_rff, etherbone_record_receiver_param_fifo_fifo_out_param_rcount, etherbone_record_receiver_param_fifo_fifo_out_param_rca, etherbone_record_receiver_param_fifo_fifo_out_param_cyc, etherbone_record_receiver_param_fifo_fifo_out_param_byte_enable, etherbone_record_receiver_param_fifo_fifo_out_param_bca} = etherbone_record_receiver_param_fifo_syncfifo_dout;
assign etherbone_record_receiver_param_fifo_sink_ready = etherbone_record_receiver_param_fifo_syncfifo_writable;
assign etherbone_record_receiver_param_fifo_syncfifo_we = etherbone_record_receiver_param_fifo_sink_valid;
assign etherbone_record_receiver_param_fifo_fifo_in_first = etherbone_record_receiver_param_fifo_sink_first;
assign etherbone_record_receiver_param_fifo_fifo_in_last = etherbone_record_receiver_param_fifo_sink_last;
assign etherbone_record_receiver_param_fifo_fifo_in_param_bca = etherbone_record_receiver_param_fifo_sink_param_bca;
assign etherbone_record_receiver_param_fifo_fifo_in_param_byte_enable = etherbone_record_receiver_param_fifo_sink_param_byte_enable;
assign etherbone_record_receiver_param_fifo_fifo_in_param_cyc = etherbone_record_receiver_param_fifo_sink_param_cyc;
assign etherbone_record_receiver_param_fifo_fifo_in_param_rca = etherbone_record_receiver_param_fifo_sink_param_rca;
assign etherbone_record_receiver_param_fifo_fifo_in_param_rcount = etherbone_record_receiver_param_fifo_sink_param_rcount;
assign etherbone_record_receiver_param_fifo_fifo_in_param_rff = etherbone_record_receiver_param_fifo_sink_param_rff;
assign etherbone_record_receiver_param_fifo_fifo_in_param_wca = etherbone_record_receiver_param_fifo_sink_param_wca;
assign etherbone_record_receiver_param_fifo_fifo_in_param_wcount = etherbone_record_receiver_param_fifo_sink_param_wcount;
assign etherbone_record_receiver_param_fifo_fifo_in_param_wff = etherbone_record_receiver_param_fifo_sink_param_wff;
assign etherbone_record_receiver_param_fifo_source_valid = etherbone_record_receiver_param_fifo_readable;
assign etherbone_record_receiver_param_fifo_source_first = etherbone_record_receiver_param_fifo_fifo_out_first;
assign etherbone_record_receiver_param_fifo_source_last = etherbone_record_receiver_param_fifo_fifo_out_last;
assign etherbone_record_receiver_param_fifo_source_param_bca = etherbone_record_receiver_param_fifo_fifo_out_param_bca;
assign etherbone_record_receiver_param_fifo_source_param_byte_enable = etherbone_record_receiver_param_fifo_fifo_out_param_byte_enable;
assign etherbone_record_receiver_param_fifo_source_param_cyc = etherbone_record_receiver_param_fifo_fifo_out_param_cyc;
assign etherbone_record_receiver_param_fifo_source_param_rca = etherbone_record_receiver_param_fifo_fifo_out_param_rca;
assign etherbone_record_receiver_param_fifo_source_param_rcount = etherbone_record_receiver_param_fifo_fifo_out_param_rcount;
assign etherbone_record_receiver_param_fifo_source_param_rff = etherbone_record_receiver_param_fifo_fifo_out_param_rff;
assign etherbone_record_receiver_param_fifo_source_param_wca = etherbone_record_receiver_param_fifo_fifo_out_param_wca;
assign etherbone_record_receiver_param_fifo_source_param_wcount = etherbone_record_receiver_param_fifo_fifo_out_param_wcount;
assign etherbone_record_receiver_param_fifo_source_param_wff = etherbone_record_receiver_param_fifo_fifo_out_param_wff;
assign etherbone_record_receiver_param_fifo_re = etherbone_record_receiver_param_fifo_source_ready;
assign etherbone_record_receiver_param_fifo_syncfifo_re = (etherbone_record_receiver_param_fifo_syncfifo_readable & ((~etherbone_record_receiver_param_fifo_readable) | etherbone_record_receiver_param_fifo_re));
assign etherbone_record_receiver_param_fifo_level1 = (etherbone_record_receiver_param_fifo_level0 + etherbone_record_receiver_param_fifo_readable);
always @(*) begin
    etherbone_record_receiver_param_fifo_wrport_adr <= 1'd0;
    if (etherbone_record_receiver_param_fifo_replace) begin
        etherbone_record_receiver_param_fifo_wrport_adr <= (etherbone_record_receiver_param_fifo_produce - 1'd1);
    end else begin
        etherbone_record_receiver_param_fifo_wrport_adr <= etherbone_record_receiver_param_fifo_produce;
    end
end
assign etherbone_record_receiver_param_fifo_wrport_dat_w = etherbone_record_receiver_param_fifo_syncfifo_din;
assign etherbone_record_receiver_param_fifo_wrport_we = (etherbone_record_receiver_param_fifo_syncfifo_we & (etherbone_record_receiver_param_fifo_syncfifo_writable | etherbone_record_receiver_param_fifo_replace));
assign etherbone_record_receiver_param_fifo_do_read = (etherbone_record_receiver_param_fifo_syncfifo_readable & etherbone_record_receiver_param_fifo_syncfifo_re);
assign etherbone_record_receiver_param_fifo_rdport_adr = etherbone_record_receiver_param_fifo_consume;
assign etherbone_record_receiver_param_fifo_syncfifo_dout = etherbone_record_receiver_param_fifo_rdport_dat_r;
assign etherbone_record_receiver_param_fifo_rdport_re = etherbone_record_receiver_param_fifo_do_read;
assign etherbone_record_receiver_param_fifo_syncfifo_writable = (etherbone_record_receiver_param_fifo_level0 != 2'd2);
assign etherbone_record_receiver_param_fifo_syncfifo_readable = (etherbone_record_receiver_param_fifo_level0 != 1'd0);
always @(*) begin
    etherbone_record_receiver_base_addr_update <= 1'd0;
    etherbone_record_receiver_count_next_value <= 9'd0;
    etherbone_record_receiver_count_next_value_ce <= 1'd0;
    etherbone_record_receiver_source_last <= 1'd0;
    etherbone_record_receiver_source_param_base_addr <= 32'd0;
    etherbone_record_receiver_source_param_be <= 4'd0;
    etherbone_record_receiver_source_param_count <= 8'd0;
    etherbone_record_receiver_source_param_we <= 1'd0;
    etherbone_record_receiver_source_payload_addr <= 32'd0;
    etherbone_record_receiver_source_payload_data <= 32'd0;
    etherbone_record_receiver_source_payload_last_be <= 4'd0;
    etherbone_record_receiver_source_source_ready <= 1'd0;
    etherbone_record_receiver_source_valid <= 1'd0;
    liteethetherbonerecordreceiver_next_state <= 2'd0;
    liteethetherbonerecordreceiver_next_state <= liteethetherbonerecordreceiver_state;
    case (liteethetherbonerecordreceiver_state)
        1'd1: begin
            etherbone_record_receiver_source_valid <= etherbone_record_receiver_source_source_valid;
            etherbone_record_receiver_source_last <= (etherbone_record_receiver_count == (etherbone_record_receiver_source_source_param_wcount - 1'd1));
            etherbone_record_receiver_source_payload_last_be <= (etherbone_record_receiver_source_last <<< 2'd3);
            etherbone_record_receiver_source_param_count <= etherbone_record_receiver_source_source_param_wcount;
            etherbone_record_receiver_source_param_be <= etherbone_record_receiver_source_source_param_byte_enable;
            etherbone_record_receiver_source_payload_addr <= (etherbone_record_receiver_base_addr[31:2] + etherbone_record_receiver_count);
            etherbone_record_receiver_source_param_we <= 1'd1;
            etherbone_record_receiver_source_payload_data <= etherbone_record_receiver_source_source_payload_data;
            etherbone_record_receiver_source_source_ready <= etherbone_record_receiver_source_ready;
            if ((etherbone_record_receiver_source_valid & etherbone_record_receiver_source_ready)) begin
                etherbone_record_receiver_count_next_value <= (etherbone_record_receiver_count + 1'd1);
                etherbone_record_receiver_count_next_value_ce <= 1'd1;
                if (etherbone_record_receiver_source_last) begin
                    if (etherbone_record_receiver_source_source_param_rcount) begin
                        liteethetherbonerecordreceiver_next_state <= 2'd2;
                    end else begin
                        liteethetherbonerecordreceiver_next_state <= 1'd0;
                    end
                end
            end
        end
        2'd2: begin
            etherbone_record_receiver_count_next_value <= 1'd0;
            etherbone_record_receiver_count_next_value_ce <= 1'd1;
            if (etherbone_record_receiver_source_source_valid) begin
                etherbone_record_receiver_base_addr_update <= 1'd1;
                liteethetherbonerecordreceiver_next_state <= 2'd3;
            end
        end
        2'd3: begin
            etherbone_record_receiver_source_valid <= etherbone_record_receiver_source_source_valid;
            etherbone_record_receiver_source_last <= (etherbone_record_receiver_count == (etherbone_record_receiver_source_source_param_rcount - 1'd1));
            etherbone_record_receiver_source_payload_last_be <= (etherbone_record_receiver_source_last <<< 2'd3);
            etherbone_record_receiver_source_param_count <= etherbone_record_receiver_source_source_param_rcount;
            etherbone_record_receiver_source_param_be <= etherbone_record_receiver_source_source_param_byte_enable;
            etherbone_record_receiver_source_param_base_addr <= etherbone_record_receiver_base_addr;
            etherbone_record_receiver_source_payload_addr <= etherbone_record_receiver_source_source_payload_data[31:2];
            etherbone_record_receiver_source_source_ready <= etherbone_record_receiver_source_ready;
            if ((etherbone_record_receiver_source_valid & etherbone_record_receiver_source_ready)) begin
                etherbone_record_receiver_count_next_value <= (etherbone_record_receiver_count + 1'd1);
                etherbone_record_receiver_count_next_value_ce <= 1'd1;
                if (etherbone_record_receiver_source_last) begin
                    liteethetherbonerecordreceiver_next_state <= 1'd0;
                end
            end
        end
        default: begin
            etherbone_record_receiver_source_source_ready <= 1'd1;
            etherbone_record_receiver_count_next_value <= 1'd0;
            etherbone_record_receiver_count_next_value_ce <= 1'd1;
            if (etherbone_record_receiver_source_source_valid) begin
                etherbone_record_receiver_base_addr_update <= 1'd1;
                if (etherbone_record_receiver_source_source_param_wcount) begin
                    liteethetherbonerecordreceiver_next_state <= 1'd1;
                end else begin
                    if (etherbone_record_receiver_source_source_param_rcount) begin
                        liteethetherbonerecordreceiver_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign etherbone_record_sender_sink_sink_valid = etherbone_record_sender_sink_valid;
assign etherbone_record_sender_sink_ready = etherbone_record_sender_sink_sink_ready;
assign etherbone_record_sender_sink_sink_first = etherbone_record_sender_sink_first;
assign etherbone_record_sender_sink_sink_last = etherbone_record_sender_sink_last;
assign etherbone_record_sender_sink_sink_payload_addr = etherbone_record_sender_sink_payload_addr;
assign etherbone_record_sender_sink_sink_payload_last_be = etherbone_record_sender_sink_payload_last_be;
assign etherbone_record_sender_sink_sink_payload_data = etherbone_record_sender_sink_payload_data;
assign etherbone_record_sender_sink_sink_param_we = etherbone_record_sender_sink_param_we;
assign etherbone_record_sender_sink_sink_param_count = etherbone_record_sender_sink_param_count;
assign etherbone_record_sender_sink_sink_param_base_addr = etherbone_record_sender_sink_param_base_addr;
assign etherbone_record_sender_sink_sink_param_be = etherbone_record_sender_sink_param_be;
assign etherbone_record_sender_source_param_byte_enable = etherbone_record_sender_source_source_param_be;
always @(*) begin
    etherbone_record_sender_source_param_rcount <= 8'd0;
    etherbone_record_sender_source_param_wcount <= 8'd0;
    if (etherbone_record_sender_source_source_param_we) begin
        etherbone_record_sender_source_param_wcount <= etherbone_record_sender_source_source_param_count;
    end else begin
        etherbone_record_sender_source_param_rcount <= etherbone_record_sender_source_source_param_count;
    end
end
assign etherbone_record_sender_param_fifo_sink_param_we = etherbone_record_sender_sink_sink_param_we;
assign etherbone_record_sender_param_fifo_sink_param_count = etherbone_record_sender_sink_sink_param_count;
assign etherbone_record_sender_param_fifo_sink_param_base_addr = etherbone_record_sender_sink_sink_param_base_addr;
assign etherbone_record_sender_param_fifo_sink_param_be = etherbone_record_sender_sink_sink_param_be;
assign etherbone_record_sender_payload_fifo_sink_last = etherbone_record_sender_sink_sink_last;
assign etherbone_record_sender_payload_fifo_sink_payload_addr = etherbone_record_sender_sink_sink_payload_addr;
assign etherbone_record_sender_payload_fifo_sink_payload_last_be = etherbone_record_sender_sink_sink_payload_last_be;
assign etherbone_record_sender_payload_fifo_sink_payload_data = etherbone_record_sender_sink_sink_payload_data;
assign etherbone_record_sender_param_fifo_sink_valid = (etherbone_record_sender_sink_sink_valid & etherbone_record_sender_sink_sink_last);
assign etherbone_record_sender_payload_fifo_sink_valid = (etherbone_record_sender_sink_sink_valid & etherbone_record_sender_param_fifo_sink_ready);
assign etherbone_record_sender_sink_sink_ready = (etherbone_record_sender_param_fifo_sink_ready & etherbone_record_sender_payload_fifo_sink_ready);
assign etherbone_record_sender_source_source_valid = etherbone_record_sender_param_fifo_source_valid;
assign etherbone_record_sender_source_source_param_we = etherbone_record_sender_param_fifo_source_param_we;
assign etherbone_record_sender_source_source_param_count = etherbone_record_sender_param_fifo_source_param_count;
assign etherbone_record_sender_source_source_param_base_addr = etherbone_record_sender_param_fifo_source_param_base_addr;
assign etherbone_record_sender_source_source_param_be = etherbone_record_sender_param_fifo_source_param_be;
always @(*) begin
    etherbone_record_sender_source_source_first <= 1'd0;
    etherbone_record_sender_source_source_first <= etherbone_record_sender_param_fifo_source_first;
    etherbone_record_sender_source_source_first <= etherbone_record_sender_payload_fifo_source_first;
end
assign etherbone_record_sender_source_source_last = etherbone_record_sender_payload_fifo_source_last;
assign etherbone_record_sender_source_source_payload_addr = etherbone_record_sender_payload_fifo_source_payload_addr;
assign etherbone_record_sender_source_source_payload_last_be = etherbone_record_sender_payload_fifo_source_payload_last_be;
assign etherbone_record_sender_source_source_payload_data = etherbone_record_sender_payload_fifo_source_payload_data;
assign etherbone_record_sender_param_fifo_source_ready = ((etherbone_record_sender_source_source_valid & etherbone_record_sender_source_source_last) & etherbone_record_sender_source_source_ready);
assign etherbone_record_sender_payload_fifo_source_ready = (etherbone_record_sender_source_source_valid & etherbone_record_sender_source_source_ready);
assign etherbone_record_sender_payload_fifo_syncfifo_din = {etherbone_record_sender_payload_fifo_fifo_in_last, etherbone_record_sender_payload_fifo_fifo_in_first, etherbone_record_sender_payload_fifo_fifo_in_payload_data, etherbone_record_sender_payload_fifo_fifo_in_payload_last_be, etherbone_record_sender_payload_fifo_fifo_in_payload_addr};
assign {etherbone_record_sender_payload_fifo_fifo_out_last, etherbone_record_sender_payload_fifo_fifo_out_first, etherbone_record_sender_payload_fifo_fifo_out_payload_data, etherbone_record_sender_payload_fifo_fifo_out_payload_last_be, etherbone_record_sender_payload_fifo_fifo_out_payload_addr} = etherbone_record_sender_payload_fifo_syncfifo_dout;
assign etherbone_record_sender_payload_fifo_sink_ready = etherbone_record_sender_payload_fifo_syncfifo_writable;
assign etherbone_record_sender_payload_fifo_syncfifo_we = etherbone_record_sender_payload_fifo_sink_valid;
assign etherbone_record_sender_payload_fifo_fifo_in_first = etherbone_record_sender_payload_fifo_sink_first;
assign etherbone_record_sender_payload_fifo_fifo_in_last = etherbone_record_sender_payload_fifo_sink_last;
assign etherbone_record_sender_payload_fifo_fifo_in_payload_addr = etherbone_record_sender_payload_fifo_sink_payload_addr;
assign etherbone_record_sender_payload_fifo_fifo_in_payload_last_be = etherbone_record_sender_payload_fifo_sink_payload_last_be;
assign etherbone_record_sender_payload_fifo_fifo_in_payload_data = etherbone_record_sender_payload_fifo_sink_payload_data;
assign etherbone_record_sender_payload_fifo_source_valid = etherbone_record_sender_payload_fifo_readable;
assign etherbone_record_sender_payload_fifo_source_first = etherbone_record_sender_payload_fifo_fifo_out_first;
assign etherbone_record_sender_payload_fifo_source_last = etherbone_record_sender_payload_fifo_fifo_out_last;
assign etherbone_record_sender_payload_fifo_source_payload_addr = etherbone_record_sender_payload_fifo_fifo_out_payload_addr;
assign etherbone_record_sender_payload_fifo_source_payload_last_be = etherbone_record_sender_payload_fifo_fifo_out_payload_last_be;
assign etherbone_record_sender_payload_fifo_source_payload_data = etherbone_record_sender_payload_fifo_fifo_out_payload_data;
assign etherbone_record_sender_payload_fifo_re = etherbone_record_sender_payload_fifo_source_ready;
assign etherbone_record_sender_payload_fifo_syncfifo_re = (etherbone_record_sender_payload_fifo_syncfifo_readable & ((~etherbone_record_sender_payload_fifo_readable) | etherbone_record_sender_payload_fifo_re));
assign etherbone_record_sender_payload_fifo_level1 = (etherbone_record_sender_payload_fifo_level0 + etherbone_record_sender_payload_fifo_readable);
always @(*) begin
    etherbone_record_sender_payload_fifo_wrport_adr <= 8'd0;
    if (etherbone_record_sender_payload_fifo_replace) begin
        etherbone_record_sender_payload_fifo_wrport_adr <= (etherbone_record_sender_payload_fifo_produce - 1'd1);
    end else begin
        etherbone_record_sender_payload_fifo_wrport_adr <= etherbone_record_sender_payload_fifo_produce;
    end
end
assign etherbone_record_sender_payload_fifo_wrport_dat_w = etherbone_record_sender_payload_fifo_syncfifo_din;
assign etherbone_record_sender_payload_fifo_wrport_we = (etherbone_record_sender_payload_fifo_syncfifo_we & (etherbone_record_sender_payload_fifo_syncfifo_writable | etherbone_record_sender_payload_fifo_replace));
assign etherbone_record_sender_payload_fifo_do_read = (etherbone_record_sender_payload_fifo_syncfifo_readable & etherbone_record_sender_payload_fifo_syncfifo_re);
assign etherbone_record_sender_payload_fifo_rdport_adr = etherbone_record_sender_payload_fifo_consume;
assign etherbone_record_sender_payload_fifo_syncfifo_dout = etherbone_record_sender_payload_fifo_rdport_dat_r;
assign etherbone_record_sender_payload_fifo_rdport_re = etherbone_record_sender_payload_fifo_do_read;
assign etherbone_record_sender_payload_fifo_syncfifo_writable = (etherbone_record_sender_payload_fifo_level0 != 8'd255);
assign etherbone_record_sender_payload_fifo_syncfifo_readable = (etherbone_record_sender_payload_fifo_level0 != 1'd0);
assign etherbone_record_sender_param_fifo_syncfifo_din = {etherbone_record_sender_param_fifo_fifo_in_last, etherbone_record_sender_param_fifo_fifo_in_first, etherbone_record_sender_param_fifo_fifo_in_param_be, etherbone_record_sender_param_fifo_fifo_in_param_base_addr, etherbone_record_sender_param_fifo_fifo_in_param_count, etherbone_record_sender_param_fifo_fifo_in_param_we};
assign {etherbone_record_sender_param_fifo_fifo_out_last, etherbone_record_sender_param_fifo_fifo_out_first, etherbone_record_sender_param_fifo_fifo_out_param_be, etherbone_record_sender_param_fifo_fifo_out_param_base_addr, etherbone_record_sender_param_fifo_fifo_out_param_count, etherbone_record_sender_param_fifo_fifo_out_param_we} = etherbone_record_sender_param_fifo_syncfifo_dout;
assign etherbone_record_sender_param_fifo_sink_ready = etherbone_record_sender_param_fifo_syncfifo_writable;
assign etherbone_record_sender_param_fifo_syncfifo_we = etherbone_record_sender_param_fifo_sink_valid;
assign etherbone_record_sender_param_fifo_fifo_in_first = etherbone_record_sender_param_fifo_sink_first;
assign etherbone_record_sender_param_fifo_fifo_in_last = etherbone_record_sender_param_fifo_sink_last;
assign etherbone_record_sender_param_fifo_fifo_in_param_we = etherbone_record_sender_param_fifo_sink_param_we;
assign etherbone_record_sender_param_fifo_fifo_in_param_count = etherbone_record_sender_param_fifo_sink_param_count;
assign etherbone_record_sender_param_fifo_fifo_in_param_base_addr = etherbone_record_sender_param_fifo_sink_param_base_addr;
assign etherbone_record_sender_param_fifo_fifo_in_param_be = etherbone_record_sender_param_fifo_sink_param_be;
assign etherbone_record_sender_param_fifo_source_valid = etherbone_record_sender_param_fifo_readable;
assign etherbone_record_sender_param_fifo_source_first = etherbone_record_sender_param_fifo_fifo_out_first;
assign etherbone_record_sender_param_fifo_source_last = etherbone_record_sender_param_fifo_fifo_out_last;
assign etherbone_record_sender_param_fifo_source_param_we = etherbone_record_sender_param_fifo_fifo_out_param_we;
assign etherbone_record_sender_param_fifo_source_param_count = etherbone_record_sender_param_fifo_fifo_out_param_count;
assign etherbone_record_sender_param_fifo_source_param_base_addr = etherbone_record_sender_param_fifo_fifo_out_param_base_addr;
assign etherbone_record_sender_param_fifo_source_param_be = etherbone_record_sender_param_fifo_fifo_out_param_be;
assign etherbone_record_sender_param_fifo_re = etherbone_record_sender_param_fifo_source_ready;
assign etherbone_record_sender_param_fifo_syncfifo_re = (etherbone_record_sender_param_fifo_syncfifo_readable & ((~etherbone_record_sender_param_fifo_readable) | etherbone_record_sender_param_fifo_re));
assign etherbone_record_sender_param_fifo_level1 = (etherbone_record_sender_param_fifo_level0 + etherbone_record_sender_param_fifo_readable);
always @(*) begin
    etherbone_record_sender_param_fifo_wrport_adr <= 1'd0;
    if (etherbone_record_sender_param_fifo_replace) begin
        etherbone_record_sender_param_fifo_wrport_adr <= (etherbone_record_sender_param_fifo_produce - 1'd1);
    end else begin
        etherbone_record_sender_param_fifo_wrport_adr <= etherbone_record_sender_param_fifo_produce;
    end
end
assign etherbone_record_sender_param_fifo_wrport_dat_w = etherbone_record_sender_param_fifo_syncfifo_din;
assign etherbone_record_sender_param_fifo_wrport_we = (etherbone_record_sender_param_fifo_syncfifo_we & (etherbone_record_sender_param_fifo_syncfifo_writable | etherbone_record_sender_param_fifo_replace));
assign etherbone_record_sender_param_fifo_do_read = (etherbone_record_sender_param_fifo_syncfifo_readable & etherbone_record_sender_param_fifo_syncfifo_re);
assign etherbone_record_sender_param_fifo_rdport_adr = etherbone_record_sender_param_fifo_consume;
assign etherbone_record_sender_param_fifo_syncfifo_dout = etherbone_record_sender_param_fifo_rdport_dat_r;
assign etherbone_record_sender_param_fifo_rdport_re = etherbone_record_sender_param_fifo_do_read;
assign etherbone_record_sender_param_fifo_syncfifo_writable = (etherbone_record_sender_param_fifo_level0 != 2'd2);
assign etherbone_record_sender_param_fifo_syncfifo_readable = (etherbone_record_sender_param_fifo_level0 != 1'd0);
always @(*) begin
    etherbone_record_sender_source_last <= 1'd0;
    etherbone_record_sender_source_payload_data <= 32'd0;
    etherbone_record_sender_source_payload_last_be <= 4'd0;
    etherbone_record_sender_source_source_ready <= 1'd0;
    etherbone_record_sender_source_valid <= 1'd0;
    liteethetherbonerecordsender_next_state <= 2'd0;
    liteethetherbonerecordsender_next_state <= liteethetherbonerecordsender_state;
    case (liteethetherbonerecordsender_state)
        1'd1: begin
            etherbone_record_sender_source_valid <= 1'd1;
            etherbone_record_sender_source_last <= 1'd0;
            etherbone_record_sender_source_payload_data <= etherbone_record_sender_source_source_param_base_addr;
            if (etherbone_record_sender_source_ready) begin
                liteethetherbonerecordsender_next_state <= 2'd2;
            end
        end
        2'd2: begin
            etherbone_record_sender_source_valid <= 1'd1;
            etherbone_record_sender_source_last <= etherbone_record_sender_source_source_last;
            etherbone_record_sender_source_payload_last_be <= etherbone_record_sender_source_source_payload_last_be;
            etherbone_record_sender_source_payload_data <= etherbone_record_sender_source_source_payload_data;
            if ((etherbone_record_sender_source_valid & etherbone_record_sender_source_ready)) begin
                etherbone_record_sender_source_source_ready <= 1'd1;
                if (etherbone_record_sender_source_last) begin
                    liteethetherbonerecordsender_next_state <= 1'd0;
                end
            end
        end
        default: begin
            if (etherbone_record_sender_source_source_valid) begin
                liteethetherbonerecordsender_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    etherbone_record_packetizer_header <= 32'd0;
    etherbone_record_packetizer_header[0] <= {etherbone_record_packetizer_sink_param_bca};
    etherbone_record_packetizer_header[15:8] <= {etherbone_record_packetizer_sink_param_byte_enable[7:0]};
    etherbone_record_packetizer_header[4] <= {etherbone_record_packetizer_sink_param_cyc};
    etherbone_record_packetizer_header[1] <= {etherbone_record_packetizer_sink_param_rca};
    etherbone_record_packetizer_header[31:24] <= {etherbone_record_packetizer_sink_param_rcount[7:0]};
    etherbone_record_packetizer_header[2] <= {etherbone_record_packetizer_sink_param_rff};
    etherbone_record_packetizer_header[5] <= {etherbone_record_packetizer_sink_param_wca};
    etherbone_record_packetizer_header[23:16] <= {etherbone_record_packetizer_sink_param_wcount[7:0]};
    etherbone_record_packetizer_header[6] <= {etherbone_record_packetizer_sink_param_wff};
end
assign etherbone_record_packetizer_new_last_be = {etherbone_record_packetizer_sink_payload_last_be[3], etherbone_record_packetizer_sink_payload_last_be[2], etherbone_record_packetizer_sink_payload_last_be[1], etherbone_record_packetizer_sink_payload_last_be[0]};
assign etherbone_record_packetizer_in_data_copy = (etherbone_record_packetizer_is_ongoing0 | etherbone_record_packetizer_is_ongoing1);
always @(*) begin
    etherbone_record_packetizer_source_last <= 1'd0;
    if (etherbone_record_packetizer_source_last_s) begin
        etherbone_record_packetizer_source_last <= etherbone_record_packetizer_source_last_b;
    end else begin
        etherbone_record_packetizer_source_last <= etherbone_record_packetizer_source_last_a;
    end
end
assign etherbone_record_packetizer_source_payload_error = etherbone_record_packetizer_sink_payload_error;
always @(*) begin
    etherbone_record_packetizer_count_fsm0_next_value10 <= 1'd0;
    etherbone_record_packetizer_count_fsm0_next_value_ce10 <= 1'd0;
    etherbone_record_packetizer_delayed_last_be_fsm1_next_value5 <= 4'd0;
    etherbone_record_packetizer_delayed_last_be_fsm1_next_value_ce5 <= 1'd0;
    etherbone_record_packetizer_fsm_from_idle_fsm0_next_value11 <= 1'd0;
    etherbone_record_packetizer_fsm_from_idle_fsm0_next_value_ce11 <= 1'd0;
    etherbone_record_packetizer_is_ongoing0 <= 1'd0;
    etherbone_record_packetizer_is_ongoing1 <= 1'd0;
    etherbone_record_packetizer_is_ongoing2 <= 1'd0;
    etherbone_record_packetizer_sink_ready <= 1'd0;
    etherbone_record_packetizer_source_last_a <= 1'd0;
    etherbone_record_packetizer_source_last_b <= 1'd0;
    etherbone_record_packetizer_source_last_s <= 1'd0;
    etherbone_record_packetizer_source_payload_data <= 32'd0;
    etherbone_record_packetizer_source_payload_last_be <= 4'd0;
    etherbone_record_packetizer_source_valid <= 1'd0;
    etherbone_record_packetizer_sr_load <= 1'd0;
    etherbone_record_packetizer_sr_shift <= 1'd0;
    fsm0_next_state1 <= 2'd0;
    fsm1_next_state1 <= 1'd0;
    fsm0_next_state1 <= fsm0_state1;
    case (fsm0_state1)
        1'd1: begin
            etherbone_record_packetizer_source_valid <= 1'd1;
            etherbone_record_packetizer_source_last_a <= 1'd0;
            etherbone_record_packetizer_source_payload_data <= etherbone_record_packetizer_sr[31];
            if ((etherbone_record_packetizer_source_valid & etherbone_record_packetizer_source_ready)) begin
                etherbone_record_packetizer_sr_shift <= 1'd1;
                if ((etherbone_record_packetizer_count == 1'd0)) begin
                    etherbone_record_packetizer_sr_shift <= 1'd0;
                    fsm0_next_state1 <= 2'd2;
                    etherbone_record_packetizer_count_fsm0_next_value10 <= (etherbone_record_packetizer_count + 1'd1);
                    etherbone_record_packetizer_count_fsm0_next_value_ce10 <= 1'd1;
                end else begin
                    etherbone_record_packetizer_count_fsm0_next_value10 <= (etherbone_record_packetizer_count + 1'd1);
                    etherbone_record_packetizer_count_fsm0_next_value_ce10 <= 1'd1;
                end
            end
        end
        2'd2: begin
            etherbone_record_packetizer_source_valid <= etherbone_record_packetizer_sink_valid;
            etherbone_record_packetizer_source_last_a <= etherbone_record_packetizer_sink_last;
            etherbone_record_packetizer_source_payload_data <= etherbone_record_packetizer_sink_payload_data;
            if ((etherbone_record_packetizer_source_valid & etherbone_record_packetizer_source_ready)) begin
                etherbone_record_packetizer_sink_ready <= 1'd1;
                if (etherbone_record_packetizer_source_last) begin
                    fsm0_next_state1 <= 1'd0;
                end
            end
            etherbone_record_packetizer_is_ongoing0 <= 1'd1;
        end
        2'd3: begin
            etherbone_record_packetizer_is_ongoing1 <= 1'd1;
        end
        default: begin
            etherbone_record_packetizer_sink_ready <= 1'd1;
            etherbone_record_packetizer_count_fsm0_next_value10 <= 1'd1;
            etherbone_record_packetizer_count_fsm0_next_value_ce10 <= 1'd1;
            if (etherbone_record_packetizer_sink_valid) begin
                etherbone_record_packetizer_sink_ready <= 1'd0;
                etherbone_record_packetizer_source_valid <= 1'd1;
                etherbone_record_packetizer_source_last_a <= 1'd0;
                etherbone_record_packetizer_source_payload_data <= etherbone_record_packetizer_header[31:0];
                if ((etherbone_record_packetizer_source_valid & etherbone_record_packetizer_source_ready)) begin
                    etherbone_record_packetizer_sr_load <= 1'd1;
                    etherbone_record_packetizer_fsm_from_idle_fsm0_next_value11 <= 1'd1;
                    etherbone_record_packetizer_fsm_from_idle_fsm0_next_value_ce11 <= 1'd1;
                    if (1'd1) begin
                        fsm0_next_state1 <= 2'd2;
                    end else begin
                        fsm0_next_state1 <= 1'd1;
                    end
                end
            end
            etherbone_record_packetizer_is_ongoing2 <= 1'd1;
        end
    endcase
    fsm1_next_state1 <= fsm1_state1;
    case (fsm1_state1)
        1'd1: begin
            etherbone_record_packetizer_source_last_b <= 1'd1;
            etherbone_record_packetizer_source_last_s <= 1'd1;
            etherbone_record_packetizer_source_payload_last_be <= etherbone_record_packetizer_delayed_last_be;
            etherbone_record_packetizer_sink_ready <= 1'd0;
            if (etherbone_record_packetizer_source_ready) begin
                fsm1_next_state1 <= 1'd0;
            end
        end
        default: begin
            if (((etherbone_record_packetizer_in_data_copy & etherbone_record_packetizer_sink_last) & (etherbone_record_packetizer_sink_payload_last_be > etherbone_record_packetizer_new_last_be))) begin
                etherbone_record_packetizer_source_last_b <= 1'd0;
                etherbone_record_packetizer_source_last_s <= 1'd1;
                etherbone_record_packetizer_source_payload_last_be <= 1'd0;
                if ((etherbone_record_packetizer_source_ready & etherbone_record_packetizer_source_valid)) begin
                    etherbone_record_packetizer_delayed_last_be_fsm1_next_value5 <= etherbone_record_packetizer_new_last_be;
                    etherbone_record_packetizer_delayed_last_be_fsm1_next_value_ce5 <= 1'd1;
                    fsm1_next_state1 <= 1'd1;
                end
            end else begin
                if (etherbone_record_packetizer_in_data_copy) begin
                    etherbone_record_packetizer_source_last_b <= etherbone_record_packetizer_sink_last;
                    etherbone_record_packetizer_source_last_s <= 1'd1;
                    etherbone_record_packetizer_source_payload_last_be <= etherbone_record_packetizer_new_last_be;
                end
            end
            if (etherbone_record_packetizer_in_data_copy) begin
                etherbone_record_packetizer_sink_ready <= etherbone_record_packetizer_source_ready;
            end else begin
                if (etherbone_record_packetizer_is_ongoing2) begin
                    etherbone_record_packetizer_sink_ready <= (~etherbone_record_packetizer_sink_valid);
                end
            end
        end
    endcase
end
always @(*) begin
    etherbone_dispatcher_sel1 <= 1'd0;
    if (etherbone_dispatcher_first) begin
        etherbone_dispatcher_sel1 <= etherbone_dispatcher_sel0;
    end else begin
        etherbone_dispatcher_sel1 <= etherbone_dispatcher_sel_ongoing;
    end
end
always @(*) begin
    etherbone_probe_sink_first <= 1'd0;
    etherbone_probe_sink_last <= 1'd0;
    etherbone_probe_sink_param_addr_size <= 4'd0;
    etherbone_probe_sink_param_dst_port <= 16'd0;
    etherbone_probe_sink_param_ip_address <= 32'd0;
    etherbone_probe_sink_param_length <= 16'd0;
    etherbone_probe_sink_param_nr <= 1'd0;
    etherbone_probe_sink_param_pf <= 1'd0;
    etherbone_probe_sink_param_port_size <= 4'd0;
    etherbone_probe_sink_param_pr <= 1'd0;
    etherbone_probe_sink_param_src_port <= 16'd0;
    etherbone_probe_sink_payload_data <= 32'd0;
    etherbone_probe_sink_payload_error <= 4'd0;
    etherbone_probe_sink_payload_last_be <= 4'd0;
    etherbone_probe_sink_valid <= 1'd0;
    etherbone_record_sink_sink_first <= 1'd0;
    etherbone_record_sink_sink_last <= 1'd0;
    etherbone_record_sink_sink_param_addr_size <= 4'd0;
    etherbone_record_sink_sink_param_dst_port <= 16'd0;
    etherbone_record_sink_sink_param_ip_address <= 32'd0;
    etherbone_record_sink_sink_param_length <= 16'd0;
    etherbone_record_sink_sink_param_nr <= 1'd0;
    etherbone_record_sink_sink_param_pf <= 1'd0;
    etherbone_record_sink_sink_param_port_size <= 4'd0;
    etherbone_record_sink_sink_param_pr <= 1'd0;
    etherbone_record_sink_sink_param_src_port <= 16'd0;
    etherbone_record_sink_sink_payload_data <= 32'd0;
    etherbone_record_sink_sink_payload_error <= 4'd0;
    etherbone_record_sink_sink_payload_last_be <= 4'd0;
    etherbone_record_sink_sink_valid <= 1'd0;
    etherbone_rx_source_source_ready <= 1'd0;
    case (etherbone_dispatcher_sel1)
        1'd0: begin
            etherbone_probe_sink_valid <= etherbone_rx_source_source_valid;
            etherbone_rx_source_source_ready <= etherbone_probe_sink_ready;
            etherbone_probe_sink_first <= etherbone_rx_source_source_first;
            etherbone_probe_sink_last <= etherbone_rx_source_source_last;
            etherbone_probe_sink_payload_data <= etherbone_rx_source_source_payload_data;
            etherbone_probe_sink_payload_last_be <= etherbone_rx_source_source_payload_last_be;
            etherbone_probe_sink_payload_error <= etherbone_rx_source_source_payload_error;
            etherbone_probe_sink_param_addr_size <= etherbone_rx_source_source_param_addr_size;
            etherbone_probe_sink_param_nr <= etherbone_rx_source_source_param_nr;
            etherbone_probe_sink_param_pf <= etherbone_rx_source_source_param_pf;
            etherbone_probe_sink_param_port_size <= etherbone_rx_source_source_param_port_size;
            etherbone_probe_sink_param_pr <= etherbone_rx_source_source_param_pr;
            etherbone_probe_sink_param_src_port <= etherbone_rx_source_source_param_src_port;
            etherbone_probe_sink_param_dst_port <= etherbone_rx_source_source_param_dst_port;
            etherbone_probe_sink_param_ip_address <= etherbone_rx_source_source_param_ip_address;
            etherbone_probe_sink_param_length <= etherbone_rx_source_source_param_length;
        end
        1'd1: begin
            etherbone_record_sink_sink_valid <= etherbone_rx_source_source_valid;
            etherbone_rx_source_source_ready <= etherbone_record_sink_sink_ready;
            etherbone_record_sink_sink_first <= etherbone_rx_source_source_first;
            etherbone_record_sink_sink_last <= etherbone_rx_source_source_last;
            etherbone_record_sink_sink_payload_data <= etherbone_rx_source_source_payload_data;
            etherbone_record_sink_sink_payload_last_be <= etherbone_rx_source_source_payload_last_be;
            etherbone_record_sink_sink_payload_error <= etherbone_rx_source_source_payload_error;
            etherbone_record_sink_sink_param_addr_size <= etherbone_rx_source_source_param_addr_size;
            etherbone_record_sink_sink_param_nr <= etherbone_rx_source_source_param_nr;
            etherbone_record_sink_sink_param_pf <= etherbone_rx_source_source_param_pf;
            etherbone_record_sink_sink_param_port_size <= etherbone_rx_source_source_param_port_size;
            etherbone_record_sink_sink_param_pr <= etherbone_rx_source_source_param_pr;
            etherbone_record_sink_sink_param_src_port <= etherbone_rx_source_source_param_src_port;
            etherbone_record_sink_sink_param_dst_port <= etherbone_rx_source_source_param_dst_port;
            etherbone_record_sink_sink_param_ip_address <= etherbone_rx_source_source_param_ip_address;
            etherbone_record_sink_sink_param_length <= etherbone_rx_source_source_param_length;
        end
        default: begin
            etherbone_rx_source_source_ready <= 1'd1;
        end
    endcase
end
assign etherbone_dispatcher_last = ((etherbone_rx_source_source_valid & etherbone_rx_source_source_last) & etherbone_rx_source_source_ready);
assign etherbone_dispatcher_ongoing0 = ((etherbone_rx_source_source_valid | etherbone_dispatcher_ongoing1) & (~etherbone_dispatcher_last));
always @(*) begin
    etherbone_request <= 2'd0;
    etherbone_request[0] <= etherbone_status0_ongoing0;
    etherbone_request[1] <= etherbone_status1_ongoing0;
end
always @(*) begin
    etherbone_probe_source_ready <= 1'd0;
    etherbone_record_source_source_ready <= 1'd0;
    etherbone_tx_sink_sink_first <= 1'd0;
    etherbone_tx_sink_sink_last <= 1'd0;
    etherbone_tx_sink_sink_param_addr_size <= 4'd0;
    etherbone_tx_sink_sink_param_dst_port <= 16'd0;
    etherbone_tx_sink_sink_param_ip_address <= 32'd0;
    etherbone_tx_sink_sink_param_length <= 16'd0;
    etherbone_tx_sink_sink_param_nr <= 1'd0;
    etherbone_tx_sink_sink_param_pf <= 1'd0;
    etherbone_tx_sink_sink_param_port_size <= 4'd0;
    etherbone_tx_sink_sink_param_pr <= 1'd0;
    etherbone_tx_sink_sink_param_src_port <= 16'd0;
    etherbone_tx_sink_sink_payload_data <= 32'd0;
    etherbone_tx_sink_sink_payload_error <= 4'd0;
    etherbone_tx_sink_sink_payload_last_be <= 4'd0;
    etherbone_tx_sink_sink_valid <= 1'd0;
    case (etherbone_grant)
        1'd0: begin
            etherbone_tx_sink_sink_valid <= etherbone_probe_source_valid;
            etherbone_probe_source_ready <= etherbone_tx_sink_sink_ready;
            etherbone_tx_sink_sink_first <= etherbone_probe_source_first;
            etherbone_tx_sink_sink_last <= etherbone_probe_source_last;
            etherbone_tx_sink_sink_payload_data <= etherbone_probe_source_payload_data;
            etherbone_tx_sink_sink_payload_last_be <= etherbone_probe_source_payload_last_be;
            etherbone_tx_sink_sink_payload_error <= etherbone_probe_source_payload_error;
            etherbone_tx_sink_sink_param_addr_size <= etherbone_probe_source_param_addr_size;
            etherbone_tx_sink_sink_param_nr <= etherbone_probe_source_param_nr;
            etherbone_tx_sink_sink_param_pf <= etherbone_probe_source_param_pf;
            etherbone_tx_sink_sink_param_port_size <= etherbone_probe_source_param_port_size;
            etherbone_tx_sink_sink_param_pr <= etherbone_probe_source_param_pr;
            etherbone_tx_sink_sink_param_src_port <= etherbone_probe_source_param_src_port;
            etherbone_tx_sink_sink_param_dst_port <= etherbone_probe_source_param_dst_port;
            etherbone_tx_sink_sink_param_ip_address <= etherbone_probe_source_param_ip_address;
            etherbone_tx_sink_sink_param_length <= etherbone_probe_source_param_length;
        end
        1'd1: begin
            etherbone_tx_sink_sink_valid <= etherbone_record_source_source_valid;
            etherbone_record_source_source_ready <= etherbone_tx_sink_sink_ready;
            etherbone_tx_sink_sink_first <= etherbone_record_source_source_first;
            etherbone_tx_sink_sink_last <= etherbone_record_source_source_last;
            etherbone_tx_sink_sink_payload_data <= etherbone_record_source_source_payload_data;
            etherbone_tx_sink_sink_payload_last_be <= etherbone_record_source_source_payload_last_be;
            etherbone_tx_sink_sink_payload_error <= etherbone_record_source_source_payload_error;
            etherbone_tx_sink_sink_param_addr_size <= etherbone_record_source_source_param_addr_size;
            etherbone_tx_sink_sink_param_nr <= etherbone_record_source_source_param_nr;
            etherbone_tx_sink_sink_param_pf <= etherbone_record_source_source_param_pf;
            etherbone_tx_sink_sink_param_port_size <= etherbone_record_source_source_param_port_size;
            etherbone_tx_sink_sink_param_pr <= etherbone_record_source_source_param_pr;
            etherbone_tx_sink_sink_param_src_port <= etherbone_record_source_source_param_src_port;
            etherbone_tx_sink_sink_param_dst_port <= etherbone_record_source_source_param_dst_port;
            etherbone_tx_sink_sink_param_ip_address <= etherbone_record_source_source_param_ip_address;
            etherbone_tx_sink_sink_param_length <= etherbone_record_source_source_param_length;
        end
    endcase
end
assign etherbone_status0_last = ((etherbone_probe_source_valid & etherbone_probe_source_last) & etherbone_probe_source_ready);
assign etherbone_status0_ongoing0 = ((etherbone_probe_source_valid | etherbone_status0_ongoing1) & (~etherbone_status0_last));
assign etherbone_status1_last = ((etherbone_record_source_source_valid & etherbone_record_source_source_last) & etherbone_record_source_source_ready);
assign etherbone_status1_ongoing0 = ((etherbone_record_source_source_valid | etherbone_status1_ongoing1) & (~etherbone_status1_last));
always @(*) begin
    etherbone_liteethetherbonewishbonemaster_bus_adr <= 30'd0;
    etherbone_liteethetherbonewishbonemaster_bus_cyc <= 1'd0;
    etherbone_liteethetherbonewishbonemaster_bus_dat_w <= 32'd0;
    etherbone_liteethetherbonewishbonemaster_bus_sel <= 4'd0;
    etherbone_liteethetherbonewishbonemaster_bus_stb <= 1'd0;
    etherbone_liteethetherbonewishbonemaster_bus_we <= 1'd0;
    etherbone_liteethetherbonewishbonemaster_data_update <= 1'd0;
    etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd0;
    etherbone_liteethetherbonewishbonemaster_source_last <= 1'd0;
    etherbone_liteethetherbonewishbonemaster_source_payload_last_be <= 4'd0;
    etherbone_liteethetherbonewishbonemaster_source_valid <= 1'd0;
    liteethetherbonewishbonemaster_next_state <= 2'd0;
    liteethetherbonewishbonemaster_next_state <= liteethetherbonewishbonemaster_state;
    case (liteethetherbonewishbonemaster_state)
        1'd1: begin
            etherbone_liteethetherbonewishbonemaster_bus_adr <= etherbone_liteethetherbonewishbonemaster_sink_payload_addr;
            etherbone_liteethetherbonewishbonemaster_bus_dat_w <= etherbone_liteethetherbonewishbonemaster_sink_payload_data;
            etherbone_liteethetherbonewishbonemaster_bus_sel <= etherbone_liteethetherbonewishbonemaster_sink_param_be;
            etherbone_liteethetherbonewishbonemaster_bus_stb <= etherbone_liteethetherbonewishbonemaster_sink_valid;
            etherbone_liteethetherbonewishbonemaster_bus_we <= 1'd1;
            etherbone_liteethetherbonewishbonemaster_bus_cyc <= 1'd1;
            if ((etherbone_liteethetherbonewishbonemaster_bus_stb & etherbone_liteethetherbonewishbonemaster_bus_ack)) begin
                etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd1;
                if (etherbone_liteethetherbonewishbonemaster_sink_last) begin
                    liteethetherbonewishbonemaster_next_state <= 1'd0;
                end
            end
        end
        2'd2: begin
            etherbone_liteethetherbonewishbonemaster_bus_adr <= etherbone_liteethetherbonewishbonemaster_sink_payload_addr;
            etherbone_liteethetherbonewishbonemaster_bus_sel <= etherbone_liteethetherbonewishbonemaster_sink_param_be;
            etherbone_liteethetherbonewishbonemaster_bus_stb <= etherbone_liteethetherbonewishbonemaster_sink_valid;
            etherbone_liteethetherbonewishbonemaster_bus_cyc <= 1'd1;
            if ((etherbone_liteethetherbonewishbonemaster_bus_stb & etherbone_liteethetherbonewishbonemaster_bus_ack)) begin
                etherbone_liteethetherbonewishbonemaster_data_update <= 1'd1;
                liteethetherbonewishbonemaster_next_state <= 2'd3;
            end
        end
        2'd3: begin
            etherbone_liteethetherbonewishbonemaster_source_valid <= etherbone_liteethetherbonewishbonemaster_sink_valid;
            etherbone_liteethetherbonewishbonemaster_sink_ready <= etherbone_liteethetherbonewishbonemaster_source_ready;
            etherbone_liteethetherbonewishbonemaster_source_last <= etherbone_liteethetherbonewishbonemaster_sink_last;
            etherbone_liteethetherbonewishbonemaster_source_payload_last_be <= etherbone_liteethetherbonewishbonemaster_sink_payload_last_be;
            if ((etherbone_liteethetherbonewishbonemaster_source_valid & etherbone_liteethetherbonewishbonemaster_source_ready)) begin
                if (etherbone_liteethetherbonewishbonemaster_source_last) begin
                    liteethetherbonewishbonemaster_next_state <= 1'd0;
                end else begin
                    liteethetherbonewishbonemaster_next_state <= 2'd2;
                end
            end
        end
        default: begin
            etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd1;
            if (etherbone_liteethetherbonewishbonemaster_sink_valid) begin
                etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd0;
                if (etherbone_liteethetherbonewishbonemaster_sink_param_we) begin
                    liteethetherbonewishbonemaster_next_state <= 1'd1;
                end else begin
                    liteethetherbonewishbonemaster_next_state <= 2'd2;
                end
            end
        end
    endcase
end
assign watchdogfunctionenableconfig_watchdog_has_estop = 1'd0;
assign watchdogfunctionenableconfig_watchdog_has_bitten = MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0];
assign watchdogfunctionenableconfig_watchdog_is_enabled = MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[31];
assign watchdogfunctionenableconfig_watchdog_ok_in = MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[29];
assign watchdogfunctionheartbeatconfig_watchdog_has_estop = 1'd0;
assign watchdogfunctionheartbeatconfig_watchdog_has_bitten = MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0];
assign watchdogfunctionheartbeatconfig_watchdog_is_enabled = MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[31];
assign watchdogfunctionheartbeatconfig_watchdog_ok_in = MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[29];
assign watchdog_function_3434be61_7188_4528_82e6_e8d7dc04b58b0 = ((((watchdogfunctionenableconfig_watchdog_is_enabled & watchdogfunctionenableconfig_watchdog_ok_in) & (~watchdogfunctionenableconfig_watchdog_has_bitten)) & (~watchdogfunctionenableconfig_watchdog_has_estop)) ^ 1'd0);
assign {gpio_out43, gpio_out42, gpio_out41, gpio_out40, gpio_out39, gpio_out38, gpio_out37, gpio_out36, gpio_out35, gpio_out34, gpio_out33, gpio_out32, gpio_out31, gpio_out30, gpio_out29, gpio_out28, gpio_out27, gpio_out26, gpio_out25, gpio_out24, gpio_out23, gpio_out22, gpio_out21, gpio_out20, gpio_out19, gpio_out18, gpio_out17, gpio_out16, gpio_out15, gpio_out14, gpio_out13, gpio_out12, gpio_out11, gpio_out10, gpio_out9, gpio_out8, gpio_out7, gpio_out6, gpio_out5, gpio_out4, gpio_out3, gpio_out2, gpio_out1, gpio_out0} = MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_storage;
assign stepgen0_step = stepgenmodule0_step;
assign stepgen0_dir = stepgenmodule0_dir;
assign stepgen1_step = stepgenmodule1_step;
assign stepgen1_dir = stepgenmodule1_dir;
assign stepgen2_step = stepgenmodule2_step;
assign stepgen2_dir = stepgenmodule2_dir;
assign stepgen3_step = stepgenmodule3_step;
assign stepgen3_dir = stepgenmodule3_dir;
assign stepgen4_step = stepgenmodule4_step;
assign stepgen4_dir = stepgenmodule4_dir;
assign encodermoduleconfig_pin_A0 = encoder0_Encoder_A;
assign encodermoduleconfig_pin_B0 = encoder0_Encoder_B;
assign encodermoduleconfig_pin_Z0 = 1'd0;
assign encodermoduleconfig_count_ena0 = (((encodermoduleconfig_pin_A_delayed0[1] ^ encodermoduleconfig_pin_A_delayed0[2]) ^ encodermoduleconfig_pin_B_delayed0[1]) ^ encodermoduleconfig_pin_B_delayed0[2]);
assign encodermoduleconfig_count_dir0 = (encodermoduleconfig_pin_A_delayed0[1] ^ encodermoduleconfig_pin_B_delayed0[2]);
assign encodermoduleconfig_pin_A1 = encoder1_Encoder_A;
assign encodermoduleconfig_pin_B1 = encoder1_Encoder_B;
assign encodermoduleconfig_pin_Z1 = 1'd0;
assign encodermoduleconfig_count_ena1 = (((encodermoduleconfig_pin_A_delayed1[1] ^ encodermoduleconfig_pin_A_delayed1[2]) ^ encodermoduleconfig_pin_B_delayed1[1]) ^ encodermoduleconfig_pin_B_delayed1[2]);
assign encodermoduleconfig_count_dir1 = (encodermoduleconfig_pin_A_delayed1[1] ^ encodermoduleconfig_pin_B_delayed1[2]);
assign encodermoduleconfig_pin_A2 = encoder2_Encoder_A;
assign encodermoduleconfig_pin_B2 = encoder2_Encoder_B;
assign encodermoduleconfig_pin_Z2 = 1'd0;
assign encodermoduleconfig_count_ena2 = (((encodermoduleconfig_pin_A_delayed2[1] ^ encodermoduleconfig_pin_A_delayed2[2]) ^ encodermoduleconfig_pin_B_delayed2[1]) ^ encodermoduleconfig_pin_B_delayed2[2]);
assign encodermoduleconfig_count_dir2 = (encodermoduleconfig_pin_A_delayed2[1] ^ encodermoduleconfig_pin_B_delayed2[2]);
assign encodermoduleconfig_pin_A3 = encoder3_Encoder_A;
assign encodermoduleconfig_pin_B3 = encoder3_Encoder_B;
assign encodermoduleconfig_pin_Z3 = 1'd0;
assign encodermoduleconfig_count_ena3 = (((encodermoduleconfig_pin_A_delayed3[1] ^ encodermoduleconfig_pin_A_delayed3[2]) ^ encodermoduleconfig_pin_B_delayed3[1]) ^ encodermoduleconfig_pin_B_delayed3[2]);
assign encodermoduleconfig_count_dir3 = (encodermoduleconfig_pin_A_delayed3[1] ^ encodermoduleconfig_pin_B_delayed3[2]);
assign encodermoduleconfig_pin_A4 = encoder4_Encoder_A;
assign encodermoduleconfig_pin_B4 = encoder4_Encoder_B;
assign encodermoduleconfig_pin_Z4 = 1'd0;
assign encodermoduleconfig_count_ena4 = (((encodermoduleconfig_pin_A_delayed4[1] ^ encodermoduleconfig_pin_A_delayed4[2]) ^ encodermoduleconfig_pin_B_delayed4[1]) ^ encodermoduleconfig_pin_B_delayed4[2]);
assign encodermoduleconfig_count_dir4 = (encodermoduleconfig_pin_A_delayed4[1] ^ encodermoduleconfig_pin_B_delayed4[2]);
always @(*) begin
    interface0_ack <= 1'd0;
    interface0_dat_r <= 32'd0;
    interface1_adr <= 14'd0;
    interface1_dat_w <= 32'd0;
    interface1_re <= 1'd0;
    interface1_we <= 1'd0;
    next_state <= 1'd0;
    next_state <= state;
    case (state)
        1'd1: begin
            interface0_ack <= 1'd1;
            interface0_dat_r <= interface1_dat_r;
            next_state <= 1'd0;
        end
        default: begin
            interface1_dat_w <= interface0_dat_w;
            if ((interface0_cyc & interface0_stb)) begin
                interface1_adr <= interface0_adr[29:0];
                interface1_re <= ((~interface0_we) & (interface0_sel != 1'd0));
                interface1_we <= (interface0_we & (interface0_sel != 1'd0));
                next_state <= 1'd1;
            end
        end
    endcase
end
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank0_magic_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_magic_re <= 1'd0;
    csr_bankarray_csrbank0_magic_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank0_magic_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_magic_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_version_r = csr_bankarray_interface0_bank_bus_dat_w[23:0];
always @(*) begin
    csr_bankarray_csrbank0_version_re <= 1'd0;
    csr_bankarray_csrbank0_version_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank0_version_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_version_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_clock_frequency_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_clock_frequency_re <= 1'd0;
    csr_bankarray_csrbank0_clock_frequency_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank0_clock_frequency_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_clock_frequency_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_module_config_r = csr_bankarray_interface0_bank_bus_dat_w[23:0];
always @(*) begin
    csr_bankarray_csrbank0_module_config_re <= 1'd0;
    csr_bankarray_csrbank0_module_config_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank0_module_config_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_module_config_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_name1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_name1_re <= 1'd0;
    csr_bankarray_csrbank0_name1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank0_name1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_name1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_name2_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_name2_re <= 1'd0;
    csr_bankarray_csrbank0_name2_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank0_name2_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_name2_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_name3_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_name3_re <= 1'd0;
    csr_bankarray_csrbank0_name3_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank0_name3_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_name3_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_name4_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_name4_re <= 1'd0;
    csr_bankarray_csrbank0_name4_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank0_name4_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_name4_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_watchdog_config_data_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_watchdog_config_data_re <= 1'd0;
    csr_bankarray_csrbank0_watchdog_config_data_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank0_watchdog_config_data_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_watchdog_config_data_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_module_0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_module_0_re <= 1'd0;
    csr_bankarray_csrbank0_module_0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank0_module_0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_module_0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_gpio_config_data2_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_gpio_config_data2_re <= 1'd0;
    csr_bankarray_csrbank0_gpio_config_data2_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank0_gpio_config_data2_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_gpio_config_data2_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_gpio_config_data1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_gpio_config_data1_re <= 1'd0;
    csr_bankarray_csrbank0_gpio_config_data1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank0_gpio_config_data1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_gpio_config_data1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_gpio_config_data0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_gpio_config_data0_re <= 1'd0;
    csr_bankarray_csrbank0_gpio_config_data0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank0_gpio_config_data0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_gpio_config_data0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_module_1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_module_1_re <= 1'd0;
    csr_bankarray_csrbank0_module_1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank0_module_1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_module_1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_config_data1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_config_data1_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_config_data1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank0_stepgen_config_data1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_config_data1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_config_data0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_config_data0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_config_data0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank0_stepgen_config_data0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_config_data0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_module_2_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_module_2_re <= 1'd0;
    csr_bankarray_csrbank0_module_2_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd16))) begin
        csr_bankarray_csrbank0_module_2_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_module_2_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_config_data_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_config_data_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_config_data_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd17))) begin
        csr_bankarray_csrbank0_encoder_config_data_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_config_data_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_reset0_r = csr_bankarray_interface0_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank0_reset0_re <= 1'd0;
    csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd18))) begin
        csr_bankarray_csrbank0_reset0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_reset0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_0_stepdata0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_0_stepdata0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_0_stepdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd19))) begin
        csr_bankarray_csrbank0_stepgen_0_stepdata0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_0_stepdata0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_1_stepdata0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_1_stepdata0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_1_stepdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd20))) begin
        csr_bankarray_csrbank0_stepgen_1_stepdata0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_1_stepdata0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_2_stepdata0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_2_stepdata0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_2_stepdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd21))) begin
        csr_bankarray_csrbank0_stepgen_2_stepdata0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_2_stepdata0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_3_stepdata0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_3_stepdata0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_3_stepdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd22))) begin
        csr_bankarray_csrbank0_stepgen_3_stepdata0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_3_stepdata0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_4_stepdata0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_4_stepdata0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_4_stepdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd23))) begin
        csr_bankarray_csrbank0_stepgen_4_stepdata0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_4_stepdata0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_watchdog_data0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_watchdog_data0_re <= 1'd0;
    csr_bankarray_csrbank0_watchdog_data0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd24))) begin
        csr_bankarray_csrbank0_watchdog_data0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_watchdog_data0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_gpio_out1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_gpio_out1_re <= 1'd0;
    csr_bankarray_csrbank0_gpio_out1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd25))) begin
        csr_bankarray_csrbank0_gpio_out1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_gpio_out1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_gpio_out0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_gpio_out0_re <= 1'd0;
    csr_bankarray_csrbank0_gpio_out0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd26))) begin
        csr_bankarray_csrbank0_gpio_out0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_gpio_out0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_apply_time1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_apply_time1_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_apply_time1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd27))) begin
        csr_bankarray_csrbank0_stepgen_apply_time1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_apply_time1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_apply_time0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_apply_time0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_apply_time0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd28))) begin
        csr_bankarray_csrbank0_stepgen_apply_time0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_apply_time0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd29))) begin
        csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_0_max_acceleration0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_0_max_acceleration0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_0_max_acceleration0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd30))) begin
        csr_bankarray_csrbank0_stepgen_0_max_acceleration0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_0_max_acceleration0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd31))) begin
        csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_1_max_acceleration0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_1_max_acceleration0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_1_max_acceleration0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd32))) begin
        csr_bankarray_csrbank0_stepgen_1_max_acceleration0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_1_max_acceleration0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd33))) begin
        csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_2_max_acceleration0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_2_max_acceleration0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_2_max_acceleration0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd34))) begin
        csr_bankarray_csrbank0_stepgen_2_max_acceleration0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_2_max_acceleration0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd35))) begin
        csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_3_max_acceleration0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_3_max_acceleration0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_3_max_acceleration0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd36))) begin
        csr_bankarray_csrbank0_stepgen_3_max_acceleration0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_3_max_acceleration0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd37))) begin
        csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_4_max_acceleration0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_4_max_acceleration0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_4_max_acceleration0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd38))) begin
        csr_bankarray_csrbank0_stepgen_4_max_acceleration0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_4_max_acceleration0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_index_enable0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_index_enable0_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_index_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd39))) begin
        csr_bankarray_csrbank0_encoder_index_enable0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_index_enable0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_reset_index_pulse0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_reset_index_pulse0_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_reset_index_pulse0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd40))) begin
        csr_bankarray_csrbank0_encoder_reset_index_pulse0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_reset_index_pulse0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_watchdog_status_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_watchdog_status_re <= 1'd0;
    csr_bankarray_csrbank0_watchdog_status_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd41))) begin
        csr_bankarray_csrbank0_watchdog_status_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_watchdog_status_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_wall_clock1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_wall_clock1_re <= 1'd0;
    csr_bankarray_csrbank0_wall_clock1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd42))) begin
        csr_bankarray_csrbank0_wall_clock1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_wall_clock1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_wall_clock0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_wall_clock0_re <= 1'd0;
    csr_bankarray_csrbank0_wall_clock0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd43))) begin
        csr_bankarray_csrbank0_wall_clock0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_wall_clock0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_gpio_in_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_gpio_in_re <= 1'd0;
    csr_bankarray_csrbank0_gpio_in_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd44))) begin
        csr_bankarray_csrbank0_gpio_in_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_gpio_in_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_0_position1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_0_position1_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_0_position1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd45))) begin
        csr_bankarray_csrbank0_stepgen_0_position1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_0_position1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_0_position0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_0_position0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_0_position0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd46))) begin
        csr_bankarray_csrbank0_stepgen_0_position0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_0_position0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_0_speed_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_0_speed_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_0_speed_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd47))) begin
        csr_bankarray_csrbank0_stepgen_0_speed_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_0_speed_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_1_position1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_1_position1_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_1_position1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd48))) begin
        csr_bankarray_csrbank0_stepgen_1_position1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_1_position1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_1_position0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_1_position0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_1_position0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd49))) begin
        csr_bankarray_csrbank0_stepgen_1_position0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_1_position0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_1_speed_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_1_speed_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_1_speed_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd50))) begin
        csr_bankarray_csrbank0_stepgen_1_speed_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_1_speed_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_2_position1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_2_position1_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_2_position1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd51))) begin
        csr_bankarray_csrbank0_stepgen_2_position1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_2_position1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_2_position0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_2_position0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_2_position0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd52))) begin
        csr_bankarray_csrbank0_stepgen_2_position0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_2_position0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_2_speed_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_2_speed_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_2_speed_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd53))) begin
        csr_bankarray_csrbank0_stepgen_2_speed_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_2_speed_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_3_position1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_3_position1_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_3_position1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd54))) begin
        csr_bankarray_csrbank0_stepgen_3_position1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_3_position1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_3_position0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_3_position0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_3_position0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd55))) begin
        csr_bankarray_csrbank0_stepgen_3_position0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_3_position0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_3_speed_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_3_speed_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_3_speed_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd56))) begin
        csr_bankarray_csrbank0_stepgen_3_speed_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_3_speed_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_4_position1_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_4_position1_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_4_position1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd57))) begin
        csr_bankarray_csrbank0_stepgen_4_position1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_4_position1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_4_position0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_4_position0_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_4_position0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd58))) begin
        csr_bankarray_csrbank0_stepgen_4_position0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_4_position0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stepgen_4_speed_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_stepgen_4_speed_re <= 1'd0;
    csr_bankarray_csrbank0_stepgen_4_speed_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd59))) begin
        csr_bankarray_csrbank0_stepgen_4_speed_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stepgen_4_speed_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_index_pulse_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_index_pulse_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_index_pulse_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd60))) begin
        csr_bankarray_csrbank0_encoder_index_pulse_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_index_pulse_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_0_counter_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_0_counter_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_0_counter_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd61))) begin
        csr_bankarray_csrbank0_encoder_0_counter_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_0_counter_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_1_counter_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_1_counter_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_1_counter_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd62))) begin
        csr_bankarray_csrbank0_encoder_1_counter_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_1_counter_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_2_counter_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_2_counter_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_2_counter_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd63))) begin
        csr_bankarray_csrbank0_encoder_2_counter_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_2_counter_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_3_counter_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_3_counter_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_3_counter_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 7'd64))) begin
        csr_bankarray_csrbank0_encoder_3_counter_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_3_counter_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_encoder_4_counter_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank0_encoder_4_counter_re <= 1'd0;
    csr_bankarray_csrbank0_encoder_4_counter_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 7'd65))) begin
        csr_bankarray_csrbank0_encoder_4_counter_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_encoder_4_counter_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_magic_w = MMIO_inst_magic_status[31:0];
assign MMIO_inst_magic_we = csr_bankarray_csrbank0_magic_we;
always @(*) begin
    MMIO_inst_version_status <= 24'd66308;
    MMIO_inst_version_status[7:0] <= MMIO_inst_patch;
    MMIO_inst_version_status[15:8] <= MMIO_inst_minor;
    MMIO_inst_version_status[23:16] <= MMIO_inst_major;
end
assign csr_bankarray_csrbank0_version_w = MMIO_inst_version_status[23:0];
assign MMIO_inst_version_we = csr_bankarray_csrbank0_version_we;
assign csr_bankarray_csrbank0_clock_frequency_w = MMIO_inst_clock_frequency_status[31:0];
assign MMIO_inst_clock_frequency_we = csr_bankarray_csrbank0_clock_frequency_we;
always @(*) begin
    MMIO_inst_module_config_status <= 24'd196644;
    MMIO_inst_module_config_status[15:0] <= MMIO_inst_module_data_size;
    MMIO_inst_module_config_status[23:16] <= MMIO_inst_num_modules;
end
assign csr_bankarray_csrbank0_module_config_w = MMIO_inst_module_config_status[23:0];
assign MMIO_inst_module_config_we = csr_bankarray_csrbank0_module_config_we;
assign csr_bankarray_csrbank0_name1_w = MMIO_inst_name1_status[31:0];
assign MMIO_inst_name1_we = csr_bankarray_csrbank0_name1_we;
assign csr_bankarray_csrbank0_name2_w = MMIO_inst_name2_status[31:0];
assign MMIO_inst_name2_we = csr_bankarray_csrbank0_name2_we;
assign csr_bankarray_csrbank0_name3_w = MMIO_inst_name3_status[31:0];
assign MMIO_inst_name3_we = csr_bankarray_csrbank0_name3_we;
assign csr_bankarray_csrbank0_name4_w = MMIO_inst_name4_status[31:0];
assign MMIO_inst_name4_we = csr_bankarray_csrbank0_name4_we;
assign csr_bankarray_csrbank0_watchdog_config_data_w = MMIO_inst_watchdogmoduleconfig_watchdog_config_data_status[31:0];
assign MMIO_inst_watchdogmoduleconfig_watchdog_config_data_we = csr_bankarray_csrbank0_watchdog_config_data_we;
assign csr_bankarray_csrbank0_module_0_w = MMIO_inst_csrstatus0_status[31:0];
assign MMIO_inst_csrstatus0_we = csr_bankarray_csrbank0_module_0_we;
assign csr_bankarray_csrbank0_gpio_config_data2_w = MMIO_inst_gpio_moduleconfig_gpio_config_data_status[95:64];
assign csr_bankarray_csrbank0_gpio_config_data1_w = MMIO_inst_gpio_moduleconfig_gpio_config_data_status[63:32];
assign csr_bankarray_csrbank0_gpio_config_data0_w = MMIO_inst_gpio_moduleconfig_gpio_config_data_status[31:0];
assign MMIO_inst_gpio_moduleconfig_gpio_config_data_we = csr_bankarray_csrbank0_gpio_config_data0_we;
assign csr_bankarray_csrbank0_module_1_w = MMIO_inst_csrstatus1_status[31:0];
assign MMIO_inst_csrstatus1_we = csr_bankarray_csrbank0_module_1_we;
assign csr_bankarray_csrbank0_stepgen_config_data1_w = MMIO_inst_stepgenmoduleconfig_stepgen_config_data_status[63:32];
assign csr_bankarray_csrbank0_stepgen_config_data0_w = MMIO_inst_stepgenmoduleconfig_stepgen_config_data_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_stepgen_config_data_we = csr_bankarray_csrbank0_stepgen_config_data0_we;
assign csr_bankarray_csrbank0_module_2_w = MMIO_inst_csrstatus2_status[31:0];
assign MMIO_inst_csrstatus2_we = csr_bankarray_csrbank0_module_2_we;
assign csr_bankarray_csrbank0_encoder_config_data_w = MMIO_inst_encodermoduleconfig_encoder_config_data_status[31:0];
assign MMIO_inst_encodermoduleconfig_encoder_config_data_we = csr_bankarray_csrbank0_encoder_config_data_we;
assign csr_bankarray_csrbank0_reset0_w = MMIO_inst_reset_storage;
assign MMIO_inst_stepgenmoduleconfig_steplen0 = MMIO_inst_stepgenmoduleconfig_csrstorage0_storage[9:0];
assign MMIO_inst_stepgenmoduleconfig_dir_hold_time0 = MMIO_inst_stepgenmoduleconfig_csrstorage0_storage[19:10];
assign MMIO_inst_stepgenmoduleconfig_dir_setup_time0 = MMIO_inst_stepgenmoduleconfig_csrstorage0_storage[31:20];
assign csr_bankarray_csrbank0_stepgen_0_stepdata0_w = MMIO_inst_stepgenmoduleconfig_csrstorage0_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_steplen1 = MMIO_inst_stepgenmoduleconfig_csrstorage1_storage[9:0];
assign MMIO_inst_stepgenmoduleconfig_dir_hold_time1 = MMIO_inst_stepgenmoduleconfig_csrstorage1_storage[19:10];
assign MMIO_inst_stepgenmoduleconfig_dir_setup_time1 = MMIO_inst_stepgenmoduleconfig_csrstorage1_storage[31:20];
assign csr_bankarray_csrbank0_stepgen_1_stepdata0_w = MMIO_inst_stepgenmoduleconfig_csrstorage1_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_steplen2 = MMIO_inst_stepgenmoduleconfig_csrstorage2_storage[9:0];
assign MMIO_inst_stepgenmoduleconfig_dir_hold_time2 = MMIO_inst_stepgenmoduleconfig_csrstorage2_storage[19:10];
assign MMIO_inst_stepgenmoduleconfig_dir_setup_time2 = MMIO_inst_stepgenmoduleconfig_csrstorage2_storage[31:20];
assign csr_bankarray_csrbank0_stepgen_2_stepdata0_w = MMIO_inst_stepgenmoduleconfig_csrstorage2_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_steplen3 = MMIO_inst_stepgenmoduleconfig_csrstorage3_storage[9:0];
assign MMIO_inst_stepgenmoduleconfig_dir_hold_time3 = MMIO_inst_stepgenmoduleconfig_csrstorage3_storage[19:10];
assign MMIO_inst_stepgenmoduleconfig_dir_setup_time3 = MMIO_inst_stepgenmoduleconfig_csrstorage3_storage[31:20];
assign csr_bankarray_csrbank0_stepgen_3_stepdata0_w = MMIO_inst_stepgenmoduleconfig_csrstorage3_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_steplen4 = MMIO_inst_stepgenmoduleconfig_csrstorage4_storage[9:0];
assign MMIO_inst_stepgenmoduleconfig_dir_hold_time4 = MMIO_inst_stepgenmoduleconfig_csrstorage4_storage[19:10];
assign MMIO_inst_stepgenmoduleconfig_dir_setup_time4 = MMIO_inst_stepgenmoduleconfig_csrstorage4_storage[31:20];
assign csr_bankarray_csrbank0_stepgen_4_stepdata0_w = MMIO_inst_stepgenmoduleconfig_csrstorage4_storage[31:0];
assign csr_bankarray_csrbank0_watchdog_data0_w = MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[31:0];
assign csr_bankarray_csrbank0_gpio_out1_w = MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_storage[63:32];
assign csr_bankarray_csrbank0_gpio_out0_w = MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_storage[31:0];
assign csr_bankarray_csrbank0_stepgen_apply_time1_w = MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage[63:32];
assign csr_bankarray_csrbank0_stepgen_apply_time0_w = MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_speed_target0 = MMIO_inst_stepgenmoduleconfig_csrstorage5_storage[30:0];
assign MMIO_inst_stepgenmoduleconfig_index_enable0 = MMIO_inst_stepgenmoduleconfig_csrstorage5_storage[31];
assign csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_w = MMIO_inst_stepgenmoduleconfig_csrstorage5_storage[31:0];
assign csr_bankarray_csrbank0_stepgen_0_max_acceleration0_w = MMIO_inst_stepgenmoduleconfig_csrstorage6_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_speed_target1 = MMIO_inst_stepgenmoduleconfig_csrstorage7_storage[30:0];
assign MMIO_inst_stepgenmoduleconfig_index_enable1 = MMIO_inst_stepgenmoduleconfig_csrstorage7_storage[31];
assign csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_w = MMIO_inst_stepgenmoduleconfig_csrstorage7_storage[31:0];
assign csr_bankarray_csrbank0_stepgen_1_max_acceleration0_w = MMIO_inst_stepgenmoduleconfig_csrstorage8_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_speed_target2 = MMIO_inst_stepgenmoduleconfig_csrstorage9_storage[30:0];
assign MMIO_inst_stepgenmoduleconfig_index_enable2 = MMIO_inst_stepgenmoduleconfig_csrstorage9_storage[31];
assign csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_w = MMIO_inst_stepgenmoduleconfig_csrstorage9_storage[31:0];
assign csr_bankarray_csrbank0_stepgen_2_max_acceleration0_w = MMIO_inst_stepgenmoduleconfig_csrstorage10_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_speed_target3 = MMIO_inst_stepgenmoduleconfig_csrstorage11_storage[30:0];
assign MMIO_inst_stepgenmoduleconfig_index_enable3 = MMIO_inst_stepgenmoduleconfig_csrstorage11_storage[31];
assign csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_w = MMIO_inst_stepgenmoduleconfig_csrstorage11_storage[31:0];
assign csr_bankarray_csrbank0_stepgen_3_max_acceleration0_w = MMIO_inst_stepgenmoduleconfig_csrstorage12_storage[31:0];
assign MMIO_inst_stepgenmoduleconfig_speed_target4 = MMIO_inst_stepgenmoduleconfig_csrstorage13_storage[30:0];
assign MMIO_inst_stepgenmoduleconfig_index_enable4 = MMIO_inst_stepgenmoduleconfig_csrstorage13_storage[31];
assign csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_w = MMIO_inst_stepgenmoduleconfig_csrstorage13_storage[31:0];
assign csr_bankarray_csrbank0_stepgen_4_max_acceleration0_w = MMIO_inst_stepgenmoduleconfig_csrstorage14_storage[31:0];
assign csr_bankarray_csrbank0_encoder_index_enable0_w = MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[31:0];
assign csr_bankarray_csrbank0_encoder_reset_index_pulse0_w = MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage[31:0];
assign csr_bankarray_csrbank0_watchdog_status_w = MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[31:0];
assign MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_we = csr_bankarray_csrbank0_watchdog_status_we;
assign csr_bankarray_csrbank0_wall_clock1_w = MMIO_inst_wall_clock_status[63:32];
assign csr_bankarray_csrbank0_wall_clock0_w = MMIO_inst_wall_clock_status[31:0];
assign MMIO_inst_wall_clock_we = csr_bankarray_csrbank0_wall_clock0_we;
assign csr_bankarray_csrbank0_gpio_in_w = MMIO_inst_gpio_moduleconfig_add_mmio_read_registers_status[31:0];
assign MMIO_inst_gpio_moduleconfig_add_mmio_read_registers_we = csr_bankarray_csrbank0_gpio_in_we;
assign csr_bankarray_csrbank0_stepgen_0_position1_w = MMIO_inst_stepgenmoduleconfig_csrstatus0_status[63:32];
assign csr_bankarray_csrbank0_stepgen_0_position0_w = MMIO_inst_stepgenmoduleconfig_csrstatus0_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus0_we = csr_bankarray_csrbank0_stepgen_0_position0_we;
always @(*) begin
    MMIO_inst_stepgenmoduleconfig_csrstatus1_status <= 32'd0;
    MMIO_inst_stepgenmoduleconfig_csrstatus1_status[30:0] <= MMIO_inst_stepgenmoduleconfig_speed0;
    MMIO_inst_stepgenmoduleconfig_csrstatus1_status[31] <= MMIO_inst_stepgenmoduleconfig_index_flag0;
end
assign csr_bankarray_csrbank0_stepgen_0_speed_w = MMIO_inst_stepgenmoduleconfig_csrstatus1_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus1_we = csr_bankarray_csrbank0_stepgen_0_speed_we;
assign csr_bankarray_csrbank0_stepgen_1_position1_w = MMIO_inst_stepgenmoduleconfig_csrstatus2_status[63:32];
assign csr_bankarray_csrbank0_stepgen_1_position0_w = MMIO_inst_stepgenmoduleconfig_csrstatus2_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus2_we = csr_bankarray_csrbank0_stepgen_1_position0_we;
always @(*) begin
    MMIO_inst_stepgenmoduleconfig_csrstatus3_status <= 32'd0;
    MMIO_inst_stepgenmoduleconfig_csrstatus3_status[30:0] <= MMIO_inst_stepgenmoduleconfig_speed1;
    MMIO_inst_stepgenmoduleconfig_csrstatus3_status[31] <= MMIO_inst_stepgenmoduleconfig_index_flag1;
end
assign csr_bankarray_csrbank0_stepgen_1_speed_w = MMIO_inst_stepgenmoduleconfig_csrstatus3_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus3_we = csr_bankarray_csrbank0_stepgen_1_speed_we;
assign csr_bankarray_csrbank0_stepgen_2_position1_w = MMIO_inst_stepgenmoduleconfig_csrstatus4_status[63:32];
assign csr_bankarray_csrbank0_stepgen_2_position0_w = MMIO_inst_stepgenmoduleconfig_csrstatus4_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus4_we = csr_bankarray_csrbank0_stepgen_2_position0_we;
always @(*) begin
    MMIO_inst_stepgenmoduleconfig_csrstatus5_status <= 32'd0;
    MMIO_inst_stepgenmoduleconfig_csrstatus5_status[30:0] <= MMIO_inst_stepgenmoduleconfig_speed2;
    MMIO_inst_stepgenmoduleconfig_csrstatus5_status[31] <= MMIO_inst_stepgenmoduleconfig_index_flag2;
end
assign csr_bankarray_csrbank0_stepgen_2_speed_w = MMIO_inst_stepgenmoduleconfig_csrstatus5_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus5_we = csr_bankarray_csrbank0_stepgen_2_speed_we;
assign csr_bankarray_csrbank0_stepgen_3_position1_w = MMIO_inst_stepgenmoduleconfig_csrstatus6_status[63:32];
assign csr_bankarray_csrbank0_stepgen_3_position0_w = MMIO_inst_stepgenmoduleconfig_csrstatus6_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus6_we = csr_bankarray_csrbank0_stepgen_3_position0_we;
always @(*) begin
    MMIO_inst_stepgenmoduleconfig_csrstatus7_status <= 32'd0;
    MMIO_inst_stepgenmoduleconfig_csrstatus7_status[30:0] <= MMIO_inst_stepgenmoduleconfig_speed3;
    MMIO_inst_stepgenmoduleconfig_csrstatus7_status[31] <= MMIO_inst_stepgenmoduleconfig_index_flag3;
end
assign csr_bankarray_csrbank0_stepgen_3_speed_w = MMIO_inst_stepgenmoduleconfig_csrstatus7_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus7_we = csr_bankarray_csrbank0_stepgen_3_speed_we;
assign csr_bankarray_csrbank0_stepgen_4_position1_w = MMIO_inst_stepgenmoduleconfig_csrstatus8_status[63:32];
assign csr_bankarray_csrbank0_stepgen_4_position0_w = MMIO_inst_stepgenmoduleconfig_csrstatus8_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus8_we = csr_bankarray_csrbank0_stepgen_4_position0_we;
always @(*) begin
    MMIO_inst_stepgenmoduleconfig_csrstatus9_status <= 32'd0;
    MMIO_inst_stepgenmoduleconfig_csrstatus9_status[30:0] <= MMIO_inst_stepgenmoduleconfig_speed4;
    MMIO_inst_stepgenmoduleconfig_csrstatus9_status[31] <= MMIO_inst_stepgenmoduleconfig_index_flag4;
end
assign csr_bankarray_csrbank0_stepgen_4_speed_w = MMIO_inst_stepgenmoduleconfig_csrstatus9_status[31:0];
assign MMIO_inst_stepgenmoduleconfig_csrstatus9_we = csr_bankarray_csrbank0_stepgen_4_speed_we;
assign csr_bankarray_csrbank0_encoder_index_pulse_w = MMIO_inst_encodermoduleconfig_add_mmio_read_registers_status[31:0];
assign MMIO_inst_encodermoduleconfig_add_mmio_read_registers_we = csr_bankarray_csrbank0_encoder_index_pulse_we;
assign csr_bankarray_csrbank0_encoder_0_counter_w = MMIO_inst_encodermoduleconfig_csrstatus0_status[31:0];
assign MMIO_inst_encodermoduleconfig_csrstatus0_we = csr_bankarray_csrbank0_encoder_0_counter_we;
assign csr_bankarray_csrbank0_encoder_1_counter_w = MMIO_inst_encodermoduleconfig_csrstatus1_status[31:0];
assign MMIO_inst_encodermoduleconfig_csrstatus1_we = csr_bankarray_csrbank0_encoder_1_counter_we;
assign csr_bankarray_csrbank0_encoder_2_counter_w = MMIO_inst_encodermoduleconfig_csrstatus2_status[31:0];
assign MMIO_inst_encodermoduleconfig_csrstatus2_we = csr_bankarray_csrbank0_encoder_2_counter_we;
assign csr_bankarray_csrbank0_encoder_3_counter_w = MMIO_inst_encodermoduleconfig_csrstatus3_status[31:0];
assign MMIO_inst_encodermoduleconfig_csrstatus3_we = csr_bankarray_csrbank0_encoder_3_counter_we;
assign csr_bankarray_csrbank0_encoder_4_counter_w = MMIO_inst_encodermoduleconfig_csrstatus4_status[31:0];
assign MMIO_inst_encodermoduleconfig_csrstatus4_we = csr_bankarray_csrbank0_encoder_4_counter_we;
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign csr_bankarray_csrbank1_reset0_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank1_reset0_re <= 1'd0;
    csr_bankarray_csrbank1_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank1_reset0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_reset0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_scratch0_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank1_scratch0_re <= 1'd0;
    csr_bankarray_csrbank1_scratch0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank1_scratch0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_scratch0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_bus_errors_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    csr_bankarray_csrbank1_bus_errors_re <= 1'd0;
    csr_bankarray_csrbank1_bus_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank1_bus_errors_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_bus_errors_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    soc_soc_rst <= 1'd0;
    if (soc_reset_re) begin
        soc_soc_rst <= soc_reset_storage[0];
    end
end
assign soc_cpu_rst = soc_reset_storage[1];
assign csr_bankarray_csrbank1_reset0_w = soc_reset_storage[1:0];
assign csr_bankarray_csrbank1_scratch0_w = soc_scratch_storage[31:0];
assign csr_bankarray_csrbank1_bus_errors_w = soc_bus_errors_status[31:0];
assign soc_bus_errors_we = csr_bankarray_csrbank1_bus_errors_we;
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd2);
assign csr_bankarray_csrbank2_crg_reset0_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_crg_reset0_re <= 1'd0;
    csr_bankarray_csrbank2_crg_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank2_crg_reset0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_crg_reset0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_rx_inband_status_r = csr_bankarray_interface2_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank2_rx_inband_status_re <= 1'd0;
    csr_bankarray_csrbank2_rx_inband_status_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank2_rx_inband_status_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_rx_inband_status_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_mdio_w0_r = csr_bankarray_interface2_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank2_mdio_w0_re <= 1'd0;
    csr_bankarray_csrbank2_mdio_w0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank2_mdio_w0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_mdio_w0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_mdio_r_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_mdio_r_re <= 1'd0;
    csr_bankarray_csrbank2_mdio_r_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank2_mdio_r_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_mdio_r_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_crg_reset0_w = add_etherbone_colorlight_reset_storage;
always @(*) begin
    add_etherbone_colorlight_status <= 4'd0;
    add_etherbone_colorlight_status[0] <= add_etherbone_colorlight_link_status;
    add_etherbone_colorlight_status[2:1] <= add_etherbone_colorlight_clock_speed;
    add_etherbone_colorlight_status[3] <= add_etherbone_colorlight_duplex_status;
end
assign csr_bankarray_csrbank2_rx_inband_status_w = add_etherbone_colorlight_status[3:0];
assign add_etherbone_colorlight_we = csr_bankarray_csrbank2_rx_inband_status_we;
assign add_etherbone_colorlight_mdc = add_etherbone_colorlight__w_storage[0];
assign add_etherbone_colorlight_oe = add_etherbone_colorlight__w_storage[1];
assign add_etherbone_colorlight_w = add_etherbone_colorlight__w_storage[2];
assign csr_bankarray_csrbank2_mdio_w0_w = add_etherbone_colorlight__w_storage[2:0];
assign csr_bankarray_csrbank2_mdio_r_w = add_etherbone_colorlight__r_status;
assign add_etherbone_colorlight__r_we = csr_bankarray_csrbank2_mdio_r_we;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 2'd3);
always @(*) begin
    csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (csr_bankarray_sel_r) begin
        csr_bankarray_sram_bus_dat_r <= csr_bankarray_dat_r;
    end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[4:0];
assign csr_interconnect_adr = interface1_adr;
assign csr_interconnect_re = interface1_re;
assign csr_interconnect_we = interface1_we;
assign csr_interconnect_dat_w = interface1_dat_w;
assign interface1_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface1_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface2_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_sram_bus_re = csr_interconnect_re;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = (((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
assign cases_slice_proxy0 = {ethcore_mac_core_tx_crc_value, ethcore_mac_core_tx_crc_sink_payload_data[7:0]};
assign cases_slice_proxy1 = {ethcore_mac_core_tx_crc_value, ethcore_mac_core_tx_crc_sink_payload_data[15:0]};
assign cases_slice_proxy2 = {ethcore_mac_core_tx_crc_value, ethcore_mac_core_tx_crc_sink_payload_data[23:0]};
assign cases_slice_proxy3 = {ethcore_mac_core_tx_crc_value, ethcore_mac_core_tx_crc_sink_payload_data[31:0]};
assign rhs_slice_proxy0 = ethcore_mac_depacketizer_header[111:96];
assign rhs_slice_proxy1 = ethcore_mac_depacketizer_header[111:96];
assign rhs_slice_proxy2 = ethcore_mac_depacketizer_header[95:48];
assign rhs_slice_proxy3 = ethcore_mac_depacketizer_header[95:48];
assign rhs_slice_proxy4 = ethcore_mac_depacketizer_header[95:48];
assign rhs_slice_proxy5 = ethcore_mac_depacketizer_header[95:48];
assign rhs_slice_proxy6 = ethcore_mac_depacketizer_header[95:48];
assign rhs_slice_proxy7 = ethcore_mac_depacketizer_header[95:48];
assign rhs_slice_proxy8 = ethcore_mac_depacketizer_header[47:0];
assign rhs_slice_proxy9 = ethcore_mac_depacketizer_header[47:0];
assign rhs_slice_proxy10 = ethcore_mac_depacketizer_header[47:0];
assign rhs_slice_proxy11 = ethcore_mac_depacketizer_header[47:0];
assign rhs_slice_proxy12 = ethcore_mac_depacketizer_header[47:0];
assign rhs_slice_proxy13 = ethcore_mac_depacketizer_header[47:0];
assign rhs_slice_proxy14 = ethcore_arp_rx_depacketizer_header[39:32];
assign rhs_slice_proxy15 = ethcore_arp_rx_depacketizer_header[15:0];
assign rhs_slice_proxy16 = ethcore_arp_rx_depacketizer_header[15:0];
assign rhs_slice_proxy17 = ethcore_arp_rx_depacketizer_header[63:48];
assign rhs_slice_proxy18 = ethcore_arp_rx_depacketizer_header[63:48];
assign rhs_slice_proxy19 = ethcore_arp_rx_depacketizer_header[31:16];
assign rhs_slice_proxy20 = ethcore_arp_rx_depacketizer_header[31:16];
assign rhs_slice_proxy21 = ethcore_arp_rx_depacketizer_header[47:40];
assign rhs_slice_proxy22 = ethcore_arp_rx_depacketizer_header[143:112];
assign rhs_slice_proxy23 = ethcore_arp_rx_depacketizer_header[143:112];
assign rhs_slice_proxy24 = ethcore_arp_rx_depacketizer_header[143:112];
assign rhs_slice_proxy25 = ethcore_arp_rx_depacketizer_header[143:112];
assign rhs_slice_proxy26 = ethcore_arp_rx_depacketizer_header[111:64];
assign rhs_slice_proxy27 = ethcore_arp_rx_depacketizer_header[111:64];
assign rhs_slice_proxy28 = ethcore_arp_rx_depacketizer_header[111:64];
assign rhs_slice_proxy29 = ethcore_arp_rx_depacketizer_header[111:64];
assign rhs_slice_proxy30 = ethcore_arp_rx_depacketizer_header[111:64];
assign rhs_slice_proxy31 = ethcore_arp_rx_depacketizer_header[111:64];
assign rhs_slice_proxy32 = ethcore_arp_rx_depacketizer_header[223:192];
assign rhs_slice_proxy33 = ethcore_arp_rx_depacketizer_header[223:192];
assign rhs_slice_proxy34 = ethcore_arp_rx_depacketizer_header[223:192];
assign rhs_slice_proxy35 = ethcore_arp_rx_depacketizer_header[223:192];
assign rhs_slice_proxy36 = ethcore_arp_rx_depacketizer_header[191:144];
assign rhs_slice_proxy37 = ethcore_arp_rx_depacketizer_header[191:144];
assign rhs_slice_proxy38 = ethcore_arp_rx_depacketizer_header[191:144];
assign rhs_slice_proxy39 = ethcore_arp_rx_depacketizer_header[191:144];
assign rhs_slice_proxy40 = ethcore_arp_rx_depacketizer_header[191:144];
assign rhs_slice_proxy41 = ethcore_arp_rx_depacketizer_header[191:144];
assign rhs_slice_proxy42 = ethcore_ip_rx_depacketizer_header[95:80];
assign rhs_slice_proxy43 = ethcore_ip_rx_depacketizer_header[95:80];
assign rhs_slice_proxy44 = ethcore_ip_rx_depacketizer_header[47:32];
assign rhs_slice_proxy45 = ethcore_ip_rx_depacketizer_header[47:32];
assign rhs_slice_proxy46 = ethcore_ip_rx_depacketizer_header[3:0];
assign rhs_slice_proxy47 = ethcore_ip_rx_depacketizer_header[79:72];
assign rhs_slice_proxy48 = ethcore_ip_rx_depacketizer_header[127:96];
assign rhs_slice_proxy49 = ethcore_ip_rx_depacketizer_header[127:96];
assign rhs_slice_proxy50 = ethcore_ip_rx_depacketizer_header[127:96];
assign rhs_slice_proxy51 = ethcore_ip_rx_depacketizer_header[127:96];
assign rhs_slice_proxy52 = ethcore_ip_rx_depacketizer_header[159:128];
assign rhs_slice_proxy53 = ethcore_ip_rx_depacketizer_header[159:128];
assign rhs_slice_proxy54 = ethcore_ip_rx_depacketizer_header[159:128];
assign rhs_slice_proxy55 = ethcore_ip_rx_depacketizer_header[159:128];
assign rhs_slice_proxy56 = ethcore_ip_rx_depacketizer_header[31:16];
assign rhs_slice_proxy57 = ethcore_ip_rx_depacketizer_header[31:16];
assign rhs_slice_proxy58 = ethcore_ip_rx_depacketizer_header[71:64];
assign rhs_slice_proxy59 = ethcore_ip_rx_depacketizer_header[7:4];
assign rhs_slice_proxy60 = ethcore_icmp_rx_depacketizer_header[31:16];
assign rhs_slice_proxy61 = ethcore_icmp_rx_depacketizer_header[31:16];
assign rhs_slice_proxy62 = ethcore_icmp_rx_depacketizer_header[15:8];
assign rhs_slice_proxy63 = ethcore_icmp_rx_depacketizer_header[7:0];
assign rhs_slice_proxy64 = ethcore_icmp_rx_depacketizer_header[63:32];
assign rhs_slice_proxy65 = ethcore_icmp_rx_depacketizer_header[63:32];
assign rhs_slice_proxy66 = ethcore_icmp_rx_depacketizer_header[63:32];
assign rhs_slice_proxy67 = ethcore_icmp_rx_depacketizer_header[63:32];
assign rhs_slice_proxy68 = ethcore_rx_depacketizer_header[63:48];
assign rhs_slice_proxy69 = ethcore_rx_depacketizer_header[63:48];
assign rhs_slice_proxy70 = ethcore_rx_depacketizer_header[31:16];
assign rhs_slice_proxy71 = ethcore_rx_depacketizer_header[31:16];
assign rhs_slice_proxy72 = ethcore_rx_depacketizer_header[47:32];
assign rhs_slice_proxy73 = ethcore_rx_depacketizer_header[47:32];
assign rhs_slice_proxy74 = ethcore_rx_depacketizer_header[15:0];
assign rhs_slice_proxy75 = ethcore_rx_depacketizer_header[15:0];
assign rhs_slice_proxy76 = etherbone_rx_depacketizer_header[31:28];
assign rhs_slice_proxy77 = etherbone_rx_depacketizer_header[15:0];
assign rhs_slice_proxy78 = etherbone_rx_depacketizer_header[15:0];
assign rhs_slice_proxy79 = etherbone_rx_depacketizer_header[18];
assign rhs_slice_proxy80 = etherbone_rx_depacketizer_header[16];
assign rhs_slice_proxy81 = etherbone_rx_depacketizer_header[27:24];
assign rhs_slice_proxy82 = etherbone_rx_depacketizer_header[17];
assign rhs_slice_proxy83 = etherbone_rx_depacketizer_header[23:20];
assign rhs_slice_proxy84 = etherbone_record_depacketizer_header[0];
assign rhs_slice_proxy85 = etherbone_record_depacketizer_header[15:8];
assign rhs_slice_proxy86 = etherbone_record_depacketizer_header[4];
assign rhs_slice_proxy87 = etherbone_record_depacketizer_header[1];
assign rhs_slice_proxy88 = etherbone_record_depacketizer_header[31:24];
assign rhs_slice_proxy89 = etherbone_record_depacketizer_header[2];
assign rhs_slice_proxy90 = etherbone_record_depacketizer_header[5];
assign rhs_slice_proxy91 = etherbone_record_depacketizer_header[23:16];
assign rhs_slice_proxy92 = etherbone_record_depacketizer_header[6];
always @(*) begin
    self <= 16'd0;
    case (watchdogfunctionheartbeatconfig_index_counter)
        1'd0: begin
            self <= 12'd3294;
        end
        1'd1: begin
            self <= 12'd3294;
        end
        2'd2: begin
            self <= 12'd3294;
        end
        2'd3: begin
            self <= 12'd3294;
        end
        3'd4: begin
            self <= 12'd3294;
        end
        3'd5: begin
            self <= 12'd3294;
        end
        3'd6: begin
            self <= 12'd3294;
        end
        3'd7: begin
            self <= 12'd3294;
        end
        4'd8: begin
            self <= 12'd3294;
        end
        4'd9: begin
            self <= 12'd3294;
        end
        4'd10: begin
            self <= 12'd3294;
        end
        4'd11: begin
            self <= 12'd3294;
        end
        4'd12: begin
            self <= 12'd3294;
        end
        4'd13: begin
            self <= 12'd3450;
        end
        4'd14: begin
            self <= 12'd3607;
        end
        4'd15: begin
            self <= 12'd3921;
        end
        5'd16: begin
            self <= 13'd4392;
        end
        5'd17: begin
            self <= 13'd5333;
        end
        5'd18: begin
            self <= 13'd6588;
        end
        5'd19: begin
            self <= 14'd8470;
        end
        5'd20: begin
            self <= 14'd11137;
        end
        5'd21: begin
            self <= 14'd14431;
        end
        5'd22: begin
            self <= 15'd18352;
        end
        5'd23: begin
            self <= 15'd22745;
        end
        5'd24: begin
            self <= 15'd27450;
        end
        5'd25: begin
            self <= 15'd31843;
        end
        5'd26: begin
            self <= 16'd35764;
        end
        5'd27: begin
            self <= 16'd38588;
        end
        5'd28: begin
            self <= 16'd40000;
        end
        5'd29: begin
            self <= 16'd39843;
        end
        5'd30: begin
            self <= 16'd37960;
        end
        5'd31: begin
            self <= 16'd34509;
        end
        6'd32: begin
            self <= 15'd29960;
        end
        6'd33: begin
            self <= 15'd24627;
        end
        6'd34: begin
            self <= 15'd18980;
        end
        6'd35: begin
            self <= 14'd13647;
        end
        6'd36: begin
            self <= 14'd9098;
        end
        6'd37: begin
            self <= 13'd5333;
        end
        6'd38: begin
            self <= 12'd2666;
        end
        6'd39: begin
            self <= 10'd941;
        end
        6'd40: begin
            self <= 8'd156;
        end
        6'd41: begin
            self <= 1'd0;
        end
        6'd42: begin
            self <= 9'd313;
        end
        6'd43: begin
            self <= 10'd784;
        end
        6'd44: begin
            self <= 11'd1411;
        end
        6'd45: begin
            self <= 11'd2039;
        end
        6'd46: begin
            self <= 12'd2509;
        end
        6'd47: begin
            self <= 12'd2823;
        end
        6'd48: begin
            self <= 12'd2980;
        end
        6'd49: begin
            self <= 12'd3137;
        end
        6'd50: begin
            self <= 12'd3294;
        end
        6'd51: begin
            self <= 12'd3294;
        end
        6'd52: begin
            self <= 12'd3294;
        end
        6'd53: begin
            self <= 12'd3294;
        end
        6'd54: begin
            self <= 12'd3294;
        end
        6'd55: begin
            self <= 12'd3294;
        end
        6'd56: begin
            self <= 12'd3294;
        end
        6'd57: begin
            self <= 12'd3294;
        end
        6'd58: begin
            self <= 12'd3294;
        end
        6'd59: begin
            self <= 12'd3294;
        end
        6'd60: begin
            self <= 12'd3294;
        end
        6'd61: begin
            self <= 12'd3294;
        end
        6'd62: begin
            self <= 12'd3294;
        end
        default: begin
            self <= 12'd3294;
        end
    endcase
end
always @(*) begin
    add_etherbone_colorlight__r_status <= 1'd0;
    add_etherbone_colorlight__r_status <= add_etherbone_colorlight_r;
    add_etherbone_colorlight__r_status <= multiregimpl0_regs1;
end
assign ethcore_mac_core_tx_cdc_cdc_produce_rdomain = multiregimpl1_regs1;
assign ethcore_mac_core_tx_cdc_cdc_consume_wdomain = multiregimpl2_regs1;
assign ethcore_mac_core_rx_cdc_cdc_produce_rdomain = multiregimpl3_regs1;
assign ethcore_mac_core_rx_cdc_cdc_consume_wdomain = multiregimpl4_regs1;
assign ethcore_mac_core_pulsesynchronizer0_toggle_o = multiregimpl5_regs1;
assign ethcore_mac_core_pulsesynchronizer1_toggle_o = multiregimpl6_regs1;
assign MMIO_inst_gpio_moduleconfig_add_mmio_read_registers_status = multiregimpl7_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge eth_rx_clk) begin
    add_etherbone_colorlight_rx_ctl_reg <= add_etherbone_colorlight_rx_ctl;
    add_etherbone_colorlight_rx_data_reg <= add_etherbone_colorlight_rx_data;
    add_etherbone_colorlight_rx_ctl_reg_d <= add_etherbone_colorlight_rx_ctl_reg;
    add_etherbone_colorlight_source_valid <= add_etherbone_colorlight_rx_ctl_reg[0];
    add_etherbone_colorlight_source_payload_data <= add_etherbone_colorlight_rx_data_reg;
    if ((add_etherbone_colorlight_rx_ctl == 1'd0)) begin
        add_etherbone_colorlight_link_status <= add_etherbone_colorlight_rx_data[0];
        add_etherbone_colorlight_clock_speed <= add_etherbone_colorlight_rx_data[2:1];
        add_etherbone_colorlight_duplex_status <= add_etherbone_colorlight_rx_data[3];
    end
    if (ethcore_mac_core_rx_converter_converter_source_ready) begin
        ethcore_mac_core_rx_converter_converter_strobe_all <= 1'd0;
    end
    if (ethcore_mac_core_rx_converter_converter_load_part) begin
        if (((ethcore_mac_core_rx_converter_converter_demux == 2'd3) | ethcore_mac_core_rx_converter_converter_sink_last)) begin
            ethcore_mac_core_rx_converter_converter_demux <= 1'd0;
            ethcore_mac_core_rx_converter_converter_strobe_all <= 1'd1;
        end else begin
            ethcore_mac_core_rx_converter_converter_demux <= (ethcore_mac_core_rx_converter_converter_demux + 1'd1);
        end
    end
    if ((ethcore_mac_core_rx_converter_converter_source_valid & ethcore_mac_core_rx_converter_converter_source_ready)) begin
        if ((ethcore_mac_core_rx_converter_converter_sink_valid & ethcore_mac_core_rx_converter_converter_sink_ready)) begin
            ethcore_mac_core_rx_converter_converter_source_first <= ethcore_mac_core_rx_converter_converter_sink_first;
            ethcore_mac_core_rx_converter_converter_source_last <= ethcore_mac_core_rx_converter_converter_sink_last;
        end else begin
            ethcore_mac_core_rx_converter_converter_source_first <= 1'd0;
            ethcore_mac_core_rx_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((ethcore_mac_core_rx_converter_converter_sink_valid & ethcore_mac_core_rx_converter_converter_sink_ready)) begin
            ethcore_mac_core_rx_converter_converter_source_first <= (ethcore_mac_core_rx_converter_converter_sink_first | ethcore_mac_core_rx_converter_converter_source_first);
            ethcore_mac_core_rx_converter_converter_source_last <= (ethcore_mac_core_rx_converter_converter_sink_last | ethcore_mac_core_rx_converter_converter_source_last);
        end
    end
    if (ethcore_mac_core_rx_converter_converter_load_part) begin
        case (ethcore_mac_core_rx_converter_converter_demux)
            1'd0: begin
                ethcore_mac_core_rx_converter_converter_source_payload_data[9:0] <= ethcore_mac_core_rx_converter_converter_sink_payload_data;
            end
            1'd1: begin
                ethcore_mac_core_rx_converter_converter_source_payload_data[19:10] <= ethcore_mac_core_rx_converter_converter_sink_payload_data;
            end
            2'd2: begin
                ethcore_mac_core_rx_converter_converter_source_payload_data[29:20] <= ethcore_mac_core_rx_converter_converter_sink_payload_data;
            end
            2'd3: begin
                ethcore_mac_core_rx_converter_converter_source_payload_data[39:30] <= ethcore_mac_core_rx_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (ethcore_mac_core_rx_converter_converter_load_part) begin
        ethcore_mac_core_rx_converter_converter_source_payload_valid_token_count <= (ethcore_mac_core_rx_converter_converter_demux + 1'd1);
    end
    ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary <= ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next_binary;
    ethcore_mac_core_rx_cdc_cdc_graycounter0_q <= ethcore_mac_core_rx_cdc_cdc_graycounter0_q_next;
    if (eth_rx_rst) begin
        add_etherbone_colorlight_source_valid <= 1'd0;
        add_etherbone_colorlight_source_payload_data <= 8'd0;
        add_etherbone_colorlight_link_status <= 1'd0;
        add_etherbone_colorlight_clock_speed <= 2'd0;
        add_etherbone_colorlight_duplex_status <= 1'd0;
        add_etherbone_colorlight_rx_ctl_reg <= 2'd0;
        add_etherbone_colorlight_rx_data_reg <= 8'd0;
        add_etherbone_colorlight_rx_ctl_reg_d <= 2'd0;
        ethcore_mac_core_rx_converter_converter_source_payload_data <= 40'd0;
        ethcore_mac_core_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
        ethcore_mac_core_rx_converter_converter_demux <= 2'd0;
        ethcore_mac_core_rx_converter_converter_strobe_all <= 1'd0;
        ethcore_mac_core_rx_cdc_cdc_graycounter0_q <= 6'd0;
        ethcore_mac_core_rx_cdc_cdc_graycounter0_q_binary <= 6'd0;
    end
    multiregimpl4_regs0 <= ethcore_mac_core_rx_cdc_cdc_graycounter1_q;
    multiregimpl4_regs1 <= multiregimpl4_regs0;
end

always @(posedge eth_tx_clk) begin
    if ((ethcore_mac_core_tx_cdc_cdc_re | (~ethcore_mac_core_tx_cdc_cdc_readable))) begin
        ethcore_mac_core_tx_cdc_cdc_dout <= ethcore_mac_core_tx_cdc_cdc_asyncfifo_dout;
        ethcore_mac_core_tx_cdc_cdc_readable <= ethcore_mac_core_tx_cdc_cdc_asyncfifo_readable;
    end
    ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary <= ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next_binary;
    ethcore_mac_core_tx_cdc_cdc_graycounter1_q <= ethcore_mac_core_tx_cdc_cdc_graycounter1_q_next;
    if ((ethcore_mac_core_tx_converter_converter_source_valid & ethcore_mac_core_tx_converter_converter_source_ready)) begin
        if (ethcore_mac_core_tx_converter_converter_last) begin
            ethcore_mac_core_tx_converter_converter_mux <= 1'd0;
        end else begin
            ethcore_mac_core_tx_converter_converter_mux <= (ethcore_mac_core_tx_converter_converter_mux + 1'd1);
        end
    end
    liteethmac_txdatapath_liteethmactxlastbe_state <= liteethmac_txdatapath_liteethmactxlastbe_next_state;
    liteethmac_txdatapath_liteethmacgap_state <= liteethmac_txdatapath_liteethmacgap_next_state;
    if (ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce) begin
        ethcore_mac_core_tx_gap_counter <= ethcore_mac_core_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value;
    end
    if (eth_tx_rst) begin
        ethcore_mac_core_tx_cdc_cdc_readable <= 1'd0;
        ethcore_mac_core_tx_cdc_cdc_graycounter1_q <= 6'd0;
        ethcore_mac_core_tx_cdc_cdc_graycounter1_q_binary <= 6'd0;
        ethcore_mac_core_tx_converter_converter_mux <= 2'd0;
        liteethmac_txdatapath_liteethmactxlastbe_state <= 1'd0;
        liteethmac_txdatapath_liteethmacgap_state <= 1'd0;
    end
    multiregimpl1_regs0 <= ethcore_mac_core_tx_cdc_cdc_graycounter0_q;
    multiregimpl1_regs1 <= multiregimpl1_regs0;
end

always @(posedge sys_clk) begin
    internal_reset <= MMIO_inst_reset_storage;
    MMIO_inst_wall_clock_status <= (MMIO_inst_wall_clock_status + 1'd1);
    MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_we <= 1'd0;
    if (((MMIO_inst_reset_storage | MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status) != 1'd0)) begin
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_dat_w <= 11'd1795;
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_we <= 1'd1;
    end
    stepgenmodule0_reset <= MMIO_inst_reset_storage;
    stepgenmodule0_enable <= (~MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0]);
    stepgenmodule0_steplen <= MMIO_inst_stepgenmoduleconfig_steplen0;
    stepgenmodule0_dir_hold_time <= MMIO_inst_stepgenmoduleconfig_dir_hold_time0;
    stepgenmodule0_dir_setup_time <= MMIO_inst_stepgenmoduleconfig_dir_setup_time0;
    MMIO_inst_stepgenmoduleconfig_csrstatus0_status <= stepgenmodule0_position[68:5];
    MMIO_inst_stepgenmoduleconfig_speed0 <= stepgenmodule0_speed[46:16];
    MMIO_inst_stepgenmoduleconfig_index_flag0 <= stepgenmodule0_index_flag;
    if ((MMIO_inst_wall_clock_status >= MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage)) begin
        stepgenmodule0_speed_target <= {MMIO_inst_stepgenmoduleconfig_speed_target0, 16'd0};
        stepgenmodule0_index_enable <= MMIO_inst_stepgenmoduleconfig_index_enable0;
        stepgenmodule0_max_acceleration <= MMIO_inst_stepgenmoduleconfig_csrstorage6_storage;
    end
    MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd0;
    if (MMIO_inst_reset_storage) begin
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_dat_w <= 32'd2147483648;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd1;
    end
    stepgenmodule1_reset <= MMIO_inst_reset_storage;
    stepgenmodule1_enable <= (~MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0]);
    stepgenmodule1_steplen <= MMIO_inst_stepgenmoduleconfig_steplen1;
    stepgenmodule1_dir_hold_time <= MMIO_inst_stepgenmoduleconfig_dir_hold_time1;
    stepgenmodule1_dir_setup_time <= MMIO_inst_stepgenmoduleconfig_dir_setup_time1;
    MMIO_inst_stepgenmoduleconfig_csrstatus2_status <= stepgenmodule1_position[68:5];
    MMIO_inst_stepgenmoduleconfig_speed1 <= stepgenmodule1_speed[46:16];
    MMIO_inst_stepgenmoduleconfig_index_flag1 <= stepgenmodule1_index_flag;
    if ((MMIO_inst_wall_clock_status >= MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage)) begin
        stepgenmodule1_speed_target <= {MMIO_inst_stepgenmoduleconfig_speed_target1, 16'd0};
        stepgenmodule1_index_enable <= MMIO_inst_stepgenmoduleconfig_index_enable1;
        stepgenmodule1_max_acceleration <= MMIO_inst_stepgenmoduleconfig_csrstorage8_storage;
    end
    MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd0;
    if (MMIO_inst_reset_storage) begin
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_dat_w <= 32'd2147483648;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd1;
    end
    stepgenmodule2_reset <= MMIO_inst_reset_storage;
    stepgenmodule2_enable <= (~MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0]);
    stepgenmodule2_steplen <= MMIO_inst_stepgenmoduleconfig_steplen2;
    stepgenmodule2_dir_hold_time <= MMIO_inst_stepgenmoduleconfig_dir_hold_time2;
    stepgenmodule2_dir_setup_time <= MMIO_inst_stepgenmoduleconfig_dir_setup_time2;
    MMIO_inst_stepgenmoduleconfig_csrstatus4_status <= stepgenmodule2_position[68:5];
    MMIO_inst_stepgenmoduleconfig_speed2 <= stepgenmodule2_speed[46:16];
    MMIO_inst_stepgenmoduleconfig_index_flag2 <= stepgenmodule2_index_flag;
    if ((MMIO_inst_wall_clock_status >= MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage)) begin
        stepgenmodule2_speed_target <= {MMIO_inst_stepgenmoduleconfig_speed_target2, 16'd0};
        stepgenmodule2_index_enable <= MMIO_inst_stepgenmoduleconfig_index_enable2;
        stepgenmodule2_max_acceleration <= MMIO_inst_stepgenmoduleconfig_csrstorage10_storage;
    end
    MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd0;
    if (MMIO_inst_reset_storage) begin
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_dat_w <= 32'd2147483648;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd1;
    end
    stepgenmodule3_reset <= MMIO_inst_reset_storage;
    stepgenmodule3_enable <= (~MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0]);
    stepgenmodule3_steplen <= MMIO_inst_stepgenmoduleconfig_steplen3;
    stepgenmodule3_dir_hold_time <= MMIO_inst_stepgenmoduleconfig_dir_hold_time3;
    stepgenmodule3_dir_setup_time <= MMIO_inst_stepgenmoduleconfig_dir_setup_time3;
    MMIO_inst_stepgenmoduleconfig_csrstatus6_status <= stepgenmodule3_position[68:5];
    MMIO_inst_stepgenmoduleconfig_speed3 <= stepgenmodule3_speed[46:16];
    MMIO_inst_stepgenmoduleconfig_index_flag3 <= stepgenmodule3_index_flag;
    if ((MMIO_inst_wall_clock_status >= MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage)) begin
        stepgenmodule3_speed_target <= {MMIO_inst_stepgenmoduleconfig_speed_target3, 16'd0};
        stepgenmodule3_index_enable <= MMIO_inst_stepgenmoduleconfig_index_enable3;
        stepgenmodule3_max_acceleration <= MMIO_inst_stepgenmoduleconfig_csrstorage12_storage;
    end
    MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd0;
    if (MMIO_inst_reset_storage) begin
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_dat_w <= 32'd2147483648;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd1;
    end
    stepgenmodule4_reset <= MMIO_inst_reset_storage;
    stepgenmodule4_enable <= (~MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0]);
    stepgenmodule4_steplen <= MMIO_inst_stepgenmoduleconfig_steplen4;
    stepgenmodule4_dir_hold_time <= MMIO_inst_stepgenmoduleconfig_dir_hold_time4;
    stepgenmodule4_dir_setup_time <= MMIO_inst_stepgenmoduleconfig_dir_setup_time4;
    MMIO_inst_stepgenmoduleconfig_csrstatus8_status <= stepgenmodule4_position[68:5];
    MMIO_inst_stepgenmoduleconfig_speed4 <= stepgenmodule4_speed[46:16];
    MMIO_inst_stepgenmoduleconfig_index_flag4 <= stepgenmodule4_index_flag;
    if ((MMIO_inst_wall_clock_status >= MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage)) begin
        stepgenmodule4_speed_target <= {MMIO_inst_stepgenmoduleconfig_speed_target4, 16'd0};
        stepgenmodule4_index_enable <= MMIO_inst_stepgenmoduleconfig_index_enable4;
        stepgenmodule4_max_acceleration <= MMIO_inst_stepgenmoduleconfig_csrstorage14_storage;
    end
    MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd0;
    if (MMIO_inst_reset_storage) begin
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_dat_w <= 32'd2147483648;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd1;
    end
    encodermoduleconfig_reset0 <= MMIO_inst_reset_storage;
    encodermoduleconfig_index_enable0 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[0];
    encodermoduleconfig_reset_index_pulse0 <= MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage[0];
    encodermoduleconfig_index_enable0 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[0];
    MMIO_inst_encodermoduleconfig_csrstatus0_status <= encodermoduleconfig_counter0;
    encodermoduleconfig_reset1 <= MMIO_inst_reset_storage;
    encodermoduleconfig_index_enable1 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[1];
    encodermoduleconfig_reset_index_pulse1 <= MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage[1];
    encodermoduleconfig_index_enable1 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[1];
    MMIO_inst_encodermoduleconfig_csrstatus1_status <= encodermoduleconfig_counter1;
    encodermoduleconfig_reset2 <= MMIO_inst_reset_storage;
    encodermoduleconfig_index_enable2 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[2];
    encodermoduleconfig_reset_index_pulse2 <= MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage[2];
    encodermoduleconfig_index_enable2 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[2];
    MMIO_inst_encodermoduleconfig_csrstatus2_status <= encodermoduleconfig_counter2;
    encodermoduleconfig_reset3 <= MMIO_inst_reset_storage;
    encodermoduleconfig_index_enable3 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[3];
    encodermoduleconfig_reset_index_pulse3 <= MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage[3];
    encodermoduleconfig_index_enable3 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[3];
    MMIO_inst_encodermoduleconfig_csrstatus3_status <= encodermoduleconfig_counter3;
    encodermoduleconfig_reset4 <= MMIO_inst_reset_storage;
    encodermoduleconfig_index_enable4 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[4];
    encodermoduleconfig_reset_index_pulse4 <= MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage[4];
    encodermoduleconfig_index_enable4 <= MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[4];
    MMIO_inst_encodermoduleconfig_csrstatus4_status <= encodermoduleconfig_counter4;
    if ((soc_bus_errors != 32'd4294967295)) begin
        if (soc_bus_error) begin
            soc_bus_errors <= (soc_bus_errors + 1'd1);
        end
    end
    liteethmac_txdatapath_liteethmacpaddinginserter_state <= liteethmac_txdatapath_liteethmacpaddinginserter_next_state;
    if (ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce) begin
        ethcore_mac_core_tx_padding_counter <= ethcore_mac_core_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value;
    end
    if (ethcore_mac_core_tx_crc_ce) begin
        ethcore_mac_core_tx_crc_reg <= ethcore_mac_core_tx_crc_liteethmaccrcengine3_crc_next;
    end
    if (ethcore_mac_core_tx_crc_reset) begin
        ethcore_mac_core_tx_crc_reg <= 32'd4294967295;
    end
    liteethmac_txdatapath_bufferizeendpoints_state <= liteethmac_txdatapath_bufferizeendpoints_next_state;
    if (ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0) begin
        ethcore_mac_core_tx_crc_crc_packet <= ethcore_mac_core_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0;
    end
    if (ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value_ce1) begin
        ethcore_mac_core_tx_crc_last_be <= ethcore_mac_core_tx_crc_last_be_liteethmac_clockdomainsrenamer1_next_value1;
    end
    if (((~ethcore_mac_core_tx_crc_pipe_valid_source_valid) | ethcore_mac_core_tx_crc_pipe_valid_source_ready)) begin
        ethcore_mac_core_tx_crc_pipe_valid_source_valid <= ethcore_mac_core_tx_crc_pipe_valid_sink_valid;
        ethcore_mac_core_tx_crc_pipe_valid_source_first <= ethcore_mac_core_tx_crc_pipe_valid_sink_first;
        ethcore_mac_core_tx_crc_pipe_valid_source_last <= ethcore_mac_core_tx_crc_pipe_valid_sink_last;
        ethcore_mac_core_tx_crc_pipe_valid_source_payload_data <= ethcore_mac_core_tx_crc_pipe_valid_sink_payload_data;
        ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be <= ethcore_mac_core_tx_crc_pipe_valid_sink_payload_last_be;
        ethcore_mac_core_tx_crc_pipe_valid_source_payload_error <= ethcore_mac_core_tx_crc_pipe_valid_sink_payload_error;
    end
    liteethmac_txdatapath_liteethmacpreambleinserter_state <= liteethmac_txdatapath_liteethmacpreambleinserter_next_state;
    if (ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce) begin
        ethcore_mac_core_tx_preamble_count <= ethcore_mac_core_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value;
    end
    ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary <= ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next_binary;
    ethcore_mac_core_tx_cdc_cdc_graycounter0_q <= ethcore_mac_core_tx_cdc_cdc_graycounter0_q_next;
    if (ethcore_mac_core_pulsesynchronizer0_o) begin
        ethcore_mac_core_preamble_errors_status <= (ethcore_mac_core_preamble_errors_status + 1'd1);
    end
    if (ethcore_mac_core_pulsesynchronizer1_o) begin
        ethcore_mac_core_crc_errors_status <= (ethcore_mac_core_crc_errors_status + 1'd1);
    end
    if ((ethcore_mac_core_rx_cdc_cdc_re | (~ethcore_mac_core_rx_cdc_cdc_readable))) begin
        ethcore_mac_core_rx_cdc_cdc_dout <= ethcore_mac_core_rx_cdc_cdc_asyncfifo_dout;
        ethcore_mac_core_rx_cdc_cdc_readable <= ethcore_mac_core_rx_cdc_cdc_asyncfifo_readable;
    end
    ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary <= ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary;
    ethcore_mac_core_rx_cdc_cdc_graycounter1_q <= ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next;
    liteethmac_rxdatapath_liteethmacpreamblechecker_state <= liteethmac_rxdatapath_liteethmacpreamblechecker_next_state;
    if (ethcore_mac_core_pulsesynchronizer0_i) begin
        ethcore_mac_core_pulsesynchronizer0_toggle_i <= (~ethcore_mac_core_pulsesynchronizer0_toggle_i);
    end
    ethcore_mac_core_pulsesynchronizer0_toggle_o_r <= ethcore_mac_core_pulsesynchronizer0_toggle_o;
    if (ethcore_mac_core_liteethmaccrc32checker_crc_ce) begin
        ethcore_mac_core_liteethmaccrc32checker_crc_reg <= ethcore_mac_core_liteethmaccrc32checker_crc_liteethmaccrcengine3_crc_next;
    end
    if (ethcore_mac_core_liteethmaccrc32checker_crc_reset) begin
        ethcore_mac_core_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
    end
    if (((ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we & ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~ethcore_mac_core_liteethmaccrc32checker_syncfifo_replace))) begin
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce <= (ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce + 1'd1);
    end
    if (ethcore_mac_core_liteethmaccrc32checker_syncfifo_do_read) begin
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume <= (ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume + 1'd1);
    end
    if (((ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_we & ethcore_mac_core_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~ethcore_mac_core_liteethmaccrc32checker_syncfifo_replace))) begin
        if ((~ethcore_mac_core_liteethmaccrc32checker_syncfifo_do_read)) begin
            ethcore_mac_core_liteethmaccrc32checker_syncfifo_level <= (ethcore_mac_core_liteethmaccrc32checker_syncfifo_level + 1'd1);
        end
    end else begin
        if (ethcore_mac_core_liteethmaccrc32checker_syncfifo_do_read) begin
            ethcore_mac_core_liteethmaccrc32checker_syncfifo_level <= (ethcore_mac_core_liteethmaccrc32checker_syncfifo_level - 1'd1);
        end
    end
    if (ethcore_mac_core_liteethmaccrc32checker_fifo_reset) begin
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_level <= 2'd0;
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
    end
    liteethmac_rxdatapath_bufferizeendpoints_state <= liteethmac_rxdatapath_bufferizeendpoints_next_state;
    if (ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0) begin
        ethcore_mac_core_liteethmaccrc32checker_last_be <= ethcore_mac_core_liteethmaccrc32checker_last_be_liteethmac_next_value0;
    end
    if (ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1) begin
        ethcore_mac_core_liteethmaccrc32checker_crc_error1 <= ethcore_mac_core_liteethmaccrc32checker_crc_error1_liteethmac_next_value1;
    end
    if (((~ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid) | ethcore_mac_core_bufferizeendpoints_pipe_valid_source_ready)) begin
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid <= ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_valid;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_first <= ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_first;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_last <= ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_last;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data <= ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_data;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be <= ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_last_be;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error <= ethcore_mac_core_bufferizeendpoints_pipe_valid_sink_payload_error;
    end
    if (ethcore_mac_core_pulsesynchronizer1_i) begin
        ethcore_mac_core_pulsesynchronizer1_toggle_i <= (~ethcore_mac_core_pulsesynchronizer1_toggle_i);
    end
    ethcore_mac_core_pulsesynchronizer1_toggle_o_r <= ethcore_mac_core_pulsesynchronizer1_toggle_o;
    case (liteethmac_grant)
        1'd0: begin
            if ((~liteethmac_request[0])) begin
                if (liteethmac_request[1]) begin
                    liteethmac_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~liteethmac_request[1])) begin
                if (liteethmac_request[0]) begin
                    liteethmac_grant <= 1'd0;
                end
            end
        end
    endcase
    liteethmac_status0_ongoing1 <= liteethmac_status0_ongoing0;
    if (liteethmac_status0_last) begin
        liteethmac_status0_first <= 1'd1;
    end else begin
        if ((ethcore_arp_mac_port_sink_valid & ethcore_arp_mac_port_sink_ready)) begin
            liteethmac_status0_first <= 1'd0;
        end
    end
    liteethmac_status1_ongoing1 <= liteethmac_status1_ongoing0;
    if (liteethmac_status1_last) begin
        liteethmac_status1_first <= 1'd1;
    end else begin
        if ((ethcore_ip_mac_port_sink_valid & ethcore_ip_mac_port_sink_ready)) begin
            liteethmac_status1_first <= 1'd0;
        end
    end
    if (liteethmac_first) begin
        liteethmac_sel_ongoing <= liteethmac_sel0;
    end
    liteethmac_ongoing1 <= liteethmac_ongoing0;
    if (liteethmac_last) begin
        liteethmac_first <= 1'd1;
    end else begin
        if ((ethcore_mac_crossbar_sink_valid & ethcore_mac_crossbar_sink_ready)) begin
            liteethmac_first <= 1'd0;
        end
    end
    if (ethcore_mac_packetizer_sr_load) begin
        ethcore_mac_packetizer_sr <= ethcore_mac_packetizer_header;
    end
    if (ethcore_mac_packetizer_sr_shift) begin
        ethcore_mac_packetizer_sr <= ethcore_mac_packetizer_sr[111:32];
    end
    if ((ethcore_mac_packetizer_source_valid & ethcore_mac_packetizer_source_ready)) begin
        ethcore_mac_packetizer_sink_d_valid <= ethcore_mac_packetizer_sink_valid;
        ethcore_mac_packetizer_sink_d_ready <= ethcore_mac_packetizer_sink_ready;
        ethcore_mac_packetizer_sink_d_first <= ethcore_mac_packetizer_sink_first;
        ethcore_mac_packetizer_sink_d_last <= ethcore_mac_packetizer_sink_last;
        ethcore_mac_packetizer_sink_d_payload_ethernet_type <= ethcore_mac_packetizer_sink_payload_ethernet_type;
        ethcore_mac_packetizer_sink_d_payload_sender_mac <= ethcore_mac_packetizer_sink_payload_sender_mac;
        ethcore_mac_packetizer_sink_d_payload_target_mac <= ethcore_mac_packetizer_sink_payload_target_mac;
        ethcore_mac_packetizer_sink_d_payload_data <= ethcore_mac_packetizer_sink_payload_data;
        ethcore_mac_packetizer_sink_d_payload_last_be <= ethcore_mac_packetizer_sink_payload_last_be;
        ethcore_mac_packetizer_sink_d_payload_error <= ethcore_mac_packetizer_sink_payload_error;
    end
    liteethmac_fsm0_state0 <= liteethmac_fsm0_next_state0;
    if (ethcore_mac_packetizer_count_liteethmac_fsm0_next_value_ce0) begin
        ethcore_mac_packetizer_count <= ethcore_mac_packetizer_count_liteethmac_fsm0_next_value0;
    end
    if (ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value_ce1) begin
        ethcore_mac_packetizer_fsm_from_idle <= ethcore_mac_packetizer_fsm_from_idle_liteethmac_fsm0_next_value1;
    end
    liteethmac_fsm1_state0 <= liteethmac_fsm1_next_state0;
    if (ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value_ce0) begin
        ethcore_mac_packetizer_delayed_last_be <= ethcore_mac_packetizer_delayed_last_be_liteethmac_fsm1_next_value0;
    end
    if (ethcore_mac_depacketizer_sr_shift) begin
        ethcore_mac_depacketizer_sr <= {ethcore_mac_depacketizer_sink_payload_data, ethcore_mac_depacketizer_sr[111:32]};
    end
    if (ethcore_mac_depacketizer_sr_shift_leftover) begin
        ethcore_mac_depacketizer_sr <= {ethcore_mac_depacketizer_sink_payload_data, ethcore_mac_depacketizer_sr[111:16]};
    end
    if ((ethcore_mac_depacketizer_sink_valid & ethcore_mac_depacketizer_sink_ready)) begin
        ethcore_mac_depacketizer_sink_d_valid <= ethcore_mac_depacketizer_sink_valid;
        ethcore_mac_depacketizer_sink_d_ready <= ethcore_mac_depacketizer_sink_ready;
        ethcore_mac_depacketizer_sink_d_first <= ethcore_mac_depacketizer_sink_first;
        ethcore_mac_depacketizer_sink_d_last <= ethcore_mac_depacketizer_sink_last;
        ethcore_mac_depacketizer_sink_d_payload_data <= ethcore_mac_depacketizer_sink_payload_data;
        ethcore_mac_depacketizer_sink_d_payload_last_be <= ethcore_mac_depacketizer_sink_payload_last_be;
        ethcore_mac_depacketizer_sink_d_payload_error <= ethcore_mac_depacketizer_sink_payload_error;
    end
    ethcore_mac_depacketizer_was_in_copy <= ethcore_mac_depacketizer_is_in_copy;
    liteethmac_fsm0_state1 <= liteethmac_fsm0_next_state1;
    if (ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value_ce2) begin
        ethcore_mac_depacketizer_count <= ethcore_mac_depacketizer_count_liteethmac_fsm0_next_value2;
    end
    if (ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value_ce3) begin
        ethcore_mac_depacketizer_fsm_from_idle <= ethcore_mac_depacketizer_fsm_from_idle_liteethmac_fsm0_next_value3;
    end
    liteethmac_fsm1_state1 <= liteethmac_fsm1_next_state1;
    if (ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value_ce1) begin
        ethcore_mac_depacketizer_delayed_last_be <= ethcore_mac_depacketizer_delayed_last_be_liteethmac_fsm1_next_value1;
    end
    if (ethcore_arp_tx_packetizer_sr_load) begin
        ethcore_arp_tx_packetizer_sr <= ethcore_arp_tx_packetizer_header;
    end
    if (ethcore_arp_tx_packetizer_sr_shift) begin
        ethcore_arp_tx_packetizer_sr <= ethcore_arp_tx_packetizer_sr[223:32];
    end
    liteetharptx_fsm0_state <= liteetharptx_fsm0_next_state;
    if (ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value_ce0) begin
        ethcore_arp_tx_packetizer_count <= ethcore_arp_tx_packetizer_count_liteetharp_fsm0_next_value0;
    end
    if (ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value_ce1) begin
        ethcore_arp_tx_packetizer_fsm_from_idle <= ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_fsm0_next_value1;
    end
    liteetharptx_fsm1_state <= liteetharptx_fsm1_next_state;
    if (ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value_ce0) begin
        ethcore_arp_tx_packetizer_delayed_last_be <= ethcore_arp_tx_packetizer_delayed_last_be_liteetharp_fsm1_next_value0;
    end
    liteetharptx_state <= liteetharptx_next_state;
    if (ethcore_arp_tx_counter_liteetharp_next_value_ce) begin
        ethcore_arp_tx_counter <= ethcore_arp_tx_counter_liteetharp_next_value;
    end
    ethcore_arp_rx_valid <= (((((ethcore_arp_rx_depacketizer_source_valid & (ethcore_arp_rx_depacketizer_source_param_hwtype == 1'd1)) & (ethcore_arp_rx_depacketizer_source_param_proto == 12'd2048)) & (ethcore_arp_rx_depacketizer_source_param_hwsize == 3'd6)) & (ethcore_arp_rx_depacketizer_source_param_protosize == 3'd4)) & (ethcore_arp_rx_depacketizer_source_param_target_ip == 32'd3232235826));
    if (ethcore_arp_rx_depacketizer_sr_shift) begin
        ethcore_arp_rx_depacketizer_sr <= {ethcore_arp_rx_depacketizer_sink_payload_data, ethcore_arp_rx_depacketizer_sr[223:32]};
    end
    if (ethcore_arp_rx_depacketizer_sr_shift_leftover) begin
        ethcore_arp_rx_depacketizer_sr <= {ethcore_arp_rx_depacketizer_sink_payload_data, ethcore_arp_rx_depacketizer_sr[223:0]};
    end
    ethcore_arp_rx_depacketizer_was_in_copy <= ethcore_arp_rx_depacketizer_is_in_copy;
    liteetharprx_fsm0_state <= liteetharprx_fsm0_next_state;
    if (ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value_ce2) begin
        ethcore_arp_rx_depacketizer_count <= ethcore_arp_rx_depacketizer_count_liteetharp_fsm0_next_value2;
    end
    if (ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value_ce3) begin
        ethcore_arp_rx_depacketizer_fsm_from_idle <= ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_fsm0_next_value3;
    end
    liteetharprx_fsm1_state <= liteetharprx_fsm1_next_state;
    if (ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value_ce1) begin
        ethcore_arp_rx_depacketizer_delayed_last_be <= ethcore_arp_rx_depacketizer_delayed_last_be_liteetharp_fsm1_next_value1;
    end
    liteetharprx_state <= liteetharprx_next_state;
    if (ethcore_arp_table_request_timer_wait) begin
        if ((~ethcore_arp_table_request_timer_done)) begin
            ethcore_arp_table_request_timer_count <= (ethcore_arp_table_request_timer_count - 1'd1);
        end
    end else begin
        ethcore_arp_table_request_timer_count <= 22'd4000000;
    end
    if (ethcore_arp_table_cache_wait) begin
        if ((~ethcore_arp_table_cache_done)) begin
            ethcore_arp_table_cache_count <= (ethcore_arp_table_cache_count - 1'd1);
        end
    end else begin
        ethcore_arp_table_cache_count <= 26'd40000000;
    end
    liteetharpcache_state <= liteetharpcache_next_state;
    if (ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value_ce0) begin
        ethcore_arp_table_cache_update_count <= ethcore_arp_table_cache_update_count_liteetharp_liteetharpcache_next_value0;
    end
    if (ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value_ce1) begin
        ethcore_arp_table_cache_search_count <= ethcore_arp_table_cache_search_count_liteetharp_liteetharpcache_next_value1;
    end
    if (ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value_ce2) begin
        ethcore_arp_table_cache_error <= ethcore_arp_table_cache_error_liteetharp_liteetharpcache_next_value2;
    end
    fsm_state <= fsm_next_state;
    if (ethcore_arp_table_request_pending_liteetharp_fsm_next_value_ce0) begin
        ethcore_arp_table_request_pending <= ethcore_arp_table_request_pending_liteetharp_fsm_next_value0;
    end
    if (ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value_ce1) begin
        ethcore_arp_table_response_response_payload_mac_address <= ethcore_arp_table_response_response_payload_mac_address_liteetharp_fsm_next_value1;
    end
    if (ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value_ce2) begin
        ethcore_arp_table_response_response_payload_failed <= ethcore_arp_table_response_response_payload_failed_liteetharp_fsm_next_value2;
    end
    if (ethcore_arp_table_request_counter_liteetharp_fsm_next_value_ce3) begin
        ethcore_arp_table_request_counter <= ethcore_arp_table_request_counter_liteetharp_fsm_next_value3;
    end
    if (ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value_ce4) begin
        ethcore_arp_table_request_ip_address <= ethcore_arp_table_request_ip_address_liteetharp_fsm_next_value4;
    end
    if (((~ethcore_ip_tx_pipe_valid_source_valid) | ethcore_ip_tx_pipe_valid_source_ready)) begin
        ethcore_ip_tx_pipe_valid_source_valid <= ethcore_ip_tx_pipe_valid_sink_valid;
        ethcore_ip_tx_pipe_valid_source_first <= ethcore_ip_tx_pipe_valid_sink_first;
        ethcore_ip_tx_pipe_valid_source_last <= ethcore_ip_tx_pipe_valid_sink_last;
        ethcore_ip_tx_pipe_valid_source_payload_data <= ethcore_ip_tx_pipe_valid_sink_payload_data;
        ethcore_ip_tx_pipe_valid_source_payload_last_be <= ethcore_ip_tx_pipe_valid_sink_payload_last_be;
        ethcore_ip_tx_pipe_valid_source_payload_error <= ethcore_ip_tx_pipe_valid_sink_payload_error;
        ethcore_ip_tx_pipe_valid_source_param_length <= ethcore_ip_tx_pipe_valid_sink_param_length;
        ethcore_ip_tx_pipe_valid_source_param_protocol <= ethcore_ip_tx_pipe_valid_sink_param_protocol;
        ethcore_ip_tx_pipe_valid_source_param_ip_address <= ethcore_ip_tx_pipe_valid_sink_param_ip_address;
    end
    if (ethcore_ip_tx_ce) begin
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next0 <= {ethcore_ip_tx_liteethipv4checksum0, (ethcore_ip_tx_liteethipv4checksum_s_next0[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next0[16])};
        end
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next1 <= {ethcore_ip_tx_liteethipv4checksum1, (ethcore_ip_tx_liteethipv4checksum_s_next1[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next1[16])};
        end
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next2 <= {ethcore_ip_tx_liteethipv4checksum2, (ethcore_ip_tx_liteethipv4checksum_s_next2[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next2[16])};
        end
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next3 <= {ethcore_ip_tx_liteethipv4checksum3, (ethcore_ip_tx_liteethipv4checksum_s_next3[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next3[16])};
        end
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next4 <= {ethcore_ip_tx_liteethipv4checksum4, (ethcore_ip_tx_liteethipv4checksum_s_next4[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next4[16])};
        end
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next5 <= {ethcore_ip_tx_liteethipv4checksum5, (ethcore_ip_tx_liteethipv4checksum_s_next5[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next5[16])};
        end
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next6 <= {ethcore_ip_tx_liteethipv4checksum6, (ethcore_ip_tx_liteethipv4checksum_s_next6[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next6[16])};
        end
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next7 <= {ethcore_ip_tx_liteethipv4checksum7, (ethcore_ip_tx_liteethipv4checksum_s_next7[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next7[16])};
        end
        if ((~ethcore_ip_tx_liteethipv4checksum_done)) begin
            ethcore_ip_tx_liteethipv4checksum_r_next8 <= {ethcore_ip_tx_liteethipv4checksum8, (ethcore_ip_tx_liteethipv4checksum_s_next8[15:0] + ethcore_ip_tx_liteethipv4checksum_s_next8[16])};
        end
        if (ethcore_ip_tx_liteethipv4checksum_counter_ce) begin
            ethcore_ip_tx_liteethipv4checksum_counter <= (ethcore_ip_tx_liteethipv4checksum_counter + 1'd1);
        end
    end
    if (ethcore_ip_tx_reset) begin
        ethcore_ip_tx_liteethipv4checksum_counter <= 4'd0;
    end
    if (ethcore_ip_tx_packetizer_sr_load) begin
        ethcore_ip_tx_packetizer_sr <= ethcore_ip_tx_packetizer_header;
    end
    if (ethcore_ip_tx_packetizer_sr_shift) begin
        ethcore_ip_tx_packetizer_sr <= ethcore_ip_tx_packetizer_sr[159:32];
    end
    liteethip_liteethiptx_fsm0_state <= liteethip_liteethiptx_fsm0_next_state;
    if (ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value_ce0) begin
        ethcore_ip_tx_packetizer_count <= ethcore_ip_tx_packetizer_count_liteethip_fsm0_next_value0;
    end
    if (ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value_ce1) begin
        ethcore_ip_tx_packetizer_fsm_from_idle <= ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_fsm0_next_value1;
    end
    liteethip_liteethiptx_fsm1_state <= liteethip_liteethiptx_fsm1_next_state;
    if (ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value_ce0) begin
        ethcore_ip_tx_packetizer_delayed_last_be <= ethcore_ip_tx_packetizer_delayed_last_be_liteethip_fsm1_next_value0;
    end
    liteethip_liteethiptx_state <= liteethip_liteethiptx_next_state;
    if (ethcore_ip_tx_target_mac_liteethip_next_value_ce) begin
        ethcore_ip_tx_target_mac <= ethcore_ip_tx_target_mac_liteethip_next_value;
    end
    if (ethcore_ip_rx_depacketizer_sr_shift) begin
        ethcore_ip_rx_depacketizer_sr <= {ethcore_ip_rx_depacketizer_sink_payload_data, ethcore_ip_rx_depacketizer_sr[159:32]};
    end
    if (ethcore_ip_rx_depacketizer_sr_shift_leftover) begin
        ethcore_ip_rx_depacketizer_sr <= {ethcore_ip_rx_depacketizer_sink_payload_data, ethcore_ip_rx_depacketizer_sr[159:0]};
    end
    ethcore_ip_rx_depacketizer_was_in_copy <= ethcore_ip_rx_depacketizer_is_in_copy;
    liteethip_liteethiprx_fsm0_state <= liteethip_liteethiprx_fsm0_next_state;
    if (ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value_ce2) begin
        ethcore_ip_rx_depacketizer_count <= ethcore_ip_rx_depacketizer_count_liteethip_fsm0_next_value2;
    end
    if (ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value_ce3) begin
        ethcore_ip_rx_depacketizer_fsm_from_idle <= ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_fsm0_next_value3;
    end
    liteethip_liteethiprx_fsm1_state <= liteethip_liteethiprx_fsm1_next_state;
    if (ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value_ce1) begin
        ethcore_ip_rx_depacketizer_delayed_last_be <= ethcore_ip_rx_depacketizer_delayed_last_be_liteethip_fsm1_next_value1;
    end
    if (ethcore_ip_rx_ce) begin
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next0 <= {ethcore_ip_rx_liteethipv4checksum0, (ethcore_ip_rx_liteethipv4checksum_s_next0[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next0[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next1 <= {ethcore_ip_rx_liteethipv4checksum1, (ethcore_ip_rx_liteethipv4checksum_s_next1[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next1[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next2 <= {ethcore_ip_rx_liteethipv4checksum2, (ethcore_ip_rx_liteethipv4checksum_s_next2[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next2[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next3 <= {ethcore_ip_rx_liteethipv4checksum3, (ethcore_ip_rx_liteethipv4checksum_s_next3[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next3[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next4 <= {ethcore_ip_rx_liteethipv4checksum4, (ethcore_ip_rx_liteethipv4checksum_s_next4[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next4[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next5 <= {ethcore_ip_rx_liteethipv4checksum5, (ethcore_ip_rx_liteethipv4checksum_s_next5[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next5[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next6 <= {ethcore_ip_rx_liteethipv4checksum6, (ethcore_ip_rx_liteethipv4checksum_s_next6[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next6[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next7 <= {ethcore_ip_rx_liteethipv4checksum7, (ethcore_ip_rx_liteethipv4checksum_s_next7[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next7[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next8 <= {ethcore_ip_rx_liteethipv4checksum8, (ethcore_ip_rx_liteethipv4checksum_s_next8[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next8[16])};
        end
        if ((~ethcore_ip_rx_liteethipv4checksum_done)) begin
            ethcore_ip_rx_liteethipv4checksum_r_next9 <= {ethcore_ip_rx_liteethipv4checksum9, (ethcore_ip_rx_liteethipv4checksum_s_next9[15:0] + ethcore_ip_rx_liteethipv4checksum_s_next9[16])};
        end
        if (ethcore_ip_rx_liteethipv4checksum_counter_ce) begin
            ethcore_ip_rx_liteethipv4checksum_counter <= (ethcore_ip_rx_liteethipv4checksum_counter + 1'd1);
        end
    end
    if (ethcore_ip_rx_reset) begin
        ethcore_ip_rx_liteethipv4checksum_counter <= 4'd0;
    end
    liteethip_liteethiprx_state <= liteethip_liteethiprx_next_state;
    case (liteethip_grant)
        1'd0: begin
            if ((~liteethip_request[0])) begin
                if (liteethip_request[1]) begin
                    liteethip_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~liteethip_request[1])) begin
                if (liteethip_request[0]) begin
                    liteethip_grant <= 1'd0;
                end
            end
        end
    endcase
    liteethip_status0_ongoing1 <= liteethip_status0_ongoing0;
    if (liteethip_status0_last) begin
        liteethip_status0_first <= 1'd1;
    end else begin
        if ((ethcore_icmp_ip_port_sink_valid & ethcore_icmp_ip_port_sink_ready)) begin
            liteethip_status0_first <= 1'd0;
        end
    end
    liteethip_status1_ongoing1 <= liteethip_status1_ongoing0;
    if (liteethip_status1_last) begin
        liteethip_status1_first <= 1'd1;
    end else begin
        if ((ethcore_ip_port_sink_valid & ethcore_ip_port_sink_ready)) begin
            liteethip_status1_first <= 1'd0;
        end
    end
    if (liteethip_first) begin
        liteethip_sel_ongoing <= liteethip_sel0;
    end
    liteethip_ongoing1 <= liteethip_ongoing0;
    if (liteethip_last) begin
        liteethip_first <= 1'd1;
    end else begin
        if ((ethcore_ip_crossbar_sink_valid & ethcore_ip_crossbar_sink_ready)) begin
            liteethip_first <= 1'd0;
        end
    end
    if (ethcore_icmp_tx_packetizer_sr_load) begin
        ethcore_icmp_tx_packetizer_sr <= ethcore_icmp_tx_packetizer_header;
    end
    if (ethcore_icmp_tx_packetizer_sr_shift) begin
        ethcore_icmp_tx_packetizer_sr <= ethcore_icmp_tx_packetizer_sr[63:32];
    end
    liteethicmptx_fsm0_state <= liteethicmptx_fsm0_next_state;
    if (ethcore_icmp_tx_packetizer_count_fsm0_next_value_ce0) begin
        ethcore_icmp_tx_packetizer_count <= ethcore_icmp_tx_packetizer_count_fsm0_next_value0;
    end
    if (ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value_ce1) begin
        ethcore_icmp_tx_packetizer_fsm_from_idle <= ethcore_icmp_tx_packetizer_fsm_from_idle_fsm0_next_value1;
    end
    liteethicmptx_fsm1_state <= liteethicmptx_fsm1_next_state;
    if (ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value_ce0) begin
        ethcore_icmp_tx_packetizer_delayed_last_be <= ethcore_icmp_tx_packetizer_delayed_last_be_fsm1_next_value0;
    end
    liteethicmptx_state <= liteethicmptx_next_state;
    if (ethcore_icmp_rx_depacketizer_sr_shift) begin
        ethcore_icmp_rx_depacketizer_sr <= {ethcore_icmp_rx_depacketizer_sink_payload_data, ethcore_icmp_rx_depacketizer_sr[63:32]};
    end
    if (ethcore_icmp_rx_depacketizer_sr_shift_leftover) begin
        ethcore_icmp_rx_depacketizer_sr <= {ethcore_icmp_rx_depacketizer_sink_payload_data, ethcore_icmp_rx_depacketizer_sr[63:0]};
    end
    ethcore_icmp_rx_depacketizer_was_in_copy <= ethcore_icmp_rx_depacketizer_is_in_copy;
    liteethicmprx_fsm0_state <= liteethicmprx_fsm0_next_state;
    if (ethcore_icmp_rx_depacketizer_count_fsm0_next_value_ce2) begin
        ethcore_icmp_rx_depacketizer_count <= ethcore_icmp_rx_depacketizer_count_fsm0_next_value2;
    end
    if (ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce3) begin
        ethcore_icmp_rx_depacketizer_fsm_from_idle <= ethcore_icmp_rx_depacketizer_fsm_from_idle_fsm0_next_value3;
    end
    liteethicmprx_fsm1_state <= liteethicmprx_fsm1_next_state;
    if (ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value_ce1) begin
        ethcore_icmp_rx_depacketizer_delayed_last_be <= ethcore_icmp_rx_depacketizer_delayed_last_be_fsm1_next_value1;
    end
    liteethicmprx_state <= liteethicmprx_next_state;
    if (ethcore_icmp_echo_payload_fifo_syncfifo_re) begin
        ethcore_icmp_echo_payload_fifo_readable <= 1'd1;
    end else begin
        if (ethcore_icmp_echo_payload_fifo_re) begin
            ethcore_icmp_echo_payload_fifo_readable <= 1'd0;
        end
    end
    if (((ethcore_icmp_echo_payload_fifo_syncfifo_we & ethcore_icmp_echo_payload_fifo_syncfifo_writable) & (~ethcore_icmp_echo_payload_fifo_replace))) begin
        ethcore_icmp_echo_payload_fifo_produce <= (ethcore_icmp_echo_payload_fifo_produce + 1'd1);
    end
    if (ethcore_icmp_echo_payload_fifo_do_read) begin
        ethcore_icmp_echo_payload_fifo_consume <= (ethcore_icmp_echo_payload_fifo_consume + 1'd1);
    end
    if (((ethcore_icmp_echo_payload_fifo_syncfifo_we & ethcore_icmp_echo_payload_fifo_syncfifo_writable) & (~ethcore_icmp_echo_payload_fifo_replace))) begin
        if ((~ethcore_icmp_echo_payload_fifo_do_read)) begin
            ethcore_icmp_echo_payload_fifo_level0 <= (ethcore_icmp_echo_payload_fifo_level0 + 1'd1);
        end
    end else begin
        if (ethcore_icmp_echo_payload_fifo_do_read) begin
            ethcore_icmp_echo_payload_fifo_level0 <= (ethcore_icmp_echo_payload_fifo_level0 - 1'd1);
        end
    end
    if (ethcore_icmp_echo_param_fifo_syncfifo_re) begin
        ethcore_icmp_echo_param_fifo_readable <= 1'd1;
    end else begin
        if (ethcore_icmp_echo_param_fifo_re) begin
            ethcore_icmp_echo_param_fifo_readable <= 1'd0;
        end
    end
    if (((ethcore_icmp_echo_param_fifo_syncfifo_we & ethcore_icmp_echo_param_fifo_syncfifo_writable) & (~ethcore_icmp_echo_param_fifo_replace))) begin
        ethcore_icmp_echo_param_fifo_produce <= (ethcore_icmp_echo_param_fifo_produce + 1'd1);
    end
    if (ethcore_icmp_echo_param_fifo_do_read) begin
        ethcore_icmp_echo_param_fifo_consume <= (ethcore_icmp_echo_param_fifo_consume + 1'd1);
    end
    if (((ethcore_icmp_echo_param_fifo_syncfifo_we & ethcore_icmp_echo_param_fifo_syncfifo_writable) & (~ethcore_icmp_echo_param_fifo_replace))) begin
        if ((~ethcore_icmp_echo_param_fifo_do_read)) begin
            ethcore_icmp_echo_param_fifo_level0 <= (ethcore_icmp_echo_param_fifo_level0 + 1'd1);
        end
    end else begin
        if (ethcore_icmp_echo_param_fifo_do_read) begin
            ethcore_icmp_echo_param_fifo_level0 <= (ethcore_icmp_echo_param_fifo_level0 - 1'd1);
        end
    end
    if (ethcore_tx_packetizer_sr_load) begin
        ethcore_tx_packetizer_sr <= ethcore_tx_packetizer_header;
    end
    if (ethcore_tx_packetizer_sr_shift) begin
        ethcore_tx_packetizer_sr <= ethcore_tx_packetizer_sr[63:32];
    end
    liteethudp_liteethudptx_fsm0_state <= liteethudp_liteethudptx_fsm0_next_state;
    if (ethcore_tx_packetizer_count_liteethudp_fsm0_next_value_ce0) begin
        ethcore_tx_packetizer_count <= ethcore_tx_packetizer_count_liteethudp_fsm0_next_value0;
    end
    if (ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value_ce1) begin
        ethcore_tx_packetizer_fsm_from_idle <= ethcore_tx_packetizer_fsm_from_idle_liteethudp_fsm0_next_value1;
    end
    liteethudp_liteethudptx_fsm1_state <= liteethudp_liteethudptx_fsm1_next_state;
    if (ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value_ce0) begin
        ethcore_tx_packetizer_delayed_last_be <= ethcore_tx_packetizer_delayed_last_be_liteethudp_fsm1_next_value0;
    end
    liteethudp_liteethudptx_state <= liteethudp_liteethudptx_next_state;
    if (ethcore_rx_depacketizer_sr_shift) begin
        ethcore_rx_depacketizer_sr <= {ethcore_rx_depacketizer_sink_payload_data, ethcore_rx_depacketizer_sr[63:32]};
    end
    if (ethcore_rx_depacketizer_sr_shift_leftover) begin
        ethcore_rx_depacketizer_sr <= {ethcore_rx_depacketizer_sink_payload_data, ethcore_rx_depacketizer_sr[63:0]};
    end
    ethcore_rx_depacketizer_was_in_copy <= ethcore_rx_depacketizer_is_in_copy;
    liteethudp_liteethudprx_fsm0_state <= liteethudp_liteethudprx_fsm0_next_state;
    if (ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value_ce2) begin
        ethcore_rx_depacketizer_count <= ethcore_rx_depacketizer_count_liteethudp_fsm0_next_value2;
    end
    if (ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value_ce3) begin
        ethcore_rx_depacketizer_fsm_from_idle <= ethcore_rx_depacketizer_fsm_from_idle_liteethudp_fsm0_next_value3;
    end
    liteethudp_liteethudprx_fsm1_state <= liteethudp_liteethudprx_fsm1_next_state;
    if (ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value_ce1) begin
        ethcore_rx_depacketizer_delayed_last_be <= ethcore_rx_depacketizer_delayed_last_be_liteethudp_fsm1_next_value1;
    end
    liteethudp_liteethudprx_state <= liteethudp_liteethudprx_next_state;
    if (ethcore_rx_count_liteethudp_next_value_ce) begin
        ethcore_rx_count <= ethcore_rx_count_liteethudp_next_value;
    end
    if (liteethudp_first) begin
        liteethudp_sel_ongoing <= liteethudp_sel0;
    end
    liteethudp_ongoing1 <= liteethudp_ongoing0;
    if (liteethudp_last) begin
        liteethudp_first <= 1'd1;
    end else begin
        if ((ethcore_crossbar_sink_valid & ethcore_crossbar_sink_ready)) begin
            liteethudp_first <= 1'd0;
        end
    end
    if (etherbone_tx_packetizer_sr_load) begin
        etherbone_tx_packetizer_sr <= etherbone_tx_packetizer_header;
    end
    if (etherbone_tx_packetizer_sr_shift) begin
        etherbone_tx_packetizer_sr <= etherbone_tx_packetizer_sr[63:32];
    end
    liteethetherbonepackettx_fsm0_state <= liteethetherbonepackettx_fsm0_next_state;
    if (etherbone_tx_packetizer_count_fsm0_next_value_ce4) begin
        etherbone_tx_packetizer_count <= etherbone_tx_packetizer_count_fsm0_next_value4;
    end
    if (etherbone_tx_packetizer_fsm_from_idle_fsm0_next_value_ce5) begin
        etherbone_tx_packetizer_fsm_from_idle <= etherbone_tx_packetizer_fsm_from_idle_fsm0_next_value5;
    end
    liteethetherbonepackettx_fsm1_state <= liteethetherbonepackettx_fsm1_next_state;
    if (etherbone_tx_packetizer_delayed_last_be_fsm1_next_value_ce2) begin
        etherbone_tx_packetizer_delayed_last_be <= etherbone_tx_packetizer_delayed_last_be_fsm1_next_value2;
    end
    liteethetherbonepackettx_state <= liteethetherbonepackettx_next_state;
    if (etherbone_rx_depacketizer_sr_shift) begin
        etherbone_rx_depacketizer_sr <= {etherbone_rx_depacketizer_sink_payload_data, etherbone_rx_depacketizer_sr[63:32]};
    end
    if (etherbone_rx_depacketizer_sr_shift_leftover) begin
        etherbone_rx_depacketizer_sr <= {etherbone_rx_depacketizer_sink_payload_data, etherbone_rx_depacketizer_sr[63:0]};
    end
    etherbone_rx_depacketizer_was_in_copy <= etherbone_rx_depacketizer_is_in_copy;
    liteethetherbonepacketrx_fsm0_state <= liteethetherbonepacketrx_fsm0_next_state;
    if (etherbone_rx_depacketizer_count_fsm0_next_value_ce6) begin
        etherbone_rx_depacketizer_count <= etherbone_rx_depacketizer_count_fsm0_next_value6;
    end
    if (etherbone_rx_depacketizer_fsm_from_idle_fsm0_next_value_ce7) begin
        etherbone_rx_depacketizer_fsm_from_idle <= etherbone_rx_depacketizer_fsm_from_idle_fsm0_next_value7;
    end
    liteethetherbonepacketrx_fsm1_state <= liteethetherbonepacketrx_fsm1_next_state;
    if (etherbone_rx_depacketizer_delayed_last_be_fsm1_next_value_ce3) begin
        etherbone_rx_depacketizer_delayed_last_be <= etherbone_rx_depacketizer_delayed_last_be_fsm1_next_value3;
    end
    liteethetherbonepacketrx_state <= liteethetherbonepacketrx_next_state;
    if (((~etherbone_probe_pipe_valid_source_valid) | etherbone_probe_pipe_valid_source_ready)) begin
        etherbone_probe_pipe_valid_source_valid <= etherbone_probe_pipe_valid_sink_valid;
        etherbone_probe_pipe_valid_source_first <= etherbone_probe_pipe_valid_sink_first;
        etherbone_probe_pipe_valid_source_last <= etherbone_probe_pipe_valid_sink_last;
        etherbone_probe_pipe_valid_source_payload_data <= etherbone_probe_pipe_valid_sink_payload_data;
        etherbone_probe_pipe_valid_source_payload_last_be <= etherbone_probe_pipe_valid_sink_payload_last_be;
        etherbone_probe_pipe_valid_source_payload_error <= etherbone_probe_pipe_valid_sink_payload_error;
    end
    if (((etherbone_probe_param_fifo_syncfifo_we & etherbone_probe_param_fifo_syncfifo_writable) & (~etherbone_probe_param_fifo_replace))) begin
        etherbone_probe_param_fifo_produce <= (etherbone_probe_param_fifo_produce + 1'd1);
    end
    if (etherbone_probe_param_fifo_do_read) begin
        etherbone_probe_param_fifo_consume <= (etherbone_probe_param_fifo_consume + 1'd1);
    end
    if (((etherbone_probe_param_fifo_syncfifo_we & etherbone_probe_param_fifo_syncfifo_writable) & (~etherbone_probe_param_fifo_replace))) begin
        if ((~etherbone_probe_param_fifo_do_read)) begin
            etherbone_probe_param_fifo_level <= (etherbone_probe_param_fifo_level + 1'd1);
        end
    end else begin
        if (etherbone_probe_param_fifo_do_read) begin
            etherbone_probe_param_fifo_level <= (etherbone_probe_param_fifo_level - 1'd1);
        end
    end
    liteethetherboneprobe_state <= liteethetherboneprobe_next_state;
    if ((etherbone_record_sink_sink_valid & etherbone_record_sink_sink_ready)) begin
        if (etherbone_record_first) begin
            etherbone_record_last_ip_address <= etherbone_record_sink_sink_param_ip_address;
        end
        etherbone_record_first <= etherbone_record_sink_sink_last;
    end
    if (etherbone_record_depacketizer_sr_shift) begin
        etherbone_record_depacketizer_sr <= etherbone_record_depacketizer_sink_payload_data;
    end
    etherbone_record_depacketizer_was_in_copy <= etherbone_record_depacketizer_is_in_copy;
    fsm0_state0 <= fsm0_next_state0;
    if (etherbone_record_depacketizer_count_fsm0_next_value_ce8) begin
        etherbone_record_depacketizer_count <= etherbone_record_depacketizer_count_fsm0_next_value8;
    end
    if (etherbone_record_depacketizer_fsm_from_idle_fsm0_next_value_ce9) begin
        etherbone_record_depacketizer_fsm_from_idle <= etherbone_record_depacketizer_fsm_from_idle_fsm0_next_value9;
    end
    fsm1_state0 <= fsm1_next_state0;
    if (etherbone_record_depacketizer_delayed_last_be_fsm1_next_value_ce4) begin
        etherbone_record_depacketizer_delayed_last_be <= etherbone_record_depacketizer_delayed_last_be_fsm1_next_value4;
    end
    if (etherbone_record_receiver_base_addr_update) begin
        etherbone_record_receiver_base_addr <= etherbone_record_receiver_source_source_payload_data;
    end
    if (etherbone_record_receiver_payload_fifo_syncfifo_re) begin
        etherbone_record_receiver_payload_fifo_readable <= 1'd1;
    end else begin
        if (etherbone_record_receiver_payload_fifo_re) begin
            etherbone_record_receiver_payload_fifo_readable <= 1'd0;
        end
    end
    if (((etherbone_record_receiver_payload_fifo_syncfifo_we & etherbone_record_receiver_payload_fifo_syncfifo_writable) & (~etherbone_record_receiver_payload_fifo_replace))) begin
        if ((etherbone_record_receiver_payload_fifo_produce == 8'd254)) begin
            etherbone_record_receiver_payload_fifo_produce <= 1'd0;
        end else begin
            etherbone_record_receiver_payload_fifo_produce <= (etherbone_record_receiver_payload_fifo_produce + 1'd1);
        end
    end
    if (etherbone_record_receiver_payload_fifo_do_read) begin
        if ((etherbone_record_receiver_payload_fifo_consume == 8'd254)) begin
            etherbone_record_receiver_payload_fifo_consume <= 1'd0;
        end else begin
            etherbone_record_receiver_payload_fifo_consume <= (etherbone_record_receiver_payload_fifo_consume + 1'd1);
        end
    end
    if (((etherbone_record_receiver_payload_fifo_syncfifo_we & etherbone_record_receiver_payload_fifo_syncfifo_writable) & (~etherbone_record_receiver_payload_fifo_replace))) begin
        if ((~etherbone_record_receiver_payload_fifo_do_read)) begin
            etherbone_record_receiver_payload_fifo_level0 <= (etherbone_record_receiver_payload_fifo_level0 + 1'd1);
        end
    end else begin
        if (etherbone_record_receiver_payload_fifo_do_read) begin
            etherbone_record_receiver_payload_fifo_level0 <= (etherbone_record_receiver_payload_fifo_level0 - 1'd1);
        end
    end
    if (etherbone_record_receiver_param_fifo_syncfifo_re) begin
        etherbone_record_receiver_param_fifo_readable <= 1'd1;
    end else begin
        if (etherbone_record_receiver_param_fifo_re) begin
            etherbone_record_receiver_param_fifo_readable <= 1'd0;
        end
    end
    if (((etherbone_record_receiver_param_fifo_syncfifo_we & etherbone_record_receiver_param_fifo_syncfifo_writable) & (~etherbone_record_receiver_param_fifo_replace))) begin
        etherbone_record_receiver_param_fifo_produce <= (etherbone_record_receiver_param_fifo_produce + 1'd1);
    end
    if (etherbone_record_receiver_param_fifo_do_read) begin
        etherbone_record_receiver_param_fifo_consume <= (etherbone_record_receiver_param_fifo_consume + 1'd1);
    end
    if (((etherbone_record_receiver_param_fifo_syncfifo_we & etherbone_record_receiver_param_fifo_syncfifo_writable) & (~etherbone_record_receiver_param_fifo_replace))) begin
        if ((~etherbone_record_receiver_param_fifo_do_read)) begin
            etherbone_record_receiver_param_fifo_level0 <= (etherbone_record_receiver_param_fifo_level0 + 1'd1);
        end
    end else begin
        if (etherbone_record_receiver_param_fifo_do_read) begin
            etherbone_record_receiver_param_fifo_level0 <= (etherbone_record_receiver_param_fifo_level0 - 1'd1);
        end
    end
    liteethetherbonerecordreceiver_state <= liteethetherbonerecordreceiver_next_state;
    if (etherbone_record_receiver_count_next_value_ce) begin
        etherbone_record_receiver_count <= etherbone_record_receiver_count_next_value;
    end
    if (etherbone_record_sender_payload_fifo_syncfifo_re) begin
        etherbone_record_sender_payload_fifo_readable <= 1'd1;
    end else begin
        if (etherbone_record_sender_payload_fifo_re) begin
            etherbone_record_sender_payload_fifo_readable <= 1'd0;
        end
    end
    if (((etherbone_record_sender_payload_fifo_syncfifo_we & etherbone_record_sender_payload_fifo_syncfifo_writable) & (~etherbone_record_sender_payload_fifo_replace))) begin
        if ((etherbone_record_sender_payload_fifo_produce == 8'd254)) begin
            etherbone_record_sender_payload_fifo_produce <= 1'd0;
        end else begin
            etherbone_record_sender_payload_fifo_produce <= (etherbone_record_sender_payload_fifo_produce + 1'd1);
        end
    end
    if (etherbone_record_sender_payload_fifo_do_read) begin
        if ((etherbone_record_sender_payload_fifo_consume == 8'd254)) begin
            etherbone_record_sender_payload_fifo_consume <= 1'd0;
        end else begin
            etherbone_record_sender_payload_fifo_consume <= (etherbone_record_sender_payload_fifo_consume + 1'd1);
        end
    end
    if (((etherbone_record_sender_payload_fifo_syncfifo_we & etherbone_record_sender_payload_fifo_syncfifo_writable) & (~etherbone_record_sender_payload_fifo_replace))) begin
        if ((~etherbone_record_sender_payload_fifo_do_read)) begin
            etherbone_record_sender_payload_fifo_level0 <= (etherbone_record_sender_payload_fifo_level0 + 1'd1);
        end
    end else begin
        if (etherbone_record_sender_payload_fifo_do_read) begin
            etherbone_record_sender_payload_fifo_level0 <= (etherbone_record_sender_payload_fifo_level0 - 1'd1);
        end
    end
    if (etherbone_record_sender_param_fifo_syncfifo_re) begin
        etherbone_record_sender_param_fifo_readable <= 1'd1;
    end else begin
        if (etherbone_record_sender_param_fifo_re) begin
            etherbone_record_sender_param_fifo_readable <= 1'd0;
        end
    end
    if (((etherbone_record_sender_param_fifo_syncfifo_we & etherbone_record_sender_param_fifo_syncfifo_writable) & (~etherbone_record_sender_param_fifo_replace))) begin
        etherbone_record_sender_param_fifo_produce <= (etherbone_record_sender_param_fifo_produce + 1'd1);
    end
    if (etherbone_record_sender_param_fifo_do_read) begin
        etherbone_record_sender_param_fifo_consume <= (etherbone_record_sender_param_fifo_consume + 1'd1);
    end
    if (((etherbone_record_sender_param_fifo_syncfifo_we & etherbone_record_sender_param_fifo_syncfifo_writable) & (~etherbone_record_sender_param_fifo_replace))) begin
        if ((~etherbone_record_sender_param_fifo_do_read)) begin
            etherbone_record_sender_param_fifo_level0 <= (etherbone_record_sender_param_fifo_level0 + 1'd1);
        end
    end else begin
        if (etherbone_record_sender_param_fifo_do_read) begin
            etherbone_record_sender_param_fifo_level0 <= (etherbone_record_sender_param_fifo_level0 - 1'd1);
        end
    end
    liteethetherbonerecordsender_state <= liteethetherbonerecordsender_next_state;
    if (etherbone_record_packetizer_sr_load) begin
        etherbone_record_packetizer_sr <= etherbone_record_packetizer_header;
    end
    fsm0_state1 <= fsm0_next_state1;
    if (etherbone_record_packetizer_count_fsm0_next_value_ce10) begin
        etherbone_record_packetizer_count <= etherbone_record_packetizer_count_fsm0_next_value10;
    end
    if (etherbone_record_packetizer_fsm_from_idle_fsm0_next_value_ce11) begin
        etherbone_record_packetizer_fsm_from_idle <= etherbone_record_packetizer_fsm_from_idle_fsm0_next_value11;
    end
    fsm1_state1 <= fsm1_next_state1;
    if (etherbone_record_packetizer_delayed_last_be_fsm1_next_value_ce5) begin
        etherbone_record_packetizer_delayed_last_be <= etherbone_record_packetizer_delayed_last_be_fsm1_next_value5;
    end
    if (etherbone_dispatcher_first) begin
        etherbone_dispatcher_sel_ongoing <= etherbone_dispatcher_sel0;
    end
    etherbone_dispatcher_ongoing1 <= etherbone_dispatcher_ongoing0;
    if (etherbone_dispatcher_last) begin
        etherbone_dispatcher_first <= 1'd1;
    end else begin
        if ((etherbone_rx_source_source_valid & etherbone_rx_source_source_ready)) begin
            etherbone_dispatcher_first <= 1'd0;
        end
    end
    case (etherbone_grant)
        1'd0: begin
            if ((~etherbone_request[0])) begin
                if (etherbone_request[1]) begin
                    etherbone_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~etherbone_request[1])) begin
                if (etherbone_request[0]) begin
                    etherbone_grant <= 1'd0;
                end
            end
        end
    endcase
    etherbone_status0_ongoing1 <= etherbone_status0_ongoing0;
    if (etherbone_status0_last) begin
        etherbone_status0_first <= 1'd1;
    end else begin
        if ((etherbone_probe_source_valid & etherbone_probe_source_ready)) begin
            etherbone_status0_first <= 1'd0;
        end
    end
    etherbone_status1_ongoing1 <= etherbone_status1_ongoing0;
    if (etherbone_status1_last) begin
        etherbone_status1_first <= 1'd1;
    end else begin
        if ((etherbone_record_source_source_valid & etherbone_record_source_source_ready)) begin
            etherbone_status1_first <= 1'd0;
        end
    end
    etherbone_liteethetherbonewishbonemaster_source_payload_addr <= etherbone_liteethetherbonewishbonemaster_sink_payload_addr;
    etherbone_liteethetherbonewishbonemaster_source_param_count <= etherbone_liteethetherbonewishbonemaster_sink_param_count;
    etherbone_liteethetherbonewishbonemaster_source_param_base_addr <= etherbone_liteethetherbonewishbonemaster_sink_param_base_addr;
    etherbone_liteethetherbonewishbonemaster_source_param_be <= etherbone_liteethetherbonewishbonemaster_sink_param_be;
    etherbone_liteethetherbonewishbonemaster_source_param_we <= 1'd1;
    if (etherbone_liteethetherbonewishbonemaster_data_update) begin
        etherbone_liteethetherbonewishbonemaster_source_payload_data <= etherbone_liteethetherbonewishbonemaster_bus_dat_r;
    end
    liteethetherbonewishbonemaster_state <= liteethetherbonewishbonemaster_next_state;
    if (internal_reset) begin
        MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status <= 1'd0;
        MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage <= 1'd0;
    end else begin
        if (MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[31]) begin
            if ((MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[28:0] > 1'd0)) begin
                MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[28:0] <= (MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[28:0] - 1'd1);
                MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0] <= 1'd0;
            end else begin
                MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status[0] <= 1'd1;
            end
        end
    end
    if (((~watchdogfunctionheartbeatconfig_watchdog_is_enabled) | watchdogfunctionheartbeatconfig_watchdog_has_bitten)) begin
        watchdog_function_8efd8997_c6ee_4c7d_a872_8ec5ee6d71930 <= 1'd1;
    end else begin
        watchdogfunctionheartbeatconfig_pwm_counter <= (watchdogfunctionheartbeatconfig_pwm_counter + 1'd1);
        watchdogfunctionheartbeatconfig_beat_counter <= (watchdogfunctionheartbeatconfig_beat_counter + 1'd1);
        if ((watchdogfunctionheartbeatconfig_pwm_counter < watchdogfunctionheartbeatconfig_pwm_width)) begin
            watchdog_function_8efd8997_c6ee_4c7d_a872_8ec5ee6d71930 <= 1'd0;
        end else begin
            watchdog_function_8efd8997_c6ee_4c7d_a872_8ec5ee6d71930 <= 1'd1;
        end
        if ((watchdogfunctionheartbeatconfig_pwm_counter >= 16'd39999)) begin
            watchdogfunctionheartbeatconfig_pwm_counter <= 1'd0;
        end
        if ((watchdogfunctionheartbeatconfig_beat_counter >= 20'd729288)) begin
            watchdogfunctionheartbeatconfig_beat_counter <= 1'd0;
            if ((watchdogfunctionheartbeatconfig_index_counter == 6'd63)) begin
                watchdogfunctionheartbeatconfig_index_counter <= 1'd0;
            end else begin
                watchdogfunctionheartbeatconfig_index_counter <= (watchdogfunctionheartbeatconfig_index_counter + 1'd1);
            end
        end
        watchdogfunctionheartbeatconfig_pwm_width <= self;
    end
    if (((~stepgenmodule0_reset) & (~stepgenmodule0_wait))) begin
        if ((~stepgenmodule0_enable)) begin
            stepgenmodule0_speed_target <= 47'd70368744177664;
        end
        if ((stepgenmodule0_max_acceleration == 1'd0)) begin
            stepgenmodule0_speed <= stepgenmodule0_speed_target;
        end else begin
            if ((stepgenmodule0_speed_target > (stepgenmodule0_speed + stepgenmodule0_max_acceleration))) begin
                stepgenmodule0_speed <= (stepgenmodule0_speed + stepgenmodule0_max_acceleration);
            end else begin
                if ((stepgenmodule0_speed_target < (stepgenmodule0_speed - stepgenmodule0_max_acceleration))) begin
                    stepgenmodule0_speed <= (stepgenmodule0_speed - stepgenmodule0_max_acceleration);
                end else begin
                    stepgenmodule0_speed <= stepgenmodule0_speed_target;
                end
            end
        end
    end
    if (stepgenmodule0_reset) begin
        stepgenmodule0_speed_target <= 47'd70368744177664;
        stepgenmodule0_speed <= 47'd70368744177664;
        stepgenmodule0_max_acceleration <= 1'd0;
        stepgenmodule0_position <= 1'd0;
    end
    if (((~stepgenmodule0_reset) & (~stepgenmodule0_wait))) begin
        stepgenmodule0_position <= ((stepgenmodule0_position + stepgenmodule0_speed[46:16]) - 31'd1073741824);
    end
    if ((stepgenmodule0_position[37] != stepgenmodule0_step_prev)) begin
        if ((~stepgenmodule0_hold_dds)) begin
            stepgenmodule0_step_prev <= stepgenmodule0_position[37];
            stepgenmodule0_steplen_counter_counter <= stepgenmodule0_steplen;
            stepgenmodule0_dir_hold_counter_counter <= (stepgenmodule0_steplen + stepgenmodule0_dir_hold_time);
            stepgenmodule0_dir_setup_counter_counter <= ((stepgenmodule0_steplen + stepgenmodule0_dir_hold_time) + stepgenmodule0_dir_setup_time);
            stepgenmodule0_wait <= 1'd0;
        end else begin
            stepgenmodule0_wait <= 1'd1;
        end
    end
    if ((stepgenmodule0_dir_setup_counter_counter == 1'd0)) begin
        stepgenmodule0_hold_dds <= 1'd0;
    end
    if ((stepgenmodule0_steplen_counter_counter > 1'd0)) begin
        stepgenmodule0_step <= 1'd1;
    end else begin
        stepgenmodule0_step <= 1'd0;
    end
    if ((stepgenmodule0_dir != stepgenmodule0_speed[46])) begin
        stepgenmodule0_hold_dds <= 1'd1;
        if ((stepgenmodule0_dir_setup_counter_counter == 1'd0)) begin
            stepgenmodule0_dir_setup_counter_counter <= stepgenmodule0_dir_setup_time;
        end
        if ((stepgenmodule0_dir_hold_counter_counter == 1'd0)) begin
            stepgenmodule0_dir <= stepgenmodule0_speed[46];
        end
    end
    if ((stepgenmodule0_steplen_counter_counter > 1'd0)) begin
        stepgenmodule0_steplen_counter_counter <= (stepgenmodule0_steplen_counter_counter - 1'd1);
    end
    if ((stepgenmodule0_dir_hold_counter_counter > 1'd0)) begin
        stepgenmodule0_dir_hold_counter_counter <= (stepgenmodule0_dir_hold_counter_counter - 1'd1);
    end
    if ((stepgenmodule0_dir_setup_counter_counter > 1'd0)) begin
        stepgenmodule0_dir_setup_counter_counter <= (stepgenmodule0_dir_setup_counter_counter - 1'd1);
    end
    if (((~stepgenmodule1_reset) & (~stepgenmodule1_wait))) begin
        if ((~stepgenmodule1_enable)) begin
            stepgenmodule1_speed_target <= 47'd70368744177664;
        end
        if ((stepgenmodule1_max_acceleration == 1'd0)) begin
            stepgenmodule1_speed <= stepgenmodule1_speed_target;
        end else begin
            if ((stepgenmodule1_speed_target > (stepgenmodule1_speed + stepgenmodule1_max_acceleration))) begin
                stepgenmodule1_speed <= (stepgenmodule1_speed + stepgenmodule1_max_acceleration);
            end else begin
                if ((stepgenmodule1_speed_target < (stepgenmodule1_speed - stepgenmodule1_max_acceleration))) begin
                    stepgenmodule1_speed <= (stepgenmodule1_speed - stepgenmodule1_max_acceleration);
                end else begin
                    stepgenmodule1_speed <= stepgenmodule1_speed_target;
                end
            end
        end
    end
    if (stepgenmodule1_reset) begin
        stepgenmodule1_speed_target <= 47'd70368744177664;
        stepgenmodule1_speed <= 47'd70368744177664;
        stepgenmodule1_max_acceleration <= 1'd0;
        stepgenmodule1_position <= 1'd0;
    end
    if (((~stepgenmodule1_reset) & (~stepgenmodule1_wait))) begin
        stepgenmodule1_position <= ((stepgenmodule1_position + stepgenmodule1_speed[46:16]) - 31'd1073741824);
    end
    if ((stepgenmodule1_position[37] != stepgenmodule1_step_prev)) begin
        if ((~stepgenmodule1_hold_dds)) begin
            stepgenmodule1_step_prev <= stepgenmodule1_position[37];
            stepgenmodule1_steplen_counter_counter <= stepgenmodule1_steplen;
            stepgenmodule1_dir_hold_counter_counter <= (stepgenmodule1_steplen + stepgenmodule1_dir_hold_time);
            stepgenmodule1_dir_setup_counter_counter <= ((stepgenmodule1_steplen + stepgenmodule1_dir_hold_time) + stepgenmodule1_dir_setup_time);
            stepgenmodule1_wait <= 1'd0;
        end else begin
            stepgenmodule1_wait <= 1'd1;
        end
    end
    if ((stepgenmodule1_dir_setup_counter_counter == 1'd0)) begin
        stepgenmodule1_hold_dds <= 1'd0;
    end
    if ((stepgenmodule1_steplen_counter_counter > 1'd0)) begin
        stepgenmodule1_step <= 1'd1;
    end else begin
        stepgenmodule1_step <= 1'd0;
    end
    if ((stepgenmodule1_dir != stepgenmodule1_speed[46])) begin
        stepgenmodule1_hold_dds <= 1'd1;
        if ((stepgenmodule1_dir_setup_counter_counter == 1'd0)) begin
            stepgenmodule1_dir_setup_counter_counter <= stepgenmodule1_dir_setup_time;
        end
        if ((stepgenmodule1_dir_hold_counter_counter == 1'd0)) begin
            stepgenmodule1_dir <= stepgenmodule1_speed[46];
        end
    end
    if ((stepgenmodule1_steplen_counter_counter > 1'd0)) begin
        stepgenmodule1_steplen_counter_counter <= (stepgenmodule1_steplen_counter_counter - 1'd1);
    end
    if ((stepgenmodule1_dir_hold_counter_counter > 1'd0)) begin
        stepgenmodule1_dir_hold_counter_counter <= (stepgenmodule1_dir_hold_counter_counter - 1'd1);
    end
    if ((stepgenmodule1_dir_setup_counter_counter > 1'd0)) begin
        stepgenmodule1_dir_setup_counter_counter <= (stepgenmodule1_dir_setup_counter_counter - 1'd1);
    end
    if (((~stepgenmodule2_reset) & (~stepgenmodule2_wait))) begin
        if ((~stepgenmodule2_enable)) begin
            stepgenmodule2_speed_target <= 47'd70368744177664;
        end
        if ((stepgenmodule2_max_acceleration == 1'd0)) begin
            stepgenmodule2_speed <= stepgenmodule2_speed_target;
        end else begin
            if ((stepgenmodule2_speed_target > (stepgenmodule2_speed + stepgenmodule2_max_acceleration))) begin
                stepgenmodule2_speed <= (stepgenmodule2_speed + stepgenmodule2_max_acceleration);
            end else begin
                if ((stepgenmodule2_speed_target < (stepgenmodule2_speed - stepgenmodule2_max_acceleration))) begin
                    stepgenmodule2_speed <= (stepgenmodule2_speed - stepgenmodule2_max_acceleration);
                end else begin
                    stepgenmodule2_speed <= stepgenmodule2_speed_target;
                end
            end
        end
    end
    if (stepgenmodule2_reset) begin
        stepgenmodule2_speed_target <= 47'd70368744177664;
        stepgenmodule2_speed <= 47'd70368744177664;
        stepgenmodule2_max_acceleration <= 1'd0;
        stepgenmodule2_position <= 1'd0;
    end
    if (((~stepgenmodule2_reset) & (~stepgenmodule2_wait))) begin
        stepgenmodule2_position <= ((stepgenmodule2_position + stepgenmodule2_speed[46:16]) - 31'd1073741824);
    end
    if ((stepgenmodule2_position[37] != stepgenmodule2_step_prev)) begin
        if ((~stepgenmodule2_hold_dds)) begin
            stepgenmodule2_step_prev <= stepgenmodule2_position[37];
            stepgenmodule2_steplen_counter_counter <= stepgenmodule2_steplen;
            stepgenmodule2_dir_hold_counter_counter <= (stepgenmodule2_steplen + stepgenmodule2_dir_hold_time);
            stepgenmodule2_dir_setup_counter_counter <= ((stepgenmodule2_steplen + stepgenmodule2_dir_hold_time) + stepgenmodule2_dir_setup_time);
            stepgenmodule2_wait <= 1'd0;
        end else begin
            stepgenmodule2_wait <= 1'd1;
        end
    end
    if ((stepgenmodule2_dir_setup_counter_counter == 1'd0)) begin
        stepgenmodule2_hold_dds <= 1'd0;
    end
    if ((stepgenmodule2_steplen_counter_counter > 1'd0)) begin
        stepgenmodule2_step <= 1'd1;
    end else begin
        stepgenmodule2_step <= 1'd0;
    end
    if ((stepgenmodule2_dir != stepgenmodule2_speed[46])) begin
        stepgenmodule2_hold_dds <= 1'd1;
        if ((stepgenmodule2_dir_setup_counter_counter == 1'd0)) begin
            stepgenmodule2_dir_setup_counter_counter <= stepgenmodule2_dir_setup_time;
        end
        if ((stepgenmodule2_dir_hold_counter_counter == 1'd0)) begin
            stepgenmodule2_dir <= stepgenmodule2_speed[46];
        end
    end
    if ((stepgenmodule2_steplen_counter_counter > 1'd0)) begin
        stepgenmodule2_steplen_counter_counter <= (stepgenmodule2_steplen_counter_counter - 1'd1);
    end
    if ((stepgenmodule2_dir_hold_counter_counter > 1'd0)) begin
        stepgenmodule2_dir_hold_counter_counter <= (stepgenmodule2_dir_hold_counter_counter - 1'd1);
    end
    if ((stepgenmodule2_dir_setup_counter_counter > 1'd0)) begin
        stepgenmodule2_dir_setup_counter_counter <= (stepgenmodule2_dir_setup_counter_counter - 1'd1);
    end
    if (((~stepgenmodule3_reset) & (~stepgenmodule3_wait))) begin
        if ((~stepgenmodule3_enable)) begin
            stepgenmodule3_speed_target <= 47'd70368744177664;
        end
        if ((stepgenmodule3_max_acceleration == 1'd0)) begin
            stepgenmodule3_speed <= stepgenmodule3_speed_target;
        end else begin
            if ((stepgenmodule3_speed_target > (stepgenmodule3_speed + stepgenmodule3_max_acceleration))) begin
                stepgenmodule3_speed <= (stepgenmodule3_speed + stepgenmodule3_max_acceleration);
            end else begin
                if ((stepgenmodule3_speed_target < (stepgenmodule3_speed - stepgenmodule3_max_acceleration))) begin
                    stepgenmodule3_speed <= (stepgenmodule3_speed - stepgenmodule3_max_acceleration);
                end else begin
                    stepgenmodule3_speed <= stepgenmodule3_speed_target;
                end
            end
        end
    end
    if (stepgenmodule3_reset) begin
        stepgenmodule3_speed_target <= 47'd70368744177664;
        stepgenmodule3_speed <= 47'd70368744177664;
        stepgenmodule3_max_acceleration <= 1'd0;
        stepgenmodule3_position <= 1'd0;
    end
    if (((~stepgenmodule3_reset) & (~stepgenmodule3_wait))) begin
        stepgenmodule3_position <= ((stepgenmodule3_position + stepgenmodule3_speed[46:16]) - 31'd1073741824);
    end
    if ((stepgenmodule3_position[37] != stepgenmodule3_step_prev)) begin
        if ((~stepgenmodule3_hold_dds)) begin
            stepgenmodule3_step_prev <= stepgenmodule3_position[37];
            stepgenmodule3_steplen_counter_counter <= stepgenmodule3_steplen;
            stepgenmodule3_dir_hold_counter_counter <= (stepgenmodule3_steplen + stepgenmodule3_dir_hold_time);
            stepgenmodule3_dir_setup_counter_counter <= ((stepgenmodule3_steplen + stepgenmodule3_dir_hold_time) + stepgenmodule3_dir_setup_time);
            stepgenmodule3_wait <= 1'd0;
        end else begin
            stepgenmodule3_wait <= 1'd1;
        end
    end
    if ((stepgenmodule3_dir_setup_counter_counter == 1'd0)) begin
        stepgenmodule3_hold_dds <= 1'd0;
    end
    if ((stepgenmodule3_steplen_counter_counter > 1'd0)) begin
        stepgenmodule3_step <= 1'd1;
    end else begin
        stepgenmodule3_step <= 1'd0;
    end
    if ((stepgenmodule3_dir != stepgenmodule3_speed[46])) begin
        stepgenmodule3_hold_dds <= 1'd1;
        if ((stepgenmodule3_dir_setup_counter_counter == 1'd0)) begin
            stepgenmodule3_dir_setup_counter_counter <= stepgenmodule3_dir_setup_time;
        end
        if ((stepgenmodule3_dir_hold_counter_counter == 1'd0)) begin
            stepgenmodule3_dir <= stepgenmodule3_speed[46];
        end
    end
    if ((stepgenmodule3_steplen_counter_counter > 1'd0)) begin
        stepgenmodule3_steplen_counter_counter <= (stepgenmodule3_steplen_counter_counter - 1'd1);
    end
    if ((stepgenmodule3_dir_hold_counter_counter > 1'd0)) begin
        stepgenmodule3_dir_hold_counter_counter <= (stepgenmodule3_dir_hold_counter_counter - 1'd1);
    end
    if ((stepgenmodule3_dir_setup_counter_counter > 1'd0)) begin
        stepgenmodule3_dir_setup_counter_counter <= (stepgenmodule3_dir_setup_counter_counter - 1'd1);
    end
    if (((~stepgenmodule4_reset) & (~stepgenmodule4_wait))) begin
        if ((~stepgenmodule4_enable)) begin
            stepgenmodule4_speed_target <= 47'd70368744177664;
        end
        if ((stepgenmodule4_max_acceleration == 1'd0)) begin
            stepgenmodule4_speed <= stepgenmodule4_speed_target;
        end else begin
            if ((stepgenmodule4_speed_target > (stepgenmodule4_speed + stepgenmodule4_max_acceleration))) begin
                stepgenmodule4_speed <= (stepgenmodule4_speed + stepgenmodule4_max_acceleration);
            end else begin
                if ((stepgenmodule4_speed_target < (stepgenmodule4_speed - stepgenmodule4_max_acceleration))) begin
                    stepgenmodule4_speed <= (stepgenmodule4_speed - stepgenmodule4_max_acceleration);
                end else begin
                    stepgenmodule4_speed <= stepgenmodule4_speed_target;
                end
            end
        end
    end
    if (stepgenmodule4_reset) begin
        stepgenmodule4_speed_target <= 47'd70368744177664;
        stepgenmodule4_speed <= 47'd70368744177664;
        stepgenmodule4_max_acceleration <= 1'd0;
        stepgenmodule4_position <= 1'd0;
    end
    if (((~stepgenmodule4_reset) & (~stepgenmodule4_wait))) begin
        stepgenmodule4_position <= ((stepgenmodule4_position + stepgenmodule4_speed[46:16]) - 31'd1073741824);
    end
    if ((stepgenmodule4_position[37] != stepgenmodule4_step_prev)) begin
        if ((~stepgenmodule4_hold_dds)) begin
            stepgenmodule4_step_prev <= stepgenmodule4_position[37];
            stepgenmodule4_steplen_counter_counter <= stepgenmodule4_steplen;
            stepgenmodule4_dir_hold_counter_counter <= (stepgenmodule4_steplen + stepgenmodule4_dir_hold_time);
            stepgenmodule4_dir_setup_counter_counter <= ((stepgenmodule4_steplen + stepgenmodule4_dir_hold_time) + stepgenmodule4_dir_setup_time);
            stepgenmodule4_wait <= 1'd0;
        end else begin
            stepgenmodule4_wait <= 1'd1;
        end
    end
    if ((stepgenmodule4_dir_setup_counter_counter == 1'd0)) begin
        stepgenmodule4_hold_dds <= 1'd0;
    end
    if ((stepgenmodule4_steplen_counter_counter > 1'd0)) begin
        stepgenmodule4_step <= 1'd1;
    end else begin
        stepgenmodule4_step <= 1'd0;
    end
    if ((stepgenmodule4_dir != stepgenmodule4_speed[46])) begin
        stepgenmodule4_hold_dds <= 1'd1;
        if ((stepgenmodule4_dir_setup_counter_counter == 1'd0)) begin
            stepgenmodule4_dir_setup_counter_counter <= stepgenmodule4_dir_setup_time;
        end
        if ((stepgenmodule4_dir_hold_counter_counter == 1'd0)) begin
            stepgenmodule4_dir <= stepgenmodule4_speed[46];
        end
    end
    if ((stepgenmodule4_steplen_counter_counter > 1'd0)) begin
        stepgenmodule4_steplen_counter_counter <= (stepgenmodule4_steplen_counter_counter - 1'd1);
    end
    if ((stepgenmodule4_dir_hold_counter_counter > 1'd0)) begin
        stepgenmodule4_dir_hold_counter_counter <= (stepgenmodule4_dir_hold_counter_counter - 1'd1);
    end
    if ((stepgenmodule4_dir_setup_counter_counter > 1'd0)) begin
        stepgenmodule4_dir_setup_counter_counter <= (stepgenmodule4_dir_setup_counter_counter - 1'd1);
    end
    encodermoduleconfig_pin_A_delayed0 <= {encodermoduleconfig_pin_A_delayed0[1:0], encodermoduleconfig_pin_A0};
    encodermoduleconfig_pin_B_delayed0 <= {encodermoduleconfig_pin_B_delayed0[1:0], encodermoduleconfig_pin_B0};
    encodermoduleconfig_pin_Z_delayed0 <= {encodermoduleconfig_pin_Z_delayed0[1:0], encodermoduleconfig_pin_Z0};
    if ((encodermoduleconfig_pin_Z_delayed0[1] & (~encodermoduleconfig_pin_Z_delayed0[2]))) begin
        encodermoduleconfig_index_pulse0 <= 1'd1;
    end
    if ((encodermoduleconfig_reset_index_pulse0 & encodermoduleconfig_index_pulse0)) begin
        encodermoduleconfig_index_pulse0 <= 1'd0;
        encodermoduleconfig_reset_index_pulse0 <= 1'd0;
    end
    if ((encodermoduleconfig_reset0 | ((encodermoduleconfig_index_enable0 & encodermoduleconfig_pin_Z_delayed0[1]) & (~encodermoduleconfig_pin_Z_delayed0[2])))) begin
        encodermoduleconfig_counter0 <= 1'd0;
        encodermoduleconfig_index_enable0 <= 1'd0;
    end
    if (((((encodermoduleconfig_pin_A_delayed0[1] ^ encodermoduleconfig_pin_A_delayed0[2]) ^ encodermoduleconfig_pin_B_delayed0[1]) ^ encodermoduleconfig_pin_B_delayed0[2]) & (~((encodermoduleconfig_index_enable0 & encodermoduleconfig_pin_Z_delayed0[1]) & (~encodermoduleconfig_pin_Z_delayed0[2]))))) begin
        if ((encodermoduleconfig_pin_A_delayed0[1] ^ encodermoduleconfig_pin_B_delayed0[2])) begin
            encodermoduleconfig_counter0 <= (encodermoduleconfig_counter0 + $signed({1'd0, 1'd1}));
        end else begin
            encodermoduleconfig_counter0 <= (encodermoduleconfig_counter0 - $signed({1'd0, 1'd1}));
        end
    end
    encodermoduleconfig_pin_A_delayed1 <= {encodermoduleconfig_pin_A_delayed1[1:0], encodermoduleconfig_pin_A1};
    encodermoduleconfig_pin_B_delayed1 <= {encodermoduleconfig_pin_B_delayed1[1:0], encodermoduleconfig_pin_B1};
    encodermoduleconfig_pin_Z_delayed1 <= {encodermoduleconfig_pin_Z_delayed1[1:0], encodermoduleconfig_pin_Z1};
    if ((encodermoduleconfig_pin_Z_delayed1[1] & (~encodermoduleconfig_pin_Z_delayed1[2]))) begin
        encodermoduleconfig_index_pulse1 <= 1'd1;
    end
    if ((encodermoduleconfig_reset_index_pulse1 & encodermoduleconfig_index_pulse1)) begin
        encodermoduleconfig_index_pulse1 <= 1'd0;
        encodermoduleconfig_reset_index_pulse1 <= 1'd0;
    end
    if ((encodermoduleconfig_reset1 | ((encodermoduleconfig_index_enable1 & encodermoduleconfig_pin_Z_delayed1[1]) & (~encodermoduleconfig_pin_Z_delayed1[2])))) begin
        encodermoduleconfig_counter1 <= 1'd0;
        encodermoduleconfig_index_enable1 <= 1'd0;
    end
    if (((((encodermoduleconfig_pin_A_delayed1[1] ^ encodermoduleconfig_pin_A_delayed1[2]) ^ encodermoduleconfig_pin_B_delayed1[1]) ^ encodermoduleconfig_pin_B_delayed1[2]) & (~((encodermoduleconfig_index_enable1 & encodermoduleconfig_pin_Z_delayed1[1]) & (~encodermoduleconfig_pin_Z_delayed1[2]))))) begin
        if ((encodermoduleconfig_pin_A_delayed1[1] ^ encodermoduleconfig_pin_B_delayed1[2])) begin
            encodermoduleconfig_counter1 <= (encodermoduleconfig_counter1 + $signed({1'd0, 1'd1}));
        end else begin
            encodermoduleconfig_counter1 <= (encodermoduleconfig_counter1 - $signed({1'd0, 1'd1}));
        end
    end
    encodermoduleconfig_pin_A_delayed2 <= {encodermoduleconfig_pin_A_delayed2[1:0], encodermoduleconfig_pin_A2};
    encodermoduleconfig_pin_B_delayed2 <= {encodermoduleconfig_pin_B_delayed2[1:0], encodermoduleconfig_pin_B2};
    encodermoduleconfig_pin_Z_delayed2 <= {encodermoduleconfig_pin_Z_delayed2[1:0], encodermoduleconfig_pin_Z2};
    if ((encodermoduleconfig_pin_Z_delayed2[1] & (~encodermoduleconfig_pin_Z_delayed2[2]))) begin
        encodermoduleconfig_index_pulse2 <= 1'd1;
    end
    if ((encodermoduleconfig_reset_index_pulse2 & encodermoduleconfig_index_pulse2)) begin
        encodermoduleconfig_index_pulse2 <= 1'd0;
        encodermoduleconfig_reset_index_pulse2 <= 1'd0;
    end
    if ((encodermoduleconfig_reset2 | ((encodermoduleconfig_index_enable2 & encodermoduleconfig_pin_Z_delayed2[1]) & (~encodermoduleconfig_pin_Z_delayed2[2])))) begin
        encodermoduleconfig_counter2 <= 1'd0;
        encodermoduleconfig_index_enable2 <= 1'd0;
    end
    if (((((encodermoduleconfig_pin_A_delayed2[1] ^ encodermoduleconfig_pin_A_delayed2[2]) ^ encodermoduleconfig_pin_B_delayed2[1]) ^ encodermoduleconfig_pin_B_delayed2[2]) & (~((encodermoduleconfig_index_enable2 & encodermoduleconfig_pin_Z_delayed2[1]) & (~encodermoduleconfig_pin_Z_delayed2[2]))))) begin
        if ((encodermoduleconfig_pin_A_delayed2[1] ^ encodermoduleconfig_pin_B_delayed2[2])) begin
            encodermoduleconfig_counter2 <= (encodermoduleconfig_counter2 + $signed({1'd0, 1'd1}));
        end else begin
            encodermoduleconfig_counter2 <= (encodermoduleconfig_counter2 - $signed({1'd0, 1'd1}));
        end
    end
    encodermoduleconfig_pin_A_delayed3 <= {encodermoduleconfig_pin_A_delayed3[1:0], encodermoduleconfig_pin_A3};
    encodermoduleconfig_pin_B_delayed3 <= {encodermoduleconfig_pin_B_delayed3[1:0], encodermoduleconfig_pin_B3};
    encodermoduleconfig_pin_Z_delayed3 <= {encodermoduleconfig_pin_Z_delayed3[1:0], encodermoduleconfig_pin_Z3};
    if ((encodermoduleconfig_pin_Z_delayed3[1] & (~encodermoduleconfig_pin_Z_delayed3[2]))) begin
        encodermoduleconfig_index_pulse3 <= 1'd1;
    end
    if ((encodermoduleconfig_reset_index_pulse3 & encodermoduleconfig_index_pulse3)) begin
        encodermoduleconfig_index_pulse3 <= 1'd0;
        encodermoduleconfig_reset_index_pulse3 <= 1'd0;
    end
    if ((encodermoduleconfig_reset3 | ((encodermoduleconfig_index_enable3 & encodermoduleconfig_pin_Z_delayed3[1]) & (~encodermoduleconfig_pin_Z_delayed3[2])))) begin
        encodermoduleconfig_counter3 <= 1'd0;
        encodermoduleconfig_index_enable3 <= 1'd0;
    end
    if (((((encodermoduleconfig_pin_A_delayed3[1] ^ encodermoduleconfig_pin_A_delayed3[2]) ^ encodermoduleconfig_pin_B_delayed3[1]) ^ encodermoduleconfig_pin_B_delayed3[2]) & (~((encodermoduleconfig_index_enable3 & encodermoduleconfig_pin_Z_delayed3[1]) & (~encodermoduleconfig_pin_Z_delayed3[2]))))) begin
        if ((encodermoduleconfig_pin_A_delayed3[1] ^ encodermoduleconfig_pin_B_delayed3[2])) begin
            encodermoduleconfig_counter3 <= (encodermoduleconfig_counter3 + $signed({1'd0, 1'd1}));
        end else begin
            encodermoduleconfig_counter3 <= (encodermoduleconfig_counter3 - $signed({1'd0, 1'd1}));
        end
    end
    encodermoduleconfig_pin_A_delayed4 <= {encodermoduleconfig_pin_A_delayed4[1:0], encodermoduleconfig_pin_A4};
    encodermoduleconfig_pin_B_delayed4 <= {encodermoduleconfig_pin_B_delayed4[1:0], encodermoduleconfig_pin_B4};
    encodermoduleconfig_pin_Z_delayed4 <= {encodermoduleconfig_pin_Z_delayed4[1:0], encodermoduleconfig_pin_Z4};
    if ((encodermoduleconfig_pin_Z_delayed4[1] & (~encodermoduleconfig_pin_Z_delayed4[2]))) begin
        encodermoduleconfig_index_pulse4 <= 1'd1;
    end
    if ((encodermoduleconfig_reset_index_pulse4 & encodermoduleconfig_index_pulse4)) begin
        encodermoduleconfig_index_pulse4 <= 1'd0;
        encodermoduleconfig_reset_index_pulse4 <= 1'd0;
    end
    if ((encodermoduleconfig_reset4 | ((encodermoduleconfig_index_enable4 & encodermoduleconfig_pin_Z_delayed4[1]) & (~encodermoduleconfig_pin_Z_delayed4[2])))) begin
        encodermoduleconfig_counter4 <= 1'd0;
        encodermoduleconfig_index_enable4 <= 1'd0;
    end
    if (((((encodermoduleconfig_pin_A_delayed4[1] ^ encodermoduleconfig_pin_A_delayed4[2]) ^ encodermoduleconfig_pin_B_delayed4[1]) ^ encodermoduleconfig_pin_B_delayed4[2]) & (~((encodermoduleconfig_index_enable4 & encodermoduleconfig_pin_Z_delayed4[1]) & (~encodermoduleconfig_pin_Z_delayed4[2]))))) begin
        if ((encodermoduleconfig_pin_A_delayed4[1] ^ encodermoduleconfig_pin_B_delayed4[2])) begin
            encodermoduleconfig_counter4 <= (encodermoduleconfig_counter4 + $signed({1'd0, 1'd1}));
        end else begin
            encodermoduleconfig_counter4 <= (encodermoduleconfig_counter4 - $signed({1'd0, 1'd1}));
        end
    end
    state <= next_state;
    csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank0_sel) begin
        case (csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_magic_w;
            end
            1'd1: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_version_w;
            end
            2'd2: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_clock_frequency_w;
            end
            2'd3: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_module_config_w;
            end
            3'd4: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_name1_w;
            end
            3'd5: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_name2_w;
            end
            3'd6: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_name3_w;
            end
            3'd7: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_name4_w;
            end
            4'd8: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_watchdog_config_data_w;
            end
            4'd9: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_module_0_w;
            end
            4'd10: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_gpio_config_data2_w;
            end
            4'd11: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_gpio_config_data1_w;
            end
            4'd12: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_gpio_config_data0_w;
            end
            4'd13: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_module_1_w;
            end
            4'd14: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_config_data1_w;
            end
            4'd15: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_config_data0_w;
            end
            5'd16: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_module_2_w;
            end
            5'd17: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_config_data_w;
            end
            5'd18: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_reset0_w;
            end
            5'd19: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_0_stepdata0_w;
            end
            5'd20: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_1_stepdata0_w;
            end
            5'd21: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_2_stepdata0_w;
            end
            5'd22: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_3_stepdata0_w;
            end
            5'd23: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_4_stepdata0_w;
            end
            5'd24: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_watchdog_data0_w;
            end
            5'd25: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_gpio_out1_w;
            end
            5'd26: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_gpio_out0_w;
            end
            5'd27: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_apply_time1_w;
            end
            5'd28: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_apply_time0_w;
            end
            5'd29: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_w;
            end
            5'd30: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_0_max_acceleration0_w;
            end
            5'd31: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_w;
            end
            6'd32: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_1_max_acceleration0_w;
            end
            6'd33: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_w;
            end
            6'd34: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_2_max_acceleration0_w;
            end
            6'd35: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_w;
            end
            6'd36: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_3_max_acceleration0_w;
            end
            6'd37: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_w;
            end
            6'd38: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_4_max_acceleration0_w;
            end
            6'd39: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_index_enable0_w;
            end
            6'd40: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_reset_index_pulse0_w;
            end
            6'd41: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_watchdog_status_w;
            end
            6'd42: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_wall_clock1_w;
            end
            6'd43: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_wall_clock0_w;
            end
            6'd44: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_gpio_in_w;
            end
            6'd45: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_0_position1_w;
            end
            6'd46: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_0_position0_w;
            end
            6'd47: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_0_speed_w;
            end
            6'd48: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_1_position1_w;
            end
            6'd49: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_1_position0_w;
            end
            6'd50: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_1_speed_w;
            end
            6'd51: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_2_position1_w;
            end
            6'd52: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_2_position0_w;
            end
            6'd53: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_2_speed_w;
            end
            6'd54: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_3_position1_w;
            end
            6'd55: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_3_position0_w;
            end
            6'd56: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_3_speed_w;
            end
            6'd57: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_4_position1_w;
            end
            6'd58: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_4_position0_w;
            end
            6'd59: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stepgen_4_speed_w;
            end
            6'd60: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_index_pulse_w;
            end
            6'd61: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_0_counter_w;
            end
            6'd62: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_1_counter_w;
            end
            6'd63: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_2_counter_w;
            end
            7'd64: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_3_counter_w;
            end
            7'd65: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_encoder_4_counter_w;
            end
        endcase
    end
    MMIO_inst_magic_re <= csr_bankarray_csrbank0_magic_re;
    MMIO_inst_version_re <= csr_bankarray_csrbank0_version_re;
    MMIO_inst_clock_frequency_re <= csr_bankarray_csrbank0_clock_frequency_re;
    MMIO_inst_module_config_re <= csr_bankarray_csrbank0_module_config_re;
    MMIO_inst_name1_re <= csr_bankarray_csrbank0_name1_re;
    MMIO_inst_name2_re <= csr_bankarray_csrbank0_name2_re;
    MMIO_inst_name3_re <= csr_bankarray_csrbank0_name3_re;
    MMIO_inst_name4_re <= csr_bankarray_csrbank0_name4_re;
    MMIO_inst_watchdogmoduleconfig_watchdog_config_data_re <= csr_bankarray_csrbank0_watchdog_config_data_re;
    MMIO_inst_csrstatus0_re <= csr_bankarray_csrbank0_module_0_re;
    MMIO_inst_gpio_moduleconfig_gpio_config_data_re <= csr_bankarray_csrbank0_gpio_config_data0_re;
    MMIO_inst_csrstatus1_re <= csr_bankarray_csrbank0_module_1_re;
    MMIO_inst_stepgenmoduleconfig_stepgen_config_data_re <= csr_bankarray_csrbank0_stepgen_config_data0_re;
    MMIO_inst_csrstatus2_re <= csr_bankarray_csrbank0_module_2_re;
    MMIO_inst_encodermoduleconfig_encoder_config_data_re <= csr_bankarray_csrbank0_encoder_config_data_re;
    if (csr_bankarray_csrbank0_reset0_re) begin
        MMIO_inst_reset_storage <= csr_bankarray_csrbank0_reset0_r;
    end
    MMIO_inst_reset_re <= csr_bankarray_csrbank0_reset0_re;
    if (csr_bankarray_csrbank0_stepgen_0_stepdata0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage0_storage[31:0] <= csr_bankarray_csrbank0_stepgen_0_stepdata0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage0_re <= csr_bankarray_csrbank0_stepgen_0_stepdata0_re;
    if (csr_bankarray_csrbank0_stepgen_1_stepdata0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage1_storage[31:0] <= csr_bankarray_csrbank0_stepgen_1_stepdata0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage1_re <= csr_bankarray_csrbank0_stepgen_1_stepdata0_re;
    if (csr_bankarray_csrbank0_stepgen_2_stepdata0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage2_storage[31:0] <= csr_bankarray_csrbank0_stepgen_2_stepdata0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage2_re <= csr_bankarray_csrbank0_stepgen_2_stepdata0_re;
    if (csr_bankarray_csrbank0_stepgen_3_stepdata0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage3_storage[31:0] <= csr_bankarray_csrbank0_stepgen_3_stepdata0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage3_re <= csr_bankarray_csrbank0_stepgen_3_stepdata0_re;
    if (csr_bankarray_csrbank0_stepgen_4_stepdata0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage4_storage[31:0] <= csr_bankarray_csrbank0_stepgen_4_stepdata0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage4_re <= csr_bankarray_csrbank0_stepgen_4_stepdata0_re;
    if (MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_we) begin
        MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage <= MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_dat_w;
    end
    if (csr_bankarray_csrbank0_watchdog_data0_re) begin
        MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage[31:0] <= csr_bankarray_csrbank0_watchdog_data0_r;
    end
    MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_re <= csr_bankarray_csrbank0_watchdog_data0_re;
    if (MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_we) begin
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_storage <= MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_dat_w;
    end
    if (csr_bankarray_csrbank0_gpio_out1_re) begin
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_storage[63:32] <= csr_bankarray_csrbank0_gpio_out1_r;
    end
    if (csr_bankarray_csrbank0_gpio_out0_re) begin
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_storage[31:0] <= csr_bankarray_csrbank0_gpio_out0_r;
    end
    MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_re <= csr_bankarray_csrbank0_gpio_out0_re;
    if (MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we) begin
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage <= MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_dat_w;
    end
    if (csr_bankarray_csrbank0_stepgen_apply_time1_re) begin
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage[63:32] <= csr_bankarray_csrbank0_stepgen_apply_time1_r;
    end
    if (csr_bankarray_csrbank0_stepgen_apply_time0_re) begin
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage[31:0] <= csr_bankarray_csrbank0_stepgen_apply_time0_r;
    end
    MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_re <= csr_bankarray_csrbank0_stepgen_apply_time0_re;
    if (csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage5_storage[31:0] <= csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage5_re <= csr_bankarray_csrbank0_stepgen_0_speed_target_index_enable0_re;
    if (csr_bankarray_csrbank0_stepgen_0_max_acceleration0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage6_storage[31:0] <= csr_bankarray_csrbank0_stepgen_0_max_acceleration0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage6_re <= csr_bankarray_csrbank0_stepgen_0_max_acceleration0_re;
    if (csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage7_storage[31:0] <= csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage7_re <= csr_bankarray_csrbank0_stepgen_1_speed_target_index_enable0_re;
    if (csr_bankarray_csrbank0_stepgen_1_max_acceleration0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage8_storage[31:0] <= csr_bankarray_csrbank0_stepgen_1_max_acceleration0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage8_re <= csr_bankarray_csrbank0_stepgen_1_max_acceleration0_re;
    if (csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage9_storage[31:0] <= csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage9_re <= csr_bankarray_csrbank0_stepgen_2_speed_target_index_enable0_re;
    if (csr_bankarray_csrbank0_stepgen_2_max_acceleration0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage10_storage[31:0] <= csr_bankarray_csrbank0_stepgen_2_max_acceleration0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage10_re <= csr_bankarray_csrbank0_stepgen_2_max_acceleration0_re;
    if (csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage11_storage[31:0] <= csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage11_re <= csr_bankarray_csrbank0_stepgen_3_speed_target_index_enable0_re;
    if (csr_bankarray_csrbank0_stepgen_3_max_acceleration0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage12_storage[31:0] <= csr_bankarray_csrbank0_stepgen_3_max_acceleration0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage12_re <= csr_bankarray_csrbank0_stepgen_3_max_acceleration0_re;
    if (csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage13_storage[31:0] <= csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage13_re <= csr_bankarray_csrbank0_stepgen_4_speed_target_index_enable0_re;
    if (csr_bankarray_csrbank0_stepgen_4_max_acceleration0_re) begin
        MMIO_inst_stepgenmoduleconfig_csrstorage14_storage[31:0] <= csr_bankarray_csrbank0_stepgen_4_max_acceleration0_r;
    end
    MMIO_inst_stepgenmoduleconfig_csrstorage14_re <= csr_bankarray_csrbank0_stepgen_4_max_acceleration0_re;
    if (MMIO_inst_encodermoduleconfig_encoder_index_enable_we) begin
        MMIO_inst_encodermoduleconfig_encoder_index_enable_storage <= MMIO_inst_encodermoduleconfig_encoder_index_enable_dat_w;
    end
    if (csr_bankarray_csrbank0_encoder_index_enable0_re) begin
        MMIO_inst_encodermoduleconfig_encoder_index_enable_storage[31:0] <= csr_bankarray_csrbank0_encoder_index_enable0_r;
    end
    MMIO_inst_encodermoduleconfig_encoder_index_enable_re <= csr_bankarray_csrbank0_encoder_index_enable0_re;
    if (csr_bankarray_csrbank0_encoder_reset_index_pulse0_re) begin
        MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage[31:0] <= csr_bankarray_csrbank0_encoder_reset_index_pulse0_r;
    end
    MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_re <= csr_bankarray_csrbank0_encoder_reset_index_pulse0_re;
    MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_re <= csr_bankarray_csrbank0_watchdog_status_re;
    MMIO_inst_wall_clock_re <= csr_bankarray_csrbank0_wall_clock0_re;
    MMIO_inst_gpio_moduleconfig_add_mmio_read_registers_re <= csr_bankarray_csrbank0_gpio_in_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus0_re <= csr_bankarray_csrbank0_stepgen_0_position0_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus1_re <= csr_bankarray_csrbank0_stepgen_0_speed_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus2_re <= csr_bankarray_csrbank0_stepgen_1_position0_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus3_re <= csr_bankarray_csrbank0_stepgen_1_speed_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus4_re <= csr_bankarray_csrbank0_stepgen_2_position0_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus5_re <= csr_bankarray_csrbank0_stepgen_2_speed_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus6_re <= csr_bankarray_csrbank0_stepgen_3_position0_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus7_re <= csr_bankarray_csrbank0_stepgen_3_speed_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus8_re <= csr_bankarray_csrbank0_stepgen_4_position0_re;
    MMIO_inst_stepgenmoduleconfig_csrstatus9_re <= csr_bankarray_csrbank0_stepgen_4_speed_re;
    MMIO_inst_encodermoduleconfig_add_mmio_read_registers_re <= csr_bankarray_csrbank0_encoder_index_pulse_re;
    MMIO_inst_encodermoduleconfig_csrstatus0_re <= csr_bankarray_csrbank0_encoder_0_counter_re;
    MMIO_inst_encodermoduleconfig_csrstatus1_re <= csr_bankarray_csrbank0_encoder_1_counter_re;
    MMIO_inst_encodermoduleconfig_csrstatus2_re <= csr_bankarray_csrbank0_encoder_2_counter_re;
    MMIO_inst_encodermoduleconfig_csrstatus3_re <= csr_bankarray_csrbank0_encoder_3_counter_re;
    MMIO_inst_encodermoduleconfig_csrstatus4_re <= csr_bankarray_csrbank0_encoder_4_counter_re;
    csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank1_sel) begin
        case (csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_scratch0_w;
            end
            2'd2: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_bus_errors_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank1_reset0_re) begin
        soc_reset_storage[1:0] <= csr_bankarray_csrbank1_reset0_r;
    end
    soc_reset_re <= csr_bankarray_csrbank1_reset0_re;
    if (csr_bankarray_csrbank1_scratch0_re) begin
        soc_scratch_storage[31:0] <= csr_bankarray_csrbank1_scratch0_r;
    end
    soc_scratch_re <= csr_bankarray_csrbank1_scratch0_re;
    soc_bus_errors_re <= csr_bankarray_csrbank1_bus_errors_re;
    csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank2_sel) begin
        case (csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_crg_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_rx_inband_status_w;
            end
            2'd2: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_mdio_w0_w;
            end
            2'd3: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_mdio_r_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank2_crg_reset0_re) begin
        add_etherbone_colorlight_reset_storage <= csr_bankarray_csrbank2_crg_reset0_r;
    end
    add_etherbone_colorlight_reset_re <= csr_bankarray_csrbank2_crg_reset0_re;
    add_etherbone_colorlight_re <= csr_bankarray_csrbank2_rx_inband_status_re;
    if (csr_bankarray_csrbank2_mdio_w0_re) begin
        add_etherbone_colorlight__w_storage[2:0] <= csr_bankarray_csrbank2_mdio_w0_r;
    end
    add_etherbone_colorlight__w_re <= csr_bankarray_csrbank2_mdio_w0_re;
    add_etherbone_colorlight__r_re <= csr_bankarray_csrbank2_mdio_r_re;
    csr_bankarray_sel_r <= csr_bankarray_sel;
    if (sys_rst) begin
        soc_reset_storage <= 2'd0;
        soc_reset_re <= 1'd0;
        soc_scratch_storage <= 32'd305419896;
        soc_scratch_re <= 1'd0;
        soc_bus_errors_re <= 1'd0;
        soc_bus_errors <= 32'd0;
        add_etherbone_colorlight_reset_storage <= 1'd0;
        add_etherbone_colorlight_reset_re <= 1'd0;
        add_etherbone_colorlight_re <= 1'd0;
        add_etherbone_colorlight__w_storage <= 3'd0;
        add_etherbone_colorlight__w_re <= 1'd0;
        add_etherbone_colorlight__r_re <= 1'd0;
        ethcore_mac_core_tx_padding_counter <= 16'd0;
        ethcore_mac_core_tx_crc_reg <= 32'd4294967295;
        ethcore_mac_core_tx_crc_pipe_valid_source_valid <= 1'd0;
        ethcore_mac_core_tx_crc_pipe_valid_source_payload_data <= 32'd0;
        ethcore_mac_core_tx_crc_pipe_valid_source_payload_last_be <= 4'd0;
        ethcore_mac_core_tx_crc_pipe_valid_source_payload_error <= 4'd0;
        ethcore_mac_core_tx_cdc_cdc_graycounter0_q <= 6'd0;
        ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary <= 6'd0;
        ethcore_mac_core_preamble_errors_status <= 32'd0;
        ethcore_mac_core_crc_errors_status <= 32'd0;
        ethcore_mac_core_rx_cdc_cdc_readable <= 1'd0;
        ethcore_mac_core_rx_cdc_cdc_graycounter1_q <= 6'd0;
        ethcore_mac_core_rx_cdc_cdc_graycounter1_q_binary <= 6'd0;
        ethcore_mac_core_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_level <= 2'd0;
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
        ethcore_mac_core_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
        ethcore_mac_core_liteethmaccrc32checker_last_be <= 4'd0;
        ethcore_mac_core_liteethmaccrc32checker_crc_error1 <= 1'd0;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_valid <= 1'd0;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_data <= 32'd0;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_last_be <= 4'd0;
        ethcore_mac_core_bufferizeendpoints_pipe_valid_source_payload_error <= 4'd0;
        ethcore_mac_packetizer_count <= 2'd0;
        ethcore_mac_packetizer_sink_d_valid <= 1'd0;
        ethcore_mac_packetizer_sink_d_ready <= 1'd0;
        ethcore_mac_packetizer_sink_d_payload_ethernet_type <= 16'd0;
        ethcore_mac_packetizer_sink_d_payload_sender_mac <= 48'd0;
        ethcore_mac_packetizer_sink_d_payload_target_mac <= 48'd0;
        ethcore_mac_packetizer_sink_d_payload_data <= 32'd0;
        ethcore_mac_packetizer_sink_d_payload_last_be <= 4'd0;
        ethcore_mac_packetizer_sink_d_payload_error <= 4'd0;
        ethcore_mac_packetizer_fsm_from_idle <= 1'd0;
        ethcore_mac_packetizer_delayed_last_be <= 4'd0;
        ethcore_mac_depacketizer_count <= 2'd0;
        ethcore_mac_depacketizer_sink_d_valid <= 1'd0;
        ethcore_mac_depacketizer_sink_d_ready <= 1'd0;
        ethcore_mac_depacketizer_sink_d_payload_data <= 32'd0;
        ethcore_mac_depacketizer_sink_d_payload_last_be <= 4'd0;
        ethcore_mac_depacketizer_sink_d_payload_error <= 4'd0;
        ethcore_mac_depacketizer_fsm_from_idle <= 1'd0;
        ethcore_mac_depacketizer_delayed_last_be <= 4'd0;
        ethcore_mac_depacketizer_was_in_copy <= 1'd0;
        ethcore_arp_tx_packetizer_count <= 3'd0;
        ethcore_arp_tx_packetizer_fsm_from_idle <= 1'd0;
        ethcore_arp_tx_packetizer_delayed_last_be <= 4'd0;
        ethcore_arp_rx_depacketizer_count <= 3'd0;
        ethcore_arp_rx_depacketizer_fsm_from_idle <= 1'd0;
        ethcore_arp_rx_depacketizer_delayed_last_be <= 4'd0;
        ethcore_arp_rx_depacketizer_was_in_copy <= 1'd0;
        ethcore_arp_table_response_response_payload_failed <= 1'd0;
        ethcore_arp_table_response_response_payload_mac_address <= 48'd0;
        ethcore_arp_table_request_pending <= 1'd0;
        ethcore_arp_table_request_counter <= 3'd0;
        ethcore_arp_table_request_timer_count <= 22'd4000000;
        ethcore_arp_table_cache_update_count <= 1'd0;
        ethcore_arp_table_cache_search_count <= 1'd0;
        ethcore_arp_table_cache_error <= 1'd0;
        ethcore_arp_table_cache_count <= 26'd40000000;
        ethcore_ip_tx_pipe_valid_source_valid <= 1'd0;
        ethcore_ip_tx_pipe_valid_source_payload_data <= 32'd0;
        ethcore_ip_tx_pipe_valid_source_payload_last_be <= 4'd0;
        ethcore_ip_tx_pipe_valid_source_payload_error <= 4'd0;
        ethcore_ip_tx_liteethipv4checksum_counter <= 4'd0;
        ethcore_ip_tx_packetizer_count <= 3'd0;
        ethcore_ip_tx_packetizer_fsm_from_idle <= 1'd0;
        ethcore_ip_tx_packetizer_delayed_last_be <= 4'd0;
        ethcore_ip_rx_depacketizer_count <= 3'd0;
        ethcore_ip_rx_depacketizer_fsm_from_idle <= 1'd0;
        ethcore_ip_rx_depacketizer_delayed_last_be <= 4'd0;
        ethcore_ip_rx_depacketizer_was_in_copy <= 1'd0;
        ethcore_ip_rx_liteethipv4checksum_counter <= 4'd0;
        ethcore_icmp_tx_packetizer_count <= 1'd0;
        ethcore_icmp_tx_packetizer_fsm_from_idle <= 1'd0;
        ethcore_icmp_tx_packetizer_delayed_last_be <= 4'd0;
        ethcore_icmp_rx_depacketizer_count <= 1'd0;
        ethcore_icmp_rx_depacketizer_fsm_from_idle <= 1'd0;
        ethcore_icmp_rx_depacketizer_delayed_last_be <= 4'd0;
        ethcore_icmp_rx_depacketizer_was_in_copy <= 1'd0;
        ethcore_icmp_echo_payload_fifo_readable <= 1'd0;
        ethcore_icmp_echo_payload_fifo_level0 <= 6'd0;
        ethcore_icmp_echo_payload_fifo_produce <= 5'd0;
        ethcore_icmp_echo_payload_fifo_consume <= 5'd0;
        ethcore_icmp_echo_param_fifo_readable <= 1'd0;
        ethcore_icmp_echo_param_fifo_level0 <= 2'd0;
        ethcore_icmp_echo_param_fifo_produce <= 1'd0;
        ethcore_icmp_echo_param_fifo_consume <= 1'd0;
        ethcore_tx_packetizer_count <= 1'd0;
        ethcore_tx_packetizer_fsm_from_idle <= 1'd0;
        ethcore_tx_packetizer_delayed_last_be <= 4'd0;
        ethcore_rx_depacketizer_count <= 1'd0;
        ethcore_rx_depacketizer_fsm_from_idle <= 1'd0;
        ethcore_rx_depacketizer_delayed_last_be <= 4'd0;
        ethcore_rx_depacketizer_was_in_copy <= 1'd0;
        ethcore_rx_count <= 16'd0;
        etherbone_tx_packetizer_count <= 1'd0;
        etherbone_tx_packetizer_fsm_from_idle <= 1'd0;
        etherbone_tx_packetizer_delayed_last_be <= 4'd0;
        etherbone_rx_depacketizer_count <= 1'd0;
        etherbone_rx_depacketizer_fsm_from_idle <= 1'd0;
        etherbone_rx_depacketizer_delayed_last_be <= 4'd0;
        etherbone_rx_depacketizer_was_in_copy <= 1'd0;
        etherbone_probe_pipe_valid_source_valid <= 1'd0;
        etherbone_probe_pipe_valid_source_payload_data <= 32'd0;
        etherbone_probe_pipe_valid_source_payload_last_be <= 4'd0;
        etherbone_probe_pipe_valid_source_payload_error <= 4'd0;
        etherbone_probe_param_fifo_level <= 2'd0;
        etherbone_probe_param_fifo_produce <= 1'd0;
        etherbone_probe_param_fifo_consume <= 1'd0;
        etherbone_record_depacketizer_count <= 1'd0;
        etherbone_record_depacketizer_fsm_from_idle <= 1'd0;
        etherbone_record_depacketizer_delayed_last_be <= 4'd0;
        etherbone_record_depacketizer_was_in_copy <= 1'd0;
        etherbone_record_receiver_payload_fifo_readable <= 1'd0;
        etherbone_record_receiver_payload_fifo_level0 <= 8'd0;
        etherbone_record_receiver_payload_fifo_produce <= 8'd0;
        etherbone_record_receiver_payload_fifo_consume <= 8'd0;
        etherbone_record_receiver_param_fifo_readable <= 1'd0;
        etherbone_record_receiver_param_fifo_level0 <= 2'd0;
        etherbone_record_receiver_param_fifo_produce <= 1'd0;
        etherbone_record_receiver_param_fifo_consume <= 1'd0;
        etherbone_record_first <= 1'd1;
        etherbone_record_sender_payload_fifo_readable <= 1'd0;
        etherbone_record_sender_payload_fifo_level0 <= 8'd0;
        etherbone_record_sender_payload_fifo_produce <= 8'd0;
        etherbone_record_sender_payload_fifo_consume <= 8'd0;
        etherbone_record_sender_param_fifo_readable <= 1'd0;
        etherbone_record_sender_param_fifo_level0 <= 2'd0;
        etherbone_record_sender_param_fifo_produce <= 1'd0;
        etherbone_record_sender_param_fifo_consume <= 1'd0;
        etherbone_record_packetizer_count <= 1'd0;
        etherbone_record_packetizer_fsm_from_idle <= 1'd0;
        etherbone_record_packetizer_delayed_last_be <= 4'd0;
        etherbone_dispatcher_first <= 1'd1;
        etherbone_dispatcher_ongoing1 <= 1'd0;
        etherbone_dispatcher_sel_ongoing <= 1'd0;
        etherbone_grant <= 1'd0;
        etherbone_status0_first <= 1'd1;
        etherbone_status0_ongoing1 <= 1'd0;
        etherbone_status1_first <= 1'd1;
        etherbone_status1_ongoing1 <= 1'd0;
        etherbone_liteethetherbonewishbonemaster_source_payload_addr <= 32'd0;
        etherbone_liteethetherbonewishbonemaster_source_payload_data <= 32'd0;
        MMIO_inst_magic_re <= 1'd0;
        MMIO_inst_version_re <= 1'd0;
        MMIO_inst_clock_frequency_re <= 1'd0;
        MMIO_inst_module_config_re <= 1'd0;
        MMIO_inst_name1_re <= 1'd0;
        MMIO_inst_name2_re <= 1'd0;
        MMIO_inst_name3_re <= 1'd0;
        MMIO_inst_name4_re <= 1'd0;
        MMIO_inst_watchdogmoduleconfig_watchdog_config_data_re <= 1'd0;
        MMIO_inst_csrstatus0_re <= 1'd0;
        MMIO_inst_gpio_moduleconfig_gpio_config_data_re <= 1'd0;
        MMIO_inst_csrstatus1_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_stepgen_config_data_re <= 1'd0;
        MMIO_inst_csrstatus2_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_encoder_config_data_re <= 1'd0;
        MMIO_inst_reset_storage <= 1'd0;
        MMIO_inst_reset_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage0_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage0_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage1_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage1_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage2_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage2_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage3_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage3_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage4_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage4_re <= 1'd0;
        MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_storage <= 32'd0;
        MMIO_inst_watchdogmoduleconfig_add_mmio_write_registers_re <= 1'd0;
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_storage <= 64'd1795;
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_re <= 1'd0;
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_we <= 1'd0;
        MMIO_inst_gpio_moduleconfig_add_mmio_write_registers_dat_w <= 64'd0;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_storage <= 64'd0;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_we <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_add_mmio_write_registers_dat_w <= 64'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage5_storage <= 32'd1073741824;
        MMIO_inst_stepgenmoduleconfig_csrstorage5_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage6_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage6_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage7_storage <= 32'd1073741824;
        MMIO_inst_stepgenmoduleconfig_csrstorage7_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage8_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage8_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage9_storage <= 32'd1073741824;
        MMIO_inst_stepgenmoduleconfig_csrstorage9_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage10_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage10_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage11_storage <= 32'd1073741824;
        MMIO_inst_stepgenmoduleconfig_csrstorage11_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage12_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage12_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage13_storage <= 32'd1073741824;
        MMIO_inst_stepgenmoduleconfig_csrstorage13_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage14_storage <= 32'd0;
        MMIO_inst_stepgenmoduleconfig_csrstorage14_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_encoder_index_enable_storage <= 32'd0;
        MMIO_inst_encodermoduleconfig_encoder_index_enable_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_storage <= 32'd0;
        MMIO_inst_encodermoduleconfig_encoder_reset_index_pulse_re <= 1'd0;
        MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_status <= 32'd0;
        MMIO_inst_watchdogmoduleconfig_add_mmio_read_registers_re <= 1'd0;
        MMIO_inst_wall_clock_status <= 64'd0;
        MMIO_inst_wall_clock_re <= 1'd0;
        MMIO_inst_gpio_moduleconfig_add_mmio_read_registers_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus0_status <= 64'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus0_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_speed0 <= 31'd0;
        MMIO_inst_stepgenmoduleconfig_index_flag0 <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus1_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus2_status <= 64'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus2_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_speed1 <= 31'd0;
        MMIO_inst_stepgenmoduleconfig_index_flag1 <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus3_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus4_status <= 64'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus4_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_speed2 <= 31'd0;
        MMIO_inst_stepgenmoduleconfig_index_flag2 <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus5_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus6_status <= 64'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus6_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_speed3 <= 31'd0;
        MMIO_inst_stepgenmoduleconfig_index_flag3 <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus7_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus8_status <= 64'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus8_re <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_speed4 <= 31'd0;
        MMIO_inst_stepgenmoduleconfig_index_flag4 <= 1'd0;
        MMIO_inst_stepgenmoduleconfig_csrstatus9_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_add_mmio_read_registers_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_csrstatus0_status <= 32'd0;
        MMIO_inst_encodermoduleconfig_csrstatus0_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_csrstatus1_status <= 32'd0;
        MMIO_inst_encodermoduleconfig_csrstatus1_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_csrstatus2_status <= 32'd0;
        MMIO_inst_encodermoduleconfig_csrstatus2_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_csrstatus3_status <= 32'd0;
        MMIO_inst_encodermoduleconfig_csrstatus3_re <= 1'd0;
        MMIO_inst_encodermoduleconfig_csrstatus4_status <= 32'd0;
        MMIO_inst_encodermoduleconfig_csrstatus4_re <= 1'd0;
        internal_reset <= 1'd0;
        watchdog_function_8efd8997_c6ee_4c7d_a872_8ec5ee6d71930 <= 1'd0;
        watchdogfunctionheartbeatconfig_pwm_width <= 32'd0;
        watchdogfunctionheartbeatconfig_beat_counter <= 32'd0;
        watchdogfunctionheartbeatconfig_index_counter <= 32'd0;
        stepgenmodule0_wait <= 1'd0;
        stepgenmodule0_reset <= 1'd0;
        stepgenmodule0_enable <= 1'd0;
        stepgenmodule0_position <= 69'd0;
        stepgenmodule0_speed <= 47'd70368744177664;
        stepgenmodule0_speed_target <= 47'd70368744177664;
        stepgenmodule0_max_acceleration <= 32'd0;
        stepgenmodule0_index_enable <= 1'd0;
        stepgenmodule0_step_prev <= 1'd0;
        stepgenmodule0_step <= 1'd0;
        stepgenmodule0_dir <= 1'd1;
        stepgenmodule0_steplen <= 10'd0;
        stepgenmodule0_dir_hold_time <= 10'd0;
        stepgenmodule0_dir_setup_time <= 12'd0;
        stepgenmodule0_steplen_counter_counter <= 10'd0;
        stepgenmodule0_dir_hold_counter_counter <= 11'd0;
        stepgenmodule0_dir_setup_counter_counter <= 13'd0;
        stepgenmodule0_hold_dds <= 1'd0;
        stepgenmodule1_wait <= 1'd0;
        stepgenmodule1_reset <= 1'd0;
        stepgenmodule1_enable <= 1'd0;
        stepgenmodule1_position <= 69'd0;
        stepgenmodule1_speed <= 47'd70368744177664;
        stepgenmodule1_speed_target <= 47'd70368744177664;
        stepgenmodule1_max_acceleration <= 32'd0;
        stepgenmodule1_index_enable <= 1'd0;
        stepgenmodule1_step_prev <= 1'd0;
        stepgenmodule1_step <= 1'd0;
        stepgenmodule1_dir <= 1'd1;
        stepgenmodule1_steplen <= 10'd0;
        stepgenmodule1_dir_hold_time <= 10'd0;
        stepgenmodule1_dir_setup_time <= 12'd0;
        stepgenmodule1_steplen_counter_counter <= 10'd0;
        stepgenmodule1_dir_hold_counter_counter <= 11'd0;
        stepgenmodule1_dir_setup_counter_counter <= 13'd0;
        stepgenmodule1_hold_dds <= 1'd0;
        stepgenmodule2_wait <= 1'd0;
        stepgenmodule2_reset <= 1'd0;
        stepgenmodule2_enable <= 1'd0;
        stepgenmodule2_position <= 69'd0;
        stepgenmodule2_speed <= 47'd70368744177664;
        stepgenmodule2_speed_target <= 47'd70368744177664;
        stepgenmodule2_max_acceleration <= 32'd0;
        stepgenmodule2_index_enable <= 1'd0;
        stepgenmodule2_step_prev <= 1'd0;
        stepgenmodule2_step <= 1'd0;
        stepgenmodule2_dir <= 1'd1;
        stepgenmodule2_steplen <= 10'd0;
        stepgenmodule2_dir_hold_time <= 10'd0;
        stepgenmodule2_dir_setup_time <= 12'd0;
        stepgenmodule2_steplen_counter_counter <= 10'd0;
        stepgenmodule2_dir_hold_counter_counter <= 11'd0;
        stepgenmodule2_dir_setup_counter_counter <= 13'd0;
        stepgenmodule2_hold_dds <= 1'd0;
        stepgenmodule3_wait <= 1'd0;
        stepgenmodule3_reset <= 1'd0;
        stepgenmodule3_enable <= 1'd0;
        stepgenmodule3_position <= 69'd0;
        stepgenmodule3_speed <= 47'd70368744177664;
        stepgenmodule3_speed_target <= 47'd70368744177664;
        stepgenmodule3_max_acceleration <= 32'd0;
        stepgenmodule3_index_enable <= 1'd0;
        stepgenmodule3_step_prev <= 1'd0;
        stepgenmodule3_step <= 1'd0;
        stepgenmodule3_dir <= 1'd1;
        stepgenmodule3_steplen <= 10'd0;
        stepgenmodule3_dir_hold_time <= 10'd0;
        stepgenmodule3_dir_setup_time <= 12'd0;
        stepgenmodule3_steplen_counter_counter <= 10'd0;
        stepgenmodule3_dir_hold_counter_counter <= 11'd0;
        stepgenmodule3_dir_setup_counter_counter <= 13'd0;
        stepgenmodule3_hold_dds <= 1'd0;
        stepgenmodule4_wait <= 1'd0;
        stepgenmodule4_reset <= 1'd0;
        stepgenmodule4_enable <= 1'd0;
        stepgenmodule4_position <= 69'd0;
        stepgenmodule4_speed <= 47'd70368744177664;
        stepgenmodule4_speed_target <= 47'd70368744177664;
        stepgenmodule4_max_acceleration <= 32'd0;
        stepgenmodule4_index_enable <= 1'd0;
        stepgenmodule4_step_prev <= 1'd0;
        stepgenmodule4_step <= 1'd0;
        stepgenmodule4_dir <= 1'd1;
        stepgenmodule4_steplen <= 10'd0;
        stepgenmodule4_dir_hold_time <= 10'd0;
        stepgenmodule4_dir_setup_time <= 12'd0;
        stepgenmodule4_steplen_counter_counter <= 10'd0;
        stepgenmodule4_dir_hold_counter_counter <= 11'd0;
        stepgenmodule4_dir_setup_counter_counter <= 13'd0;
        stepgenmodule4_hold_dds <= 1'd0;
        encodermoduleconfig_index_enable0 <= 1'd0;
        encodermoduleconfig_counter0 <= 32'd0;
        encodermoduleconfig_index_pulse0 <= 1'd0;
        encodermoduleconfig_reset_index_pulse0 <= 1'd0;
        encodermoduleconfig_reset0 <= 1'd0;
        encodermoduleconfig_pin_A_delayed0 <= 3'd0;
        encodermoduleconfig_pin_B_delayed0 <= 3'd0;
        encodermoduleconfig_pin_Z_delayed0 <= 3'd0;
        encodermoduleconfig_index_enable1 <= 1'd0;
        encodermoduleconfig_counter1 <= 32'd0;
        encodermoduleconfig_index_pulse1 <= 1'd0;
        encodermoduleconfig_reset_index_pulse1 <= 1'd0;
        encodermoduleconfig_reset1 <= 1'd0;
        encodermoduleconfig_pin_A_delayed1 <= 3'd0;
        encodermoduleconfig_pin_B_delayed1 <= 3'd0;
        encodermoduleconfig_pin_Z_delayed1 <= 3'd0;
        encodermoduleconfig_index_enable2 <= 1'd0;
        encodermoduleconfig_counter2 <= 32'd0;
        encodermoduleconfig_index_pulse2 <= 1'd0;
        encodermoduleconfig_reset_index_pulse2 <= 1'd0;
        encodermoduleconfig_reset2 <= 1'd0;
        encodermoduleconfig_pin_A_delayed2 <= 3'd0;
        encodermoduleconfig_pin_B_delayed2 <= 3'd0;
        encodermoduleconfig_pin_Z_delayed2 <= 3'd0;
        encodermoduleconfig_index_enable3 <= 1'd0;
        encodermoduleconfig_counter3 <= 32'd0;
        encodermoduleconfig_index_pulse3 <= 1'd0;
        encodermoduleconfig_reset_index_pulse3 <= 1'd0;
        encodermoduleconfig_reset3 <= 1'd0;
        encodermoduleconfig_pin_A_delayed3 <= 3'd0;
        encodermoduleconfig_pin_B_delayed3 <= 3'd0;
        encodermoduleconfig_pin_Z_delayed3 <= 3'd0;
        encodermoduleconfig_index_enable4 <= 1'd0;
        encodermoduleconfig_counter4 <= 32'd0;
        encodermoduleconfig_index_pulse4 <= 1'd0;
        encodermoduleconfig_reset_index_pulse4 <= 1'd0;
        encodermoduleconfig_reset4 <= 1'd0;
        encodermoduleconfig_pin_A_delayed4 <= 3'd0;
        encodermoduleconfig_pin_B_delayed4 <= 3'd0;
        encodermoduleconfig_pin_Z_delayed4 <= 3'd0;
        csr_bankarray_sel_r <= 1'd0;
        liteethmac_txdatapath_liteethmacpaddinginserter_state <= 1'd0;
        liteethmac_txdatapath_bufferizeendpoints_state <= 2'd0;
        liteethmac_txdatapath_liteethmacpreambleinserter_state <= 2'd0;
        liteethmac_rxdatapath_liteethmacpreamblechecker_state <= 1'd0;
        liteethmac_rxdatapath_bufferizeendpoints_state <= 2'd0;
        liteethmac_grant <= 1'd0;
        liteethmac_status0_first <= 1'd1;
        liteethmac_status0_ongoing1 <= 1'd0;
        liteethmac_status1_first <= 1'd1;
        liteethmac_status1_ongoing1 <= 1'd0;
        liteethmac_first <= 1'd1;
        liteethmac_ongoing1 <= 1'd0;
        liteethmac_sel_ongoing <= 2'd0;
        liteethmac_fsm0_state0 <= 2'd0;
        liteethmac_fsm1_state0 <= 1'd0;
        liteethmac_fsm0_state1 <= 2'd0;
        liteethmac_fsm1_state1 <= 1'd0;
        liteetharptx_fsm0_state <= 2'd0;
        liteetharptx_fsm1_state <= 1'd0;
        liteetharptx_state <= 1'd0;
        liteetharprx_fsm0_state <= 2'd0;
        liteetharprx_fsm1_state <= 1'd0;
        liteetharprx_state <= 2'd0;
        liteetharpcache_state <= 3'd0;
        fsm_state <= 3'd0;
        liteethip_liteethiptx_fsm0_state <= 2'd0;
        liteethip_liteethiptx_fsm1_state <= 1'd0;
        liteethip_liteethiptx_state <= 3'd0;
        liteethip_liteethiprx_fsm0_state <= 2'd0;
        liteethip_liteethiprx_fsm1_state <= 1'd0;
        liteethip_liteethiprx_state <= 2'd0;
        liteethip_grant <= 1'd0;
        liteethip_status0_first <= 1'd1;
        liteethip_status0_ongoing1 <= 1'd0;
        liteethip_status1_first <= 1'd1;
        liteethip_status1_ongoing1 <= 1'd0;
        liteethip_first <= 1'd1;
        liteethip_ongoing1 <= 1'd0;
        liteethip_sel_ongoing <= 2'd0;
        liteethicmptx_fsm0_state <= 2'd0;
        liteethicmptx_fsm1_state <= 1'd0;
        liteethicmptx_state <= 1'd0;
        liteethicmprx_fsm0_state <= 2'd0;
        liteethicmprx_fsm1_state <= 1'd0;
        liteethicmprx_state <= 2'd0;
        liteethudp_liteethudptx_fsm0_state <= 2'd0;
        liteethudp_liteethudptx_fsm1_state <= 1'd0;
        liteethudp_liteethudptx_state <= 1'd0;
        liteethudp_liteethudprx_fsm0_state <= 2'd0;
        liteethudp_liteethudprx_fsm1_state <= 1'd0;
        liteethudp_liteethudprx_state <= 2'd0;
        liteethudp_first <= 1'd1;
        liteethudp_ongoing1 <= 1'd0;
        liteethudp_sel_ongoing <= 1'd0;
        liteethetherbonepackettx_fsm0_state <= 2'd0;
        liteethetherbonepackettx_fsm1_state <= 1'd0;
        liteethetherbonepackettx_state <= 1'd0;
        liteethetherbonepacketrx_fsm0_state <= 2'd0;
        liteethetherbonepacketrx_fsm1_state <= 1'd0;
        liteethetherbonepacketrx_state <= 2'd0;
        liteethetherboneprobe_state <= 1'd0;
        fsm0_state0 <= 2'd0;
        fsm1_state0 <= 1'd0;
        liteethetherbonerecordreceiver_state <= 2'd0;
        liteethetherbonerecordsender_state <= 2'd0;
        fsm0_state1 <= 2'd0;
        fsm1_state1 <= 1'd0;
        liteethetherbonewishbonemaster_state <= 2'd0;
        state <= 1'd0;
    end
    multiregimpl0_regs0 <= add_etherbone_colorlight_data_r;
    multiregimpl0_regs1 <= multiregimpl0_regs0;
    multiregimpl2_regs0 <= ethcore_mac_core_tx_cdc_cdc_graycounter1_q;
    multiregimpl2_regs1 <= multiregimpl2_regs0;
    multiregimpl3_regs0 <= ethcore_mac_core_rx_cdc_cdc_graycounter0_q;
    multiregimpl3_regs1 <= multiregimpl3_regs0;
    multiregimpl5_regs0 <= ethcore_mac_core_pulsesynchronizer0_toggle_i;
    multiregimpl5_regs1 <= multiregimpl5_regs0;
    multiregimpl6_regs0 <= ethcore_mac_core_pulsesynchronizer1_toggle_i;
    multiregimpl6_regs1 <= multiregimpl6_regs0;
    multiregimpl7_regs0 <= {gpio_in29, gpio_in28, gpio_in27, gpio_in26, gpio_in25, gpio_in24, gpio_in23, gpio_in22, gpio_in21, gpio_in20, gpio_in19, gpio_in18, gpio_in17, gpio_in16, gpio_in15, gpio_in14, gpio_in13, gpio_in12, gpio_in11, gpio_in10, gpio_in9, gpio_in8, gpio_in7, gpio_in6, gpio_in5, gpio_in4, gpio_in3, gpio_in2, gpio_in1, gpio_in0};
    multiregimpl7_regs1 <= multiregimpl7_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory mem: 27-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:26];
initial begin
	$readmemh("colorlight_5a_75e_mem.init", mem);
end
reg [4:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= csr_bankarray_adr;
end
assign csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Instance DELAYG of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG (
	// Inputs.
	.A (add_etherbone_colorlight_eth_tx_clk_o),

	// Outputs.
	.Z (eth_clocks_tx)
);

//------------------------------------------------------------------------------
// Instance DELAYG_1 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_1 (
	// Inputs.
	.A (add_etherbone_colorlight_tx_ctl_oddrx1f),

	// Outputs.
	.Z (eth_tx_ctl)
);

//------------------------------------------------------------------------------
// Instance DELAYG_2 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_2 (
	// Inputs.
	.A (add_etherbone_colorlight_tx_data_oddrx1f[0]),

	// Outputs.
	.Z (eth_tx_data[0])
);

//------------------------------------------------------------------------------
// Instance DELAYG_3 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_3 (
	// Inputs.
	.A (add_etherbone_colorlight_tx_data_oddrx1f[1]),

	// Outputs.
	.Z (eth_tx_data[1])
);

//------------------------------------------------------------------------------
// Instance DELAYG_4 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_4 (
	// Inputs.
	.A (add_etherbone_colorlight_tx_data_oddrx1f[2]),

	// Outputs.
	.Z (eth_tx_data[2])
);

//------------------------------------------------------------------------------
// Instance DELAYG_5 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (1'd0)
) DELAYG_5 (
	// Inputs.
	.A (add_etherbone_colorlight_tx_data_oddrx1f[3]),

	// Outputs.
	.Z (eth_tx_data[3])
);

//------------------------------------------------------------------------------
// Instance DELAYG_6 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_6 (
	// Inputs.
	.A (eth_rx_ctl),

	// Outputs.
	.Z (add_etherbone_colorlight_rx_ctl_delayf)
);

//------------------------------------------------------------------------------
// Instance DELAYG_7 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_7 (
	// Inputs.
	.A (eth_rx_data[0]),

	// Outputs.
	.Z (add_etherbone_colorlight_rx_data_delayf[0])
);

//------------------------------------------------------------------------------
// Instance DELAYG_8 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_8 (
	// Inputs.
	.A (eth_rx_data[1]),

	// Outputs.
	.Z (add_etherbone_colorlight_rx_data_delayf[1])
);

//------------------------------------------------------------------------------
// Instance DELAYG_9 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_9 (
	// Inputs.
	.A (eth_rx_data[2]),

	// Outputs.
	.Z (add_etherbone_colorlight_rx_data_delayf[2])
);

//------------------------------------------------------------------------------
// Instance DELAYG_10 of DELAYG Module.
//------------------------------------------------------------------------------
DELAYG #(
	// Parameters.
	.DEL_MODE  ("SCLK_ALIGNED"),
	.DEL_VALUE (7'd80)
) DELAYG_10 (
	// Inputs.
	.A (eth_rx_data[3]),

	// Outputs.
	.Z (add_etherbone_colorlight_rx_data_delayf[3])
);

//------------------------------------------------------------------------------
// Memory storage: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 42 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage[0:31];
reg [41:0] storage_dat0;
reg [41:0] storage_dat1;
always @(posedge sys_clk) begin
	if (ethcore_mac_core_tx_cdc_cdc_wrport_we)
		storage[ethcore_mac_core_tx_cdc_cdc_wrport_adr] <= ethcore_mac_core_tx_cdc_cdc_wrport_dat_w;
	storage_dat0 <= storage[ethcore_mac_core_tx_cdc_cdc_wrport_adr];
end
always @(posedge eth_tx_clk) begin
	storage_dat1 <= storage[ethcore_mac_core_tx_cdc_cdc_rdport_adr];
end
assign ethcore_mac_core_tx_cdc_cdc_wrport_dat_r = storage_dat0;
assign ethcore_mac_core_tx_cdc_cdc_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 42 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_1[0:31];
reg [41:0] storage_1_dat0;
reg [41:0] storage_1_dat1;
always @(posedge eth_rx_clk) begin
	if (ethcore_mac_core_rx_cdc_cdc_wrport_we)
		storage_1[ethcore_mac_core_rx_cdc_cdc_wrport_adr] <= ethcore_mac_core_rx_cdc_cdc_wrport_dat_w;
	storage_1_dat0 <= storage_1[ethcore_mac_core_rx_cdc_cdc_wrport_adr];
end
always @(posedge sys_clk) begin
	storage_1_dat1 <= storage_1[ethcore_mac_core_rx_cdc_cdc_rdport_adr];
end
assign ethcore_mac_core_rx_cdc_cdc_wrport_dat_r = storage_1_dat0;
assign ethcore_mac_core_rx_cdc_cdc_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Memory storage_2: 2-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 42 
// Port 1 | Read: Async | Write: ---- | 
reg [41:0] storage_2[0:1];
reg [41:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_we)
		storage_2[ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr] <= ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_w;
	storage_2_dat0 <= storage_2[ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_wrport_dat_r = storage_2_dat0;
assign ethcore_mac_core_liteethmaccrc32checker_syncfifo_rdport_dat_r = storage_2[ethcore_mac_core_liteethmaccrc32checker_syncfifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory mem_1: 2-words x 81-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 81 
// Port 1 | Read: Async | Write: ---- | 
reg [80:0] mem_1[0:1];
reg [0:0] mem_1_adr0;
always @(posedge sys_clk) begin
	if (ethcore_arp_table_cache_mem_wr_port_we)
		mem_1[ethcore_arp_table_cache_mem_wr_port_adr] <= ethcore_arp_table_cache_mem_wr_port_dat_w;
	mem_1_adr0 <= ethcore_arp_table_cache_mem_wr_port_adr;
end
always @(posedge sys_clk) begin
end
assign ethcore_arp_table_cache_mem_wr_port_dat_r = mem_1[mem_1_adr0];
assign ethcore_arp_table_cache_mem_rd_port_dat_r = mem_1[ethcore_arp_table_cache_mem_rd_port_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 42 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_3[0:31];
reg [41:0] storage_3_dat0;
reg [41:0] storage_3_dat1;
always @(posedge sys_clk) begin
	if (ethcore_icmp_echo_payload_fifo_wrport_we)
		storage_3[ethcore_icmp_echo_payload_fifo_wrport_adr] <= ethcore_icmp_echo_payload_fifo_wrport_dat_w;
	storage_3_dat0 <= storage_3[ethcore_icmp_echo_payload_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (ethcore_icmp_echo_payload_fifo_rdport_re)
		storage_3_dat1 <= storage_3[ethcore_icmp_echo_payload_fifo_rdport_adr];
end
assign ethcore_icmp_echo_payload_fifo_wrport_dat_r = storage_3_dat0;
assign ethcore_icmp_echo_payload_fifo_rdport_dat_r = storage_3_dat1;


//------------------------------------------------------------------------------
// Memory storage_4: 2-words x 114-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 114 
// Port 1 | Read: Sync  | Write: ---- | 
reg [113:0] storage_4[0:1];
reg [113:0] storage_4_dat0;
reg [113:0] storage_4_dat1;
always @(posedge sys_clk) begin
	if (ethcore_icmp_echo_param_fifo_wrport_we)
		storage_4[ethcore_icmp_echo_param_fifo_wrport_adr] <= ethcore_icmp_echo_param_fifo_wrport_dat_w;
	storage_4_dat0 <= storage_4[ethcore_icmp_echo_param_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (ethcore_icmp_echo_param_fifo_rdport_re)
		storage_4_dat1 <= storage_4[ethcore_icmp_echo_param_fifo_rdport_adr];
end
assign ethcore_icmp_echo_param_fifo_wrport_dat_r = storage_4_dat0;
assign ethcore_icmp_echo_param_fifo_rdport_dat_r = storage_4_dat1;


//------------------------------------------------------------------------------
// Memory storage_5: 2-words x 93-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 93 
// Port 1 | Read: Async | Write: ---- | 
reg [92:0] storage_5[0:1];
reg [92:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (etherbone_probe_param_fifo_wrport_we)
		storage_5[etherbone_probe_param_fifo_wrport_adr] <= etherbone_probe_param_fifo_wrport_dat_w;
	storage_5_dat0 <= storage_5[etherbone_probe_param_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign etherbone_probe_param_fifo_wrport_dat_r = storage_5_dat0;
assign etherbone_probe_param_fifo_rdport_dat_r = storage_5[etherbone_probe_param_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 255-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 42 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_6[0:254];
reg [41:0] storage_6_dat0;
reg [41:0] storage_6_dat1;
always @(posedge sys_clk) begin
	if (etherbone_record_receiver_payload_fifo_wrport_we)
		storage_6[etherbone_record_receiver_payload_fifo_wrport_adr] <= etherbone_record_receiver_payload_fifo_wrport_dat_w;
	storage_6_dat0 <= storage_6[etherbone_record_receiver_payload_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (etherbone_record_receiver_payload_fifo_rdport_re)
		storage_6_dat1 <= storage_6[etherbone_record_receiver_payload_fifo_rdport_adr];
end
assign etherbone_record_receiver_payload_fifo_wrport_dat_r = storage_6_dat0;
assign etherbone_record_receiver_payload_fifo_rdport_dat_r = storage_6_dat1;


//------------------------------------------------------------------------------
// Memory storage_7: 2-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 32 
// Port 1 | Read: Sync  | Write: ---- | 
reg [31:0] storage_7[0:1];
reg [31:0] storage_7_dat0;
reg [31:0] storage_7_dat1;
always @(posedge sys_clk) begin
	if (etherbone_record_receiver_param_fifo_wrport_we)
		storage_7[etherbone_record_receiver_param_fifo_wrport_adr] <= etherbone_record_receiver_param_fifo_wrport_dat_w;
	storage_7_dat0 <= storage_7[etherbone_record_receiver_param_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (etherbone_record_receiver_param_fifo_rdport_re)
		storage_7_dat1 <= storage_7[etherbone_record_receiver_param_fifo_rdport_adr];
end
assign etherbone_record_receiver_param_fifo_wrport_dat_r = storage_7_dat0;
assign etherbone_record_receiver_param_fifo_rdport_dat_r = storage_7_dat1;


//------------------------------------------------------------------------------
// Memory storage_8: 255-words x 70-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 70 
// Port 1 | Read: Sync  | Write: ---- | 
reg [69:0] storage_8[0:254];
reg [69:0] storage_8_dat0;
reg [69:0] storage_8_dat1;
always @(posedge sys_clk) begin
	if (etherbone_record_sender_payload_fifo_wrport_we)
		storage_8[etherbone_record_sender_payload_fifo_wrport_adr] <= etherbone_record_sender_payload_fifo_wrport_dat_w;
	storage_8_dat0 <= storage_8[etherbone_record_sender_payload_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (etherbone_record_sender_payload_fifo_rdport_re)
		storage_8_dat1 <= storage_8[etherbone_record_sender_payload_fifo_rdport_adr];
end
assign etherbone_record_sender_payload_fifo_wrport_dat_r = storage_8_dat0;
assign etherbone_record_sender_payload_fifo_rdport_dat_r = storage_8_dat1;


//------------------------------------------------------------------------------
// Memory storage_9: 2-words x 47-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 47 
// Port 1 | Read: Sync  | Write: ---- | 
reg [46:0] storage_9[0:1];
reg [46:0] storage_9_dat0;
reg [46:0] storage_9_dat1;
always @(posedge sys_clk) begin
	if (etherbone_record_sender_param_fifo_wrport_we)
		storage_9[etherbone_record_sender_param_fifo_wrport_adr] <= etherbone_record_sender_param_fifo_wrport_dat_w;
	storage_9_dat0 <= storage_9[etherbone_record_sender_param_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (etherbone_record_sender_param_fifo_rdport_re)
		storage_9_dat1 <= storage_9[etherbone_record_sender_param_fifo_rdport_adr];
end
assign etherbone_record_sender_param_fifo_wrport_dat_r = storage_9_dat0;
assign etherbone_record_sender_param_fifo_rdport_dat_r = storage_9_dat1;


(* FREQUENCY_PIN_CLKI = "25.0", FREQUENCY_PIN_CLKOP = "40.0", FREQUENCY_PIN_CLKOS = "40.0", ICP_CURRENT = "6", LPF_RESISTOR = "16", MFG_ENABLE_FILTEROPAMP = "1", MFG_GMCREF_SEL = "2" *)
//------------------------------------------------------------------------------
// Instance EHXPLLL of EHXPLLL Module.
//------------------------------------------------------------------------------
EHXPLLL #(
	// Parameters.
	.CLKFB_DIV     (5'd16),
	.CLKI_DIV      (1'd1),
	.CLKOP_CPHASE  (4'd9),
	.CLKOP_DIV     (4'd10),
	.CLKOP_ENABLE  ("ENABLED"),
	.CLKOP_FPHASE  (1'd0),
	.CLKOS2_CPHASE (1'd0),
	.CLKOS2_DIV    (1'd1),
	.CLKOS2_ENABLE ("ENABLED"),
	.CLKOS2_FPHASE (1'd0),
	.CLKOS_CPHASE  (4'd14),
	.CLKOS_DIV     (4'd10),
	.CLKOS_ENABLE  ("ENABLED"),
	.CLKOS_FPHASE  (1'd0),
	.FEEDBK_PATH   ("INT_OS2")
) EHXPLLL (
	// Inputs.
	.CLKI   (soc_clkin),
	.RST    (soc_reset),
	.STDBY  (soc_stdby),

	// Outputs.
	.CLKOP  (soc_clkout0),
	.CLKOS  (soc_clkout1),
	.CLKOS2 (ecp5pll),
	.LOCK   (locked)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX(
	// Inputs.
	.CK (sys_clk),
	.D  (1'd0),
	.PD ((~soc_locked)),

	// Outputs.
	.Q  (rst10)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_1 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_1(
	// Inputs.
	.CK (sys_clk),
	.D  (rst10),
	.PD ((~soc_locked)),

	// Outputs.
	.Q  (sys_rst)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_2 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_2(
	// Inputs.
	.CK (sys_ps_clk),
	.D  (1'd0),
	.PD ((~soc_locked)),

	// Outputs.
	.Q  (rst11)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_3 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_3(
	// Inputs.
	.CK (sys_ps_clk),
	.D  (rst11),
	.PD ((~soc_locked)),

	// Outputs.
	.Q  (sys_ps_rst)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F(
	// Inputs.
	.D0   (1'd1),
	.D1   (1'd0),
	.SCLK (sys_ps_clk),

	// Outputs.
	.Q    (sdram_clock)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_1 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_1(
	// Inputs.
	.D0   (1'd1),
	.D1   (1'd0),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (add_etherbone_colorlight_eth_tx_clk_o)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_4 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_4(
	// Inputs.
	.CK (eth_tx_clk),
	.D  (1'd0),
	.PD (add_etherbone_colorlight_reset),

	// Outputs.
	.Q  (rst12)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_5 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_5(
	// Inputs.
	.CK (eth_tx_clk),
	.D  (rst12),
	.PD (add_etherbone_colorlight_reset),

	// Outputs.
	.Q  (eth_tx_rst)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_6 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_6(
	// Inputs.
	.CK (eth_rx_clk),
	.D  (1'd0),
	.PD (add_etherbone_colorlight_reset),

	// Outputs.
	.Q  (rst13)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_7 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_7(
	// Inputs.
	.CK (eth_rx_clk),
	.D  (rst13),
	.PD (add_etherbone_colorlight_reset),

	// Outputs.
	.Q  (eth_rx_rst)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_2 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_2(
	// Inputs.
	.D0   (add_etherbone_colorlight_sink_valid),
	.D1   (add_etherbone_colorlight_sink_valid),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (add_etherbone_colorlight_tx_ctl_oddrx1f)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_3 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_3(
	// Inputs.
	.D0   (add_etherbone_colorlight_sink_payload_data[0]),
	.D1   (add_etherbone_colorlight_sink_payload_data[4]),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (add_etherbone_colorlight_tx_data_oddrx1f[0])
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_4 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_4(
	// Inputs.
	.D0   (add_etherbone_colorlight_sink_payload_data[1]),
	.D1   (add_etherbone_colorlight_sink_payload_data[5]),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (add_etherbone_colorlight_tx_data_oddrx1f[1])
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_5 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_5(
	// Inputs.
	.D0   (add_etherbone_colorlight_sink_payload_data[2]),
	.D1   (add_etherbone_colorlight_sink_payload_data[6]),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (add_etherbone_colorlight_tx_data_oddrx1f[2])
);

//------------------------------------------------------------------------------
// Instance ODDRX1F_6 of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F_6(
	// Inputs.
	.D0   (add_etherbone_colorlight_sink_payload_data[3]),
	.D1   (add_etherbone_colorlight_sink_payload_data[7]),
	.SCLK (eth_tx_clk),

	// Outputs.
	.Q    (add_etherbone_colorlight_tx_data_oddrx1f[3])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F(
	// Inputs.
	.D    (add_etherbone_colorlight_rx_ctl_delayf),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (add_etherbone_colorlight_rx_ctl[0]),
	.Q1   (add_etherbone_colorlight_rx_ctl[1])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F_1 of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F_1(
	// Inputs.
	.D    (add_etherbone_colorlight_rx_data_delayf[0]),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (add_etherbone_colorlight_rx_data[0]),
	.Q1   (add_etherbone_colorlight_rx_data[4])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F_2 of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F_2(
	// Inputs.
	.D    (add_etherbone_colorlight_rx_data_delayf[1]),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (add_etherbone_colorlight_rx_data[1]),
	.Q1   (add_etherbone_colorlight_rx_data[5])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F_3 of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F_3(
	// Inputs.
	.D    (add_etherbone_colorlight_rx_data_delayf[2]),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (add_etherbone_colorlight_rx_data[2]),
	.Q1   (add_etherbone_colorlight_rx_data[6])
);

//------------------------------------------------------------------------------
// Instance IDDRX1F_4 of IDDRX1F Module.
//------------------------------------------------------------------------------
IDDRX1F IDDRX1F_4(
	// Inputs.
	.D    (add_etherbone_colorlight_rx_data_delayf[3]),
	.SCLK (eth_rx_clk),

	// Outputs.
	.Q0   (add_etherbone_colorlight_rx_data[3]),
	.Q1   (add_etherbone_colorlight_rx_data[7])
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO (
	// Inputs.
	.B (eth_mdio),
	.I (add_etherbone_colorlight_data_w),
	.T ((~add_etherbone_colorlight_data_oe)),

	// Outputs.
	.O (add_etherbone_colorlight_data_r)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-07-25 13:29:28.
//------------------------------------------------------------------------------
