#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Mar 27 16:49:19 2017
# Process ID: 25324
# Current directory: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20224 C:\Users\Joao\Desktop\cr\Git\Reconfigurable_Computing\Lesson4\Ex3\Ex3.xpr
# Log file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3/vivado.log
# Journal file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3/Ex3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:counter:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter/Counter.srcs/sources_1/imports/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ex1:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/ex1.srcs
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 766.141 ; gain = 112.594
open_bd_design {C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3/Ex3.srcs/sources_1/bd/desig/desig.bd}
Adding cell -- xilinx.com:user:Sort:1.0 - Sort_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:user:RomRead:1.0 - RomRead_0
Successfully read diagram <desig> from BD file <C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3/Ex3.srcs/sources_1/bd/desig/desig.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 798.906 ; gain = 32.766
set_property -dict [list CONFIG.address_bits {8}] [get_bd_cells RomRead_0]
set_property -dict [list CONFIG.address_bits {9}] [get_bd_cells RomRead_0]
connect_bd_net [get_bd_pins RomRead_0/data_out] [get_bd_pins Sort_0/data_in]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins RomRead_0/data_in]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
set_property location {0.5 -107 80} [get_bd_cells RomRead_0]
set_property location {2 159 67} [get_bd_cells Sort_0]
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins RomRead_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins Sort_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
create_bd_port -dir I btnC
connect_bd_net [get_bd_ports btnC] [get_bd_pins Sort_0/reset]
startgroup
create_bd_port -dir O led
connect_bd_net [get_bd_pins /RomRead_0/completed] [get_bd_ports led]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /RomRead_0/completed] [get_bd_ports led]'
INFO: [Common 17-17] undo 'create_bd_port -dir O led'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports btnC] [get_bd_pins Sort_0/reset]'
create_bd_port -dir O -from 0 -to 0 led
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 290 169} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins Sort_0/done] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins RomRead_0/completed] [get_bd_pins xlconcat_0/In1]
delete_bd_objs [get_bd_ports led]
create_bd_port -dir O -from 1 -to 0 led
connect_bd_net [get_bd_ports led] [get_bd_pins xlconcat_0/dout]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins RomRead_0/addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_ports clk] [get_bd_pins RomRead_0/rst]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports clk] [get_bd_pins RomRead_0/rst]'
connect_bd_net [get_bd_ports btnC] [get_bd_pins RomRead_0/rst]
connect_bd_net [get_bd_ports btnC] [get_bd_pins Sort_0/reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.340 ; gain = 223.625
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/mul.coe} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {50}] [get_bd_cells blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/mul.coe' provided. It will be converted relative to IP Instance files '../../../../../../../mul.coe'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Disable_Collision_Warnings {true}] [get_bd_cells blk_mem_gen_1]
endgroup
set_property location {3.5 554 322} [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_nets RomRead_0_addr] [get_bd_nets blk_mem_gen_0_douta] [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins RomRead_0/addr] [get_bd_pins blk_mem_gen_1/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_1/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/dina] [get_bd_pins Sort_0/data_out]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins RomRead_0/data_in]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins RomRead_0/data_in]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins blk_mem_gen_1/dina] [get_bd_pins Sort_0/data_out]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_1/clka]'
ipx::edit_ip_in_project -upgrade true -name RomRead_v1_0_project -directory C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3/Ex3.tmp/RomRead_v1_0_project c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/RomRead/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/joao/desktop/cr/git/reconfigurable_computing/lesson4/ex3/ex3.tmp/romread_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:counter:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter/Counter.srcs/sources_1/imports/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ex1:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/ex1.srcs
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1091.027 ; gain = 0.000
create_project RomWrite C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/RomWrite -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc
file mkdir C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/RomWrite/RomWrite.srcs/sources_1/new
close [ open C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/RomWrite/RomWrite.srcs/sources_1/new/RomWrite.vhd w ]
add_files C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/RomWrite/RomWrite.srcs/sources_1/new/RomWrite.vhd
close_project
close_project
save_bd_design
Wrote  : <C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Ex3/Ex3.srcs/sources_1/bd/desig/desig.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 17:21:38 2017...
