design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/openlane/designs/kizil_islemci,user_processor,v1,flow completed,3h40m51s0ms,1h57m41s0ms,39452.48,6.25,19726.24,33.8,14180.34,123289,0,0,0,0,0,0,0,619,0,-1,-1,8563428,1181584,-222.19,-318.79,-1,0.0,0.0,-4761530.5,-6813230.0,-1,0.0,0.0,4386220109.0,0.0,43.21,42.42,5.99,8.41,0.6,150994,534725,106101,489506,0,0,0,136347,926,64,614,2005,6074,2924,949,17574,6113,6058,54,1822,88104,0,89926,6166551.712,-1,-1,-1,-1,-1,-1,-1,-1,-1,23.36,25.0,40.0,25,3,1,50,153.18,153.6,0.3,0.34,sky130_fd_sc_hd,10,AREA 0
