{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 15:21:53 2019 " "Info: Processing started: Mon Jun 03 15:21:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDM -c DDM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7Seg-Behavioral " "Info: Found design unit 1: BCD_7Seg-Behavioral" {  } { { "BCD_7Seg.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/BCD_7Seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7Seg " "Info: Found entity 1: BCD_7Seg" {  } { { "BCD_7Seg.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/BCD_7Seg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file central.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central_1-Behavioral " "Info: Found design unit 1: central_1-Behavioral" {  } { { "Central.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 central_1 " "Info: Found entity 1: central_1" {  } { { "Central.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tec1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_tec1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado-behavior " "Info: Found design unit 1: Teclado-behavior" {  } { { "dec_tec1.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Info: Found entity 1: Teclado" {  } { { "dec_tec1.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec1.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Info: Found design unit 1: divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Info: Found entity 1: divisor" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ddm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDM " "Info: Found entity 1: DDM" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file test.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file central4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central4bits-Behavioral " "Info: Found design unit 1: central4bits-Behavioral" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 central4bits " "Info: Found entity 1: central4bits" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tec4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_tec4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado4bits-behavior " "Info: Found design unit 1: Teclado4bits-behavior" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Teclado4bits " "Info: Found entity 1: Teclado4bits" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDM " "Info: Elaborating entity \"DDM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado4bits Teclado4bits:inst1 " "Info: Elaborating entity \"Teclado4bits\" for hierarchy \"Teclado4bits:inst1\"" {  } { { "DDM.bdf" "inst1" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 424 632 792 520 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pr_state dec_tec4bits.vhd(45) " "Warning (10492): VHDL Process Statement warning at dec_tec4bits.vhd(45): signal \"pr_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst " "Info: Elaborating entity \"divisor\" for hierarchy \"divisor:inst\"" {  } { { "DDM.bdf" "inst" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 496 368 480 592 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "central4bits central4bits:inst2 " "Info: Elaborating entity \"central4bits\" for hierarchy \"central4bits:inst2\"" {  } { { "DDM.bdf" "inst2" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 384 1416 1608 512 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Central4bits.vhd(50) " "Warning (10445): VHDL Subtype or Type Declaration warning at Central4bits.vhd(50): subtype or type has null range" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 50 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litros Central4bits.vhd(22) " "Warning (10036): Verilog HDL or VHDL warning at Central4bits.vhd(22): object \"litros\" assigned a value but never read" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cont Central4bits.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at Central4bits.vhd(28): used implicit default value for signal \"cont\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Central4bits.vhd(62) " "Warning (10296): VHDL warning at Central4bits.vhd(62): ignored assignment of value to null range" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 62 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Central4bits.vhd(73) " "Warning (10296): VHDL warning at Central4bits.vhd(73): ignored assignment of value to null range" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 73 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central4bits.vhd(123) " "Warning (10492): VHDL Process Statement warning at Central4bits.vhd(123): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central4bits.vhd(140) " "Warning (10492): VHDL Process Statement warning at Central4bits.vhd(140): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central4bits.vhd(171) " "Warning (10492): VHDL Process Statement warning at Central4bits.vhd(171): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central4bits.vhd(188) " "Warning (10492): VHDL Process Statement warning at Central4bits.vhd(188): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador Central4bits.vhd(49) " "Warning (10631): VHDL Process Statement warning at Central4bits.vhd(49): inferring latch(es) for signal or variable \"contador\", which holds its previous value in one or more paths through the process" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "precio Central4bits.vhd(49) " "Warning (10631): VHDL Process Statement warning at Central4bits.vhd(49): inferring latch(es) for signal or variable \"precio\", which holds its previous value in one or more paths through the process" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "salidaMagna GND " "Warning (13410): Pin \"salidaMagna\" is stuck at GND" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 424 1672 1848 440 "salidaMagna" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "salidaPremium GND " "Warning (13410): Pin \"salidaPremium\" is stuck at GND" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 472 1656 1832 488 "salidaPremium" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug\[3\] GND " "Warning (13410): Pin \"debug\[3\]\" is stuck at GND" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug\[2\] GND " "Warning (13410): Pin \"debug\[2\]\" is stuck at GND" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "magna " "Warning (15610): No output dependent on input pin \"magna\"" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 440 1208 1376 456 "magna" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "premium " "Warning (15610): No output dependent on input pin \"premium\"" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 472 1208 1376 488 "premium" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Info: Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Info: Implemented 39 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 15:21:59 2019 " "Info: Processing ended: Mon Jun 03 15:21:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
