%% LP 10b SAR
@article{shikata20120,
  title={{A 0.5 V 1.1 MS/sec 6.3 fJ/conversion-step SAR-ADC with tri-level comparator in 40 nm CMOS}},
  author={Shikata, Akira and Sekimoto, Ryota and Kuroda, Tadahiro and Ishikuro, Hiroki},
  journal={IEEE Journal of Solid-State Circuits},
  volume={47},
  number={4},
  pages={1022--1030},
  year={2012},
  publisher={IEEE}
}

@article{yoshioka20148,
  title={{An 8 bit 0.3--0.8 V 0.2--40 MS/s 2-bit/step SAR ADC with successively activated threshold configuring comparators in 40 nm CMOS}},
  author={Yoshioka, Kentaro and Shikata, Akira and Sekimoto, Ryota and Kuroda, Tadahiro and Ishikuro, Hiroki},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={23},
  number={2},
  pages={356--368},
  year={2014},
  publisher={IEEE}
}

@article{van201010,
  title={{A 10-bit Charge-Redistribution ADC Consuming 1.9uW at 1 MS/s}},
  author={Van Elzakker, Michiel and van Tuijl, Ed and Geraedts, Paul and Schinkel, Dani{\"e}l and Klumperink, Eric AM and Nauta, Bram},
  journal={IEEE Journal of Solid-State Circuits},
  volume={45},
  number={5},
  pages={1007--1015},
  year={2010},
  publisher={IEEE}
}

@article{yoshioka201010,
  title={{A 10-b 50-MS/s 820uW SAR ADC With On-Chip Digital Calibration}},
  author={Yoshioka, Masato and Ishikawa, Kiyoshi and Takayama, Takeshi and Tsukamoto, Sanroku},
  journal={IEEE transactions on biomedical circuits and systems},
  volume={4},
  number={6},
  pages={410--416},
  year={2010},
  publisher={IEEE}
}

@article{zhu201010,
  title={{A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS}},
  author={Zhu, Yan and Chan, Chi-Hang and Chio, U-Fat and Sin, Sai-Weng and Seng-Pan, U and Martins, Rui Paulo and Maloberti, Franco},
  journal={IEEE Journal of Solid-State Circuits},
  volume={45},
  number={6},
  pages={1111--1121},
  year={2010},
  publisher={IEEE}
}

@inproceedings{tai201411,
  title={{11.2 A 0.85 fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS}},
  author={Tai, Hung-Yen and Hu, Yao-Sheng and Chen, Hung-Wei and Chen, Hsin-Shu},
  booktitle={2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)},
  pages={196--197},
  year={2014},
  organization={IEEE}
}



% split ADC
@inproceedings{liu201012b,
  title={{A 12b 22.5/45MS/s 3.0 mW 0.059 mm 2 CMOS SAR ADC achieving over 90dB SFDR}},
  author={Liu, Wenbo and Huang, Pingli and Chiu, Yun},
  booktitle={2010 IEEE International Solid-State Circuits Conference-(ISSCC)},
  pages={380--381},
  year={2010},
  organization={IEEE}
}

@article{liu201112,
  title={{A 12-bit, 45-MS/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration}},
  author={Liu, Wenbo and Huang, Pingli and Chiu, Yun},
  journal={IEEE Journal of Solid-State Circuits},
  volume={46},
  number={11},
  pages={2661--2672},
  year={2011},
  publisher={IEEE}
}

@article{mcneill2011all,
  title={{All-digital background calibration of a successive approximation ADC using the “split ADC” architecture}},
  author={McNeill, John A and Chan, Ka Yan and Coln, Michael CW and David, Christopher L and Brenneman, Cody},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={58},
  number={10},
  pages={2355--2365},
  year={2011},
  publisher={IEEE}
}

@article{mcneill2005split,
  title={{" Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC}},
  author={McNeill, John and Coln, Michael CW and Larivee, Brian J},
  journal={IEEE Journal of Solid-State Circuits},
  volume={40},
  number={12},
  pages={2437--2445},
  year={2005},
  publisher={IEEE}
}


% redundency
@article{kapusta201314b,
  title={{A 14b 80 MS/s SAR ADC with 73.6 db SNDR in 65 nm CMOS}},
  author={Kapusta, Ron and Shen, Junhua and Decker, Steven and Li, Hongxing and Ibaragi, Eitake and Zhu, Haiyang},
  journal={IEEE Journal of Solid-State Circuits},
  volume={48},
  number={12},
  pages={3059--3066},
  year={2013},
  publisher={IEEE}
}

%% DDNR
@article{harpe201310b,
  title={{A 10b/12b 40 kS/s SAR ADC with data-driven noise reduction achieving up to 10.1 b ENOB at 2.2 fJ/conversion-step}},
  author={Harpe, Pieter and Cantatore, Eugenio and Van Roermund, Arthur},
  journal={IEEE Journal of Solid-State Circuits},
  volume={48},
  number={12},
  pages={3011--3018},
  year={2013},
  publisher={IEEE}
}

@article{miki20154,
  title={{A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques}},
  author={Miki, Takuji and Morie, Takashi and Matsukawa, Kazuo and Bando, Yoji and Okumoto, Takeshi and Obata, Koji and Sakiyama, Shiro and Dosho, Shiro},
  journal={IEEE Journal of Solid-State Circuits},
  volume={50},
  number={6},
  pages={1372--1381},
  year={2015},
  publisher={IEEE}
}

% time-comparator
@inproceedings{agnes20089, title={{A 9.4-ENOB 1V 3.8 $\mu$W 100kS/s SAR ADC with time-domain comparator}}, author={Agnes, Andrea and Bonizzoni, Edoardo and Malcovati, Piero and Maloberti, Franco}, booktitle={2008 IEEE International Solid-State Circuits Conference-Digest of Technical Papers}, pages={246--610}, year={2008}, organization={IEEE} }

% Time amp
@article{lee20089,
  title={{A 9 b, 1.25 ps resolution coarse--fine time-to-digital converter in 90 nm CMOS that amplifies a time residue}},
  author={Lee, Minjae and Abidi, Asad A},
  journal={IEEE Journal of solid-state circuits},
  volume={43},
  number={4},
  pages={769--777},
  year={2008},
  publisher={IEEE}
}

% vco
@article{hajimiri1999jitter,
  title={{Jitter and phase noise in ring oscillators}},
  author={Hajimiri, Ali and Limotyrakis, Sotirios and Lee, Thomas H},
  journal={IEEE Journal of Solid-state circuits},
  volume={34},
  number={6},
  pages={790--804},
  year={1999},
  publisher={IEEE}
}

@article{abidi2006phase,
  title={{Phase noise and jitter in CMOS ring oscillators}},
  author={Abidi, Asad A},
  journal={IEEE journal of solid-state circuits},
  volume={41},
  number={8},
  pages={1803--1816},
  year={2006},
  publisher={IEEE}
}

% vco comparator
@inproceedings{yoshioka201413b,
  title={{A 13b SAR ADC with eye-opening VCO based comparator}},
  author={Yoshioka, Kentaro and Ishikuro, Hiroki},
  booktitle={ESSCIRC 2014-40th European Solid State Circuits Conference (ESSCIRC)},
  pages={411--414},
  year={2014},
  organization={IEEE}
}

@article{ding20190,
  title={{A 0.5--1.1-V adaptive bypassing SAR ADC utilizing the oscillation-cycle information of a VCO-based comparator}},
  author={Ding, Zhaoming and Zhou, Xiong and Li, Qiang},
  journal={IEEE Journal of Solid-State Circuits},
  volume={54},
  number={4},
  pages={968--977},
  year={2019},
  publisher={IEEE}
}

@article{luo2020input,
  title={{Input Referred Noise of VCO-Based Comparators}},
  author={Luo, Yanquan and Ortmanns, Maurits},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume={68},
  number={1},
  pages={82--86},
  year={2020},
  publisher={IEEE}
}

@article{hsieh20180,
  title={{A 0.5-V 12-bit SAR ADC using adaptive time-domain comparator with noise optimization}},
  author={Hsieh, Sung-En and Kao, Chen-Che and Hsieh, Chih-Cheng},
  journal={IEEE Journal of Solid-State Circuits},
  volume={53},
  number={10},
  pages={2763--2771},
  year={2018},
  publisher={IEEE}
}

@inproceedings{li2019design,
  title={{Design of a High-Precision Time-Domain Comparator}},
  author={Li, Juzhe and Liu, Xu and Liu, Jiahui and Zhao, Di and Yan, Wenrui and Bi, Chengju},
  booktitle={2019 IEEE 13th International Conference on Anti-counterfeiting, Security, and Identification (ASID)},
  pages={239--243},
  year={2019},
  organization={IEEE}
}

@article{li202065,
  title={{A 65.5-dB SNDR 8.1--11.1-nW ECG SAR ADC With Adaptive-Latching OSC-Based Comparator and DAC Calibration}},
  author={Li, Kejin and Zhang, Wai-Hong and Chen, Yun and Zhu, Yan and Chan, Chi-Hang and Martins, Rui Paulo},
  journal={IEEE Solid-State Circuits Letters},
  volume={3},
  pages={482--485},
  year={2020},
  publisher={IEEE}
}

@article{almarashli2017nyquist,
  title={{A Nyquist rate SAR ADC employing incremental Sigma Delta DAC achieving peak SFDR= 107 dB at 80 kS/s}},
  author={AlMarashli, Ahmad and Anders, Jens and Becker, Joachim and Ortmanns, Maurits},
  journal={IEEE Journal of Solid-State Circuits},
  volume={53},
  number={5},
  pages={1493--1507},
  year={2017},
  publisher={IEEE}
}

@article{shim2017edge,
  title={{Edge-pursuit comparator: An energy-scalable oscillator collapse-based comparator with application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC}},
  author={Shim, Minseob and Jeong, Seokhyeon and Myers, Paul D and Bang, Suyoung and Shen, Junhua and Kim, Chulwoo and Sylvester, Dennis and Blaauw, David and Jung, Wanyeong},
  journal={IEEE Journal of Solid-State Circuits},
  volume={52},
  number={4},
  pages={1077--1090},
  year={2017},
  publisher={IEEE}
}

@article{zhu201914,
  title={{A 14-bit 4-MS/s VCO-based SAR ADC with deep metastability facilitated mismatch calibration}},
  author={Zhu, Zheng and Zhou, Xiong and Du, Yuheng and Feng, Yao and Li, Qiang},
  journal={IEEE Journal of Solid-State Circuits},
  volume={55},
  number={6},
  pages={1565--1576},
  year={2019},
  publisher={IEEE}
}

@article{li202065,
  title={{A 65.5-dB SNDR 8.1--11.1-nW ECG SAR ADC With Adaptive-Latching OSC-Based Comparator and DAC Calibration}},
  author={Li, Kejin and Zhang, Wai-Hong and Chen, Yun and Zhu, Yan and Chan, Chi-Hang and Martins, Rui Paulo},
  journal={IEEE Solid-State Circuits Letters},
  volume={3},
  pages={482--485},
  year={2020},
  publisher={IEEE}
}

@article{pan202012,
  title={{A 12-bit 30-MS/s VCO-based SAR ADC with NOC-assisted multiple adaptive bypass windows}},
  author={Pan, Xiangxin and Zhou, Xiong and Chang, Sheng and Ding, Zhaoming and Li, Qiang},
  journal={Journal of Semiconductors},
  volume={41},
  number={11},
  pages={112401},
  year={2020},
  publisher={IOP Publishing}
}

@article{lee2019fast,
  title={{A Fast-Transient and High-Accuracy, Adaptive-Sampling Digital LDO Using a Single-VCO-Based Edge-Racing Time Quantizer}},
  author={Lee, Jeonghyun and Bang, Jooeun and Lim, Younghyun and Yoo, Seyeon and Lee, Yongsun and Seong, Taeho and Choi, Jaehyouk},
  journal={IEEE Solid-State Circuits Letters},
  volume={2},
  number={12},
  pages={305--308},
  year={2019},
  publisher={IEEE}
}

% comparator
@inproceedings{miyahara2008low,
  title={{A low-noise self-calibrating dynamic comparator for high-speed ADCs}},
  author={Miyahara, Masaya and Asada, Yusuke and Paik, Daehwa and Matsuzawa, Akira},
  booktitle={2008 IEEE Asian Solid-State Circuits Conference},
  pages={269--272},
  year={2008},
  organization={IEEE}
}

@inproceedings{hesener200714b,
  title={{A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13 um CMOS}},
  author={Hesener, M and Eicher, T and Hanneberg, A and Herbison, D and Kuttner, F and Wenske, H},
  booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers},
  pages={248--600},
  year={2007},
  organization={IEEE}
}

@article{timecomp,
  title={A 21 fJ/conversion-step 100 kS/s 10-bit ADC with a low-noise time-domain comparator for low-power sensor interface},
  author={Lee, Seon-Kyoo and Park, Seung-Jin and Park, Hong-June and Sim, Jae-Yoon},
  journal={IEEE Journal of Solid-State Circuits},
  volume={46},
  number={3},
  pages={651--659},
  year={2011},
  publisher={IEEE}
}