

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          100 # ROP queue latency (default 85)
-dram_latency                          83 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 500.0:1000.0:500.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default9576371f3d8ecbf211318fba774a0409  /tmp/tmp.VkZbLQR4h2/spmv__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.VkZbLQR4h2/spmv__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.VkZbLQR4h2/spmv__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.VkZbLQR4h2/spmv__SIZE1_1 > _cuobjdump_complete_output_7sChtt"
Parsing file _cuobjdump_complete_output_7sChtt
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/spmv/spmv.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/spmv/spmv.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_fMkupx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_i2OHlB
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Input file /home/cnugteren/software/parboil-2.5/datasets/spmv/medium/input/bcsstk18.mtx
Converting COO to JDS format (11948x11948)
149090 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....11968 rows, 374 groups
Allocating data space: 150144 entries (0.701993% padding)
Finished converting.
JDS format has 11968 columns, 49 rows.
nz_count_len = 374
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

kernel '_Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i' transfer to GPU hardware scheduler
kernel_name = _Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 42163
gpu_sim_insn = 4941796
gpu_ipc =     117.2069
gpu_tot_sim_cycle = 42163
gpu_tot_sim_insn = 4941796
gpu_tot_ipc =     117.2069
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 55478
gpu_stall_icnt2sh    = 212172
gpu_total_sim_rate=260094
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6303, Miss = 3730 (0.592), PendingHit = 194 (0.0308)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6150, Miss = 3397 (0.552), PendingHit = 82 (0.0133)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6551, Miss = 3475 (0.53), PendingHit = 138 (0.0211)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6496, Miss = 3759 (0.579), PendingHit = 103 (0.0159)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6350, Miss = 3610 (0.569), PendingHit = 107 (0.0169)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6390, Miss = 3090 (0.484), PendingHit = 148 (0.0232)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6311, Miss = 3676 (0.582), PendingHit = 104 (0.0165)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6293, Miss = 3602 (0.572), PendingHit = 100 (0.0159)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6416, Miss = 3490 (0.544), PendingHit = 164 (0.0256)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6547, Miss = 3406 (0.52), PendingHit = 150 (0.0229)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 7000, Miss = 3923 (0.56), PendingHit = 204 (0.0291)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6611, Miss = 3623 (0.548), PendingHit = 157 (0.0237)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6322, Miss = 3579 (0.566), PendingHit = 118 (0.0187)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6587, Miss = 3502 (0.532), PendingHit = 179 (0.0272)
total_dl1_misses=49862
total_dl1_accesses=90327
total_dl1_miss_rate= 0.552017
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 
distro:
877, 815, 753, 692, 629, 629, 598, 567, 536, 505, 505, 474, 443, 412, 412, 383, 288, 288, 288, 257, 226, 226, 195, 164, 133, 102, 102, 71, 71, 
gpgpu_n_tot_thrd_icount = 5134880
gpgpu_n_tot_w_icount = 160465
gpgpu_n_icache_hits = 87254
gpgpu_n_icache_misses = 465
gpgpu_n_l1dcache_read_hits = 38517
gpgpu_n_l1dcache_read_misses = 51810
gpgpu_n_l1dcache_write_accesses = 5416
gpgpu_n_l1dcache_wirte_misses = 5416
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 25116
gpgpu_n_ccache_misses = 588
gpgpu_n_stall_shd_mem = 183258
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49862
gpgpu_n_mem_write_global = 5416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 327
gpgpu_n_load_insn  = 922550
gpgpu_n_store_insn = 23896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 324144
gpgpu_n_param_mem_insn = 1318422
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 8007
gpgpu_stall_shd_mem[c_mem][bk_conf] = 8007
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 175251
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83219	W0_Idle:35779	W0_Scoreboard:850911	W1:31	W2:21	W3:27	W4:19	W5:30	W6:7	W7:12	W8:7	W9:13	W10:6	W11:18	W12:69	W13:8	W14:20	W15:7	W16:0	W17:7	W18:15	W19:13	W20:7	W21:3	W22:1	W23:8	W24:7	W25:2	W26:7	W27:5	W28:9	W29:22	W30:21	W31:11	W32:160032
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 556 
averagemflatency = 201 
max_icnt2mem_latency = 256 
max_icnt2sh_latency = 42162 
mrq_lat_table:9136 	313 	292 	536 	388 	197 	76 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	8253 	35882 	11467 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:38 	23056 	4792 	4115 	4739 	6087 	8611 	4236 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3285 	6480 	38508 	1914 	2 	0 	0 	0 	0 	0 	0 	0 	0 	2582 	2834 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	3 	78 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        31        32        20        30        22        30        32        55        47        26        19        15        26        26 
dram[1]:        32        31        31        32         7        25        16        30        32        57        37        27        17        16        23        21 
dram[2]:        24        28        31        32        10        29        20        32        32        43        51        28        23        15        25        24 
dram[3]:        32        26        31        30        11        30        21        31        32        47        63        23        20        17        16        26 
dram[4]:        27        29        32        32         9        31        19        31        32        44        31        21        17        14        19        26 
maximum service time to same row:
dram[0]:      7390      9169      7998      9392      9339     11628     13725      6970     11983     11102      6901      8633      7971      9441      7302      7658 
dram[1]:      7362      8412      8229      9355      9640     11565     12772      6580     12285      8412      6687      8735      6834      9751      7122      7202 
dram[2]:      7537      8445      8669      9779      9728     11921     14056      8639     12938      6424      6776      8947      7406     10111      7075      7456 
dram[3]:      7404      8069      8380      9208      9604     11950     13773      8208     13564      6849      7175      9137      7069     10344      6588      7316 
dram[4]:      7366      8515      8105      9380      8962     11983     14546      7564     13225      6517      6891      8971      7362     11034      6715      7854 
average row accesses per activate:
dram[0]:  6.894737  6.736842  5.652174  3.764706  3.230769  4.413793  2.800000  6.095238  4.740741  5.548387  3.093750  4.400000  3.282051  3.047619  3.878788  5.333333 
dram[1]:  6.842105  6.842105  5.416667  3.555556  2.031746  5.120000  2.800000  6.736842  4.413793  4.833333  2.969231  3.780488  2.666667  2.723404  4.413793  4.000000 
dram[2]:  5.608696  5.652174  6.450000  3.121951  2.461539  4.571429  2.625000  5.818182  4.413793  6.178571  3.322034  3.555556  4.413793  2.612245  4.571429  3.878788 
dram[3]:  6.500000  5.200000  9.142858  3.282051  2.327273  4.129032  2.883721  4.571429  5.120000  6.357143  3.362069  3.775000  3.047619  2.782609  3.459460  4.571429 
dram[4]:  5.565217  4.062500  8.000000  4.413793  2.327273  4.571429  2.739130  4.129032  4.413793  5.645161  2.648649  5.137931  2.612245  2.560000  3.282051  4.129032 
average row locality = 10946/2809 = 3.896760
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       131       128       130       128       126       128       126       128       128       140       161       140       128       128       128       128 
dram[1]:       130       130       130       128       128       128       126       128       128       140       160       140       128       128       128       128 
dram[2]:       129       130       129       128       128       128       126       128       128       140       160       141       128       128       128       128 
dram[3]:       130       130       128       128       128       128       124       128       128       142       160       138       128       128       128       128 
dram[4]:       128       130       128       128       128       128       126       128       128       142       160       138       128       128       128       128 
total reads: 10529
bank skew: 161/124 = 1.30
chip skew: 2108/2104 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0        32        37        14         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0        34        33        15         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0        33        36        19         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0        36        35        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0        33        36        11         0         0         0         0 
total reads: 417
min_bank_accesses = 0!
chip skew: 88/80 = 1.10
average mf latency per bank:
dram[0]:        328       304       354       289       295       277      1765      5551      6318       704       593       419       280       257       285       285
dram[1]:        308       372       355       308       300       284      1993      5781      6146       591       619       426       304       279       304       298
dram[2]:        257       317       280       257       258       257      1494      4662      5356       598       585       394       270       257       266       257
dram[3]:        320       302       269       258       263       260      1801      4669      5072       544       545       381       281       262       276       268
dram[4]:        277       316       266       269       264       265      1580      4893      5381       556       582       391       279       275       280       266
maximum mf latency per bank:
dram[0]:        480       507       492       465       473       467       556       463       462       473       449       431       425       368       408       476
dram[1]:        446       495       457       466       499       436       475       510       462       499       532       405       447       439       470       429
dram[2]:        413       420       389       369       423       434       456       478       457       401       413       400       400       390       409       418
dram[3]:        413       398       422       386       492       402       472       432       408       396       397       415       438       415       411       390
dram[4]:        469       398       421       400       395       376       444       443       441       416       434       434       429       457       441       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75892 n_nop=70541 n_act=525 n_pre=509 n_req=2189 n_rd=4212 n_write=105 bw_util=0.1138
n_activity=32100 dram_eff=0.269
bk0: 262a 75134i bk1: 256a 75070i bk2: 260a 75234i bk3: 256a 75115i bk4: 252a 75164i bk5: 256a 75079i bk6: 252a 75164i bk7: 256a 75138i bk8: 256a 75197i bk9: 280a 75076i bk10: 322a 74971i bk11: 280a 74777i bk12: 256a 74536i bk13: 256a 74162i bk14: 256a 72580i bk15: 256a 64753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.177845
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75892 n_nop=70431 n_act=579 n_pre=563 n_req=2190 n_rd=4216 n_write=103 bw_util=0.1138
n_activity=32116 dram_eff=0.269
bk0: 260a 74984i bk1: 260a 75066i bk2: 260a 75164i bk3: 256a 74973i bk4: 256a 74998i bk5: 256a 74916i bk6: 252a 75299i bk7: 256a 75231i bk8: 256a 75095i bk9: 280a 74985i bk10: 320a 74988i bk11: 280a 74693i bk12: 256a 74497i bk13: 256a 74021i bk14: 256a 72543i bk15: 256a 64099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.138183
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75892 n_nop=70459 n_act=558 n_pre=542 n_req=2195 n_rd=4214 n_write=119 bw_util=0.1142
n_activity=32387 dram_eff=0.2676
bk0: 258a 75027i bk1: 260a 75232i bk2: 258a 75289i bk3: 256a 75192i bk4: 256a 75155i bk5: 256a 75096i bk6: 252a 75211i bk7: 256a 75129i bk8: 256a 75120i bk9: 280a 75038i bk10: 320a 75016i bk11: 282a 74823i bk12: 256a 74522i bk13: 256a 74039i bk14: 256a 72383i bk15: 256a 64125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.173852
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75892 n_nop=70478 n_act=560 n_pre=544 n_req=2188 n_rd=4208 n_write=102 bw_util=0.1136
n_activity=32775 dram_eff=0.263
bk0: 260a 75016i bk1: 260a 75168i bk2: 256a 75170i bk3: 256a 75161i bk4: 256a 75176i bk5: 256a 75127i bk6: 248a 75129i bk7: 256a 75138i bk8: 256a 75154i bk9: 284a 75030i bk10: 320a 74968i bk11: 276a 74817i bk12: 256a 74650i bk13: 256a 74253i bk14: 256a 72557i bk15: 256a 64148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.124453
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75892 n_nop=70414 n_act=592 n_pre=576 n_req=2184 n_rd=4208 n_write=102 bw_util=0.1136
n_activity=33267 dram_eff=0.2591
bk0: 256a 74957i bk1: 260a 75060i bk2: 256a 75269i bk3: 256a 75202i bk4: 256a 75195i bk5: 256a 75186i bk6: 252a 75346i bk7: 256a 75206i bk8: 256a 75112i bk9: 284a 75011i bk10: 320a 74933i bk11: 276a 74733i bk12: 256a 74567i bk13: 256a 74064i bk14: 256a 72247i bk15: 256a 63453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.155972
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 11346, Miss = 2106 (0.186), PendingHit = 58 (0.00511)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 11325, Miss = 2108 (0.186), PendingHit = 66 (0.00583)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 11035, Miss = 2107 (0.191), PendingHit = 47 (0.00426)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10995, Miss = 2104 (0.191), PendingHit = 44 (0.004)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10974, Miss = 2104 (0.192), PendingHit = 41 (0.00374)
L2 Cache Total Miss Rate = 0.189

icnt_total_pkts_mem_to_simt=256057
icnt_total_pkts_simt_to_mem=65896

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 38.4144
% Accepted packets = 0 at node 0 (avg = 0.0339766)
lat(1) = 38.4144;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.158187 0.158686 0.155875 0.15425 0.154464 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 17.0185
% Accepted packets = 0 at node 14 (avg = 0.132025)
lat(2) = 17.0185;
thru(2,:) = [ 0.227314 0.206572 0.211423 0.228262 0.21938 0.188938 0.223519 0.219226 0.212454 0.207889 0.239007 0.220791 0.218289 0.213522 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.25722
% throughput change = 0.742651
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 38.4144 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0339766 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 26120 4475 1140 552 655 457 413 346 550 494 508 354 400 220 305 241 452 239 362 216 277 172 271 133 253 144 258 146 216 122 211 111 189 100 208 119 165 88 193 92 188 86 154 75 162 65 141 75 144 95 158 57 138 67 124 57 144 60 125 61 116 64 126 58 108 69 115 55 111 44 113 59 128 49 107 59 119 56 96 50 101 41 108 42 106 51 107 54 102 41 98 45 121 42 106 47 128 51 87 36 87 37 93 38 93 32 86 27 90 41 80 35 111 34 96 32 105 22 100 45 100 38 92 34 78 34 76 32 92 27 81 31 99 30 96 32 82 30 84 24 73 31 75 34 95 29 69 33 73 19 68 29 92 28 68 26 76 28 84 30 95 21 70 23 69 16 68 27 55 26 79 29 69 20 64 19 79 23 57 24 56 26 59 23 78 24 55 23 45 26 64 13 45 19 50 16 56 17 67 22 67 27 70 21 59 15 49 18 53 13 51 11 60 19 44 15 50 19 52 16 48 3 52 11 61 16 47 12 41 10 38 8 44 11 51 14 45 10 41 9 44 16 34 12 36 6 45 19 30 8 32 14 34 10 40 7 36 10 37 16 39 7 25 7 26 9 34 10 40 8 33 8 19 12 24 5 31 9 24 8 24 7 25 8 20 9 31 7 29 8 18 7 26 9 28 10 31 13 12 9 14 5 22 6 9 4 21 3 13 5 14 7 16 2 9 5 7 4 15 6 18 5 12 6 13 3 17 4 12 2 12 9 5 2 10 6 9 3 9 4 12 0 9 0 12 2 2 2 8 3 6 1 16 2 7 0 10 1 7 2 10 0 6 0 4 0 1 1 7 0 1 0 7 0 6 0 3 0 2 0 5 1 1 0 4 1 2 0 2 0 0 1 1 0 0 0 0 0 1 1 3 0 3 0 2 0 0 0 2 0 3 0 1 1 4 0 1 5 0 0 1 0 2 0 1 0 2 0 3 0 2 0 3 0 1 0 2 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (55675 samples)
traffic_manager/hop_stats_freq = [ 0 55675 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 17.0185 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.132025 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 1085 108 117 133 2877 540 385 876 2201 823 679 650 792 1187 766 19540 1728 1276 1294 1435 8604 653 502 621 630 3059 320 210 270 218 978 100 84 83 97 342 48 31 47 32 100 22 8 19 15 28 9 6 2 2 12 1 1 2 10 6 2 1 1 2 0 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (55675 samples)
traffic_manager/hop_stats_freq = [ 0 55675 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 260094 (inst/sec)
gpgpu_simulation_rate = 2219 (cycle/sec)

kernel '_Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i' transfer to GPU hardware scheduler
kernel_name = _Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 41051
gpu_sim_insn = 4941796
gpu_ipc =     120.3819
gpu_tot_sim_cycle = 83214
gpu_tot_sim_insn = 9883592
gpu_tot_ipc =     118.7732
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 107401
gpu_stall_icnt2sh    = 417553
gpu_total_sim_rate=253425
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12739, Miss = 7190 (0.564), PendingHit = 313 (0.0246)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12660, Miss = 6979 (0.551), PendingHit = 228 (0.018)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13272, Miss = 6976 (0.526), PendingHit = 339 (0.0255)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12681, Miss = 7222 (0.57), PendingHit = 238 (0.0188)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12764, Miss = 7111 (0.557), PendingHit = 269 (0.0211)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12962, Miss = 6333 (0.489), PendingHit = 326 (0.0252)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13063, Miss = 6715 (0.514), PendingHit = 293 (0.0224)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12813, Miss = 6909 (0.539), PendingHit = 248 (0.0194)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13021, Miss = 7072 (0.543), PendingHit = 343 (0.0263)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12857, Miss = 7027 (0.547), PendingHit = 265 (0.0206)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13685, Miss = 7479 (0.547), PendingHit = 326 (0.0238)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12535, Miss = 7087 (0.565), PendingHit = 291 (0.0232)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12550, Miss = 7020 (0.559), PendingHit = 229 (0.0182)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13052, Miss = 7265 (0.557), PendingHit = 364 (0.0279)
total_dl1_misses=98385
total_dl1_accesses=180654
total_dl1_miss_rate= 0.544605
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 
distro:
877, 815, 753, 692, 629, 629, 598, 567, 536, 505, 505, 474, 443, 412, 412, 383, 288, 288, 288, 257, 226, 226, 195, 164, 133, 102, 102, 71, 71, 1064, 877, 815, 722, 660, 629, 598, 598, 505, 443, 443, 443, 443, 414, 383, 350, 319, 319, 319, 288, 226, 195, 164, 102, 71, 71, 
gpgpu_n_tot_thrd_icount = 10269760
gpgpu_n_tot_w_icount = 320930
gpgpu_n_icache_hits = 174508
gpgpu_n_icache_misses = 465
gpgpu_n_l1dcache_read_hits = 78197
gpgpu_n_l1dcache_read_misses = 102457
gpgpu_n_l1dcache_write_accesses = 10832
gpgpu_n_l1dcache_wirte_misses = 10832
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 50756
gpgpu_n_ccache_misses = 652
gpgpu_n_stall_shd_mem = 347524
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 98385
gpgpu_n_mem_write_global = 10832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 380
gpgpu_n_load_insn  = 1845100
gpgpu_n_store_insn = 47792
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 648288
gpgpu_n_param_mem_insn = 2636844
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 8007
gpgpu_stall_shd_mem[c_mem][bk_conf] = 8007
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 339517
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130285	W0_Idle:50465	W0_Scoreboard:1673278	W1:62	W2:42	W3:54	W4:38	W5:60	W6:14	W7:24	W8:14	W9:26	W10:12	W11:36	W12:138	W13:16	W14:40	W15:14	W16:0	W17:14	W18:30	W19:26	W20:14	W21:6	W22:2	W23:16	W24:14	W25:4	W26:14	W27:10	W28:18	W29:44	W30:42	W31:22	W32:320064
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 556 
averagemflatency = 200 
max_icnt2mem_latency = 256 
max_icnt2sh_latency = 83213 
mrq_lat_table:18071 	580 	501 	956 	617 	312 	81 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	17962 	69269 	22363 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:38 	46601 	9812 	7973 	9467 	11334 	15972 	8469 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6328 	12865 	75348 	4218 	6 	0 	0 	0 	0 	0 	0 	0 	0 	2582 	4198 	4052 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	157 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        32        32        25        30        22        30        32        55        47        26        20        17        26        26 
dram[1]:        32        31        31        32        13        30        23        30        32        57        40        27        17        16        23        21 
dram[2]:        32        30        31        32        16        29        23        32        32        43        51        28        23        16        25        24 
dram[3]:        32        26        31        30        12        32        22        31        32        47        63        23        20        18        23        26 
dram[4]:        27        29        32        32        16        32        19        31        32        44        31        21        19        16        24        26 
maximum service time to same row:
dram[0]:      7390      9169      7998      9392      9759     11628     14065      8592     12208     11102      7147     14488      7971      9441      7302      7658 
dram[1]:      7558      8412      8229      9355     10046     11565     12772      9086     12359     11017      7045     14296      6948      9775      7122      7202 
dram[2]:      7610      8445      8669      9779      9728     11921     14056      9633     12938      6682      6776     14916      7406     10124      7199      7456 
dram[3]:      7723      8069      8463      9208      9604     11950     14000      9206     13564      6849      7175     14734      7069     10344      6725      7316 
dram[4]:      7640      8515      8390      9380      9485     12231     14546      9904     13225      6737      7076     14237      7579     11034      7090      7854 
average row accesses per activate:
dram[0]:  7.400000  6.243902  6.190476  4.000000  2.896552  4.338983  2.750000  5.090909  4.307693  4.936508  2.952000  3.916667  3.121951  2.976744  4.266667  4.654545 
dram[1]:  7.818182  6.615385  5.000000  3.555556  2.415094  4.923077  2.781609  5.600000  4.072727  4.410959  2.840909  3.537500  2.844445  2.694737  4.000000  3.820895 
dram[2]:  6.589744  6.292683  6.615385  3.605634  2.612245  4.338983  2.719101  5.743590  3.929825  4.952381  2.889764  3.518072  3.240506  2.560000  4.571429  3.878788 
dram[3]:  6.317073  5.098039  7.757576  3.240506  2.415094  4.740741  2.586957  4.226415  4.571429  6.185185  2.811024  3.929577  3.047619  2.813187  3.710145  4.266667 
dram[4]:  5.688889  4.642857  8.258064  4.063492  2.639175  4.413793  2.823529  3.929825  4.148148  5.158730  2.483222  4.946429  2.639175  2.694737  3.878788  4.196721 
average row locality = 21126/5545 = 3.809919
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       259       256       260       256       252       256       242       224       224       258       303       268       256       256       256       256 
dram[1]:       258       258       260       256       256       256       242       224       224       261       306       268       256       256       256       256 
dram[2]:       257       258       258       256       256       256       242       224       224       258       302       270       256       256       256       256 
dram[3]:       259       260       256       256       256       256       238       224       224       267       299       266       256       256       256       256 
dram[4]:       256       260       256       256       256       256       240       224       224       265       303       266       256       256       256       256 
total reads: 20431
bank skew: 306/224 = 1.37
chip skew: 4093/4082 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0        53        66        14         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0        61        69        15         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0        54        65        22         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0        67        58        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0        60        67        11         0         0         0         0 
total reads: 695
min_bank_accesses = 0!
chip skew: 145/133 = 1.09
average mf latency per bank:
dram[0]:        320       298       340       287       301       280      1834      6263      7106       773       635       456       284       264       295       286
dram[1]:        307       326       328       303       296       284      1982      6399      6858       617       605       454       296       274       298       284
dram[2]:        257       283       275       257       260       258      1542      5118      5906       637       603       415       269       252       260       255
dram[3]:        297       294       273       261       263       256      1864      5210      5641       567       587       409       280       261       278       267
dram[4]:        283       302       276       276       265       260      1596      5487      6134       580       596       422       280       266       278       268
maximum mf latency per bank:
dram[0]:        480       507       492       465       473       467       556       463       462       473       449       450       446       427       456       476
dram[1]:        472       495       457       466       499       462       475       510       471       499       532       426       447       439       470       431
dram[2]:        413       420       399       378       423       434       456       478       457       428       438       400       400       421       409       418
dram[3]:        426       407       422       446       492       430       472       432       408       421       430       415       438       415       420       438
dram[4]:        469       421       421       418       401       401       444       443       444       484       474       434       442       457       441       453

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149783 n_nop=139338 n_act=1056 n_pre=1040 n_req=4215 n_rd=8164 n_write=185 bw_util=0.1115
n_activity=62878 dram_eff=0.2656
bk0: 518a 148280i bk1: 512a 148283i bk2: 520a 148670i bk3: 512a 148455i bk4: 504a 148468i bk5: 512a 148411i bk6: 484a 148402i bk7: 448a 148286i bk8: 448a 148291i bk9: 516a 148047i bk10: 606a 148019i bk11: 536a 147648i bk12: 512a 147284i bk13: 512a 146473i bk14: 512a 143424i bk15: 512a 127399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129073
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149783 n_nop=139132 n_act=1139 n_pre=1123 n_req=4238 n_rd=8186 n_write=203 bw_util=0.112
n_activity=64311 dram_eff=0.2609
bk0: 516a 148217i bk1: 516a 148332i bk2: 520a 148480i bk3: 512a 148248i bk4: 512a 148318i bk5: 512a 148139i bk6: 484a 148703i bk7: 448a 148523i bk8: 448a 148329i bk9: 522a 148096i bk10: 612a 148118i bk11: 536a 147715i bk12: 512a 147218i bk13: 512a 146106i bk14: 512a 143235i bk15: 512a 125897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.113998
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149783 n_nop=139209 n_act=1107 n_pre=1091 n_req=4226 n_rd=8170 n_write=206 bw_util=0.1118
n_activity=64030 dram_eff=0.2616
bk0: 514a 148166i bk1: 516a 148452i bk2: 516a 148578i bk3: 512a 148395i bk4: 512a 148447i bk5: 512a 148380i bk6: 484a 148556i bk7: 448a 148334i bk8: 448a 148291i bk9: 516a 148160i bk10: 604a 148219i bk11: 540a 147784i bk12: 512a 147201i bk13: 512a 146284i bk14: 512a 142983i bk15: 512a 126509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123552
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149783 n_nop=139208 n_act=1115 n_pre=1099 n_req=4223 n_rd=8170 n_write=191 bw_util=0.1116
n_activity=64340 dram_eff=0.2599
bk0: 518a 148203i bk1: 520a 148255i bk2: 512a 148474i bk3: 512a 148354i bk4: 512a 148560i bk5: 512a 148515i bk6: 476a 148408i bk7: 448a 148412i bk8: 448a 148484i bk9: 534a 148225i bk10: 598a 148067i bk11: 532a 147730i bk12: 512a 147287i bk13: 512a 146360i bk14: 512a 143261i bk15: 512a 126061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0996842
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149783 n_nop=139161 n_act=1133 n_pre=1117 n_req=4224 n_rd=8172 n_write=200 bw_util=0.1118
n_activity=65172 dram_eff=0.2569
bk0: 512a 148111i bk1: 520a 148279i bk2: 512a 148557i bk3: 512a 148550i bk4: 512a 148482i bk5: 512a 148465i bk6: 480a 148581i bk7: 448a 148484i bk8: 448a 148256i bk9: 530a 148178i bk10: 606a 148061i bk11: 532a 147771i bk12: 512a 147369i bk13: 512a 146383i bk14: 512a 143099i bk15: 512a 125558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123178
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 22320, Miss = 4082 (0.183), PendingHit = 64 (0.00287)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 22242, Miss = 4093 (0.184), PendingHit = 69 (0.0031)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21849, Miss = 4085 (0.187), PendingHit = 51 (0.00233)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21637, Miss = 4085 (0.189), PendingHit = 48 (0.00222)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21619, Miss = 4086 (0.189), PendingHit = 43 (0.00199)
L2 Cache Total Miss Rate = 0.186

icnt_total_pkts_mem_to_simt=504247
icnt_total_pkts_simt_to_mem=130109

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 34.8971
% Accepted packets = 0 at node 0 (avg = 0.0340057)
lat(3) = 34.8971;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.157942 0.158015 0.157406 0.154129 0.154641 0 0 0 0 ];
% latency change    = 0.512323
% throughput change = 2.88245
Traffic 1 Stat
%=================================
% Average latency = 17.1594
% Accepted packets = 0 at node 14 (avg = 0.131436)
lat(4) = 17.1594;
thru(4,:) = [ 0.215274 0.222765 0.218526 0.215627 0.218015 0.202363 0.189951 0.206614 0.223496 0.225652 0.221742 0.215384 0.213812 0.2338 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.03369
% throughput change = 0.741275
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 36.6557 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0339912 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 26188 4583 1182 584 702 413 458 394 663 500 496 324 430 242 333 265 442 216 373 173 303 149 255 128 245 115 215 87 174 103 192 73 174 83 171 74 184 93 171 89 183 87 166 61 120 64 133 65 127 65 131 64 125 52 120 56 126 69 120 64 137 68 107 45 98 38 94 38 102 39 96 54 99 38 102 43 119 43 103 43 106 48 92 45 97 38 94 39 78 49 88 28 73 36 79 42 96 38 77 29 85 37 78 32 77 29 66 41 89 29 92 31 75 22 64 23 78 22 80 27 58 19 62 18 66 15 65 32 79 27 72 24 63 28 68 23 76 23 66 20 75 18 72 25 76 29 70 29 71 23 67 24 65 40 72 24 48 23 64 26 57 21 64 18 58 18 72 18 65 25 58 21 67 28 66 10 43 24 64 12 55 13 51 20 49 14 46 19 61 21 40 14 49 12 63 16 46 13 42 27 57 13 50 13 44 17 48 17 41 17 39 21 44 15 44 11 40 11 47 11 40 10 32 11 45 10 35 15 40 10 44 12 40 21 34 13 52 15 44 17 31 14 34 13 35 12 58 13 49 11 44 9 29 8 48 13 38 12 28 5 19 5 37 13 35 6 31 6 32 5 28 5 25 5 38 1 33 5 29 4 24 6 23 5 19 3 24 11 18 5 16 5 20 5 23 9 14 4 23 2 19 5 20 3 17 7 11 4 16 2 6 6 22 8 25 8 16 6 11 2 9 5 17 4 13 1 13 1 15 4 11 4 9 1 17 6 10 1 8 1 9 1 8 0 8 1 9 1 6 0 9 0 7 0 6 0 6 0 8 0 5 0 5 0 10 0 3 1 2 0 6 1 1 0 3 1 5 0 4 0 2 0 2 0 5 0 2 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 2 0 0 0 1 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (109667 samples)
traffic_manager/hop_stats_freq = [ 0 109667 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 17.089 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.131731 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 1115 102 73 126 2726 506 387 796 2111 755 678 684 834 1235 848 19002 1443 1082 1319 1373 7952 673 516 574 623 2975 272 246 245 252 1117 108 87 123 96 408 56 48 35 34 140 14 20 23 22 74 4 6 7 10 11 0 0 1 5 10 0 1 1 1 3 0 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (109667 samples)
traffic_manager/hop_stats_freq = [ 0 109667 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 253425 (inst/sec)
gpgpu_simulation_rate = 2133 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
