--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml jicunqi.twx jicunqi.ncd -o jicunqi.twr jicunqi.pcf -ucf
jicunqi_ucf.ucf

Design file:              jicunqi.ncd
Physical constraint file: jicunqi.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Addr<0>     |    7.907(R)|      SLOW  |   -0.963(R)|      SLOW  |Clk_BUFGP         |   0.000|
Addr<1>     |    7.229(R)|      SLOW  |   -0.523(R)|      SLOW  |Clk_BUFGP         |   0.000|
Addr<2>     |    4.278(R)|      SLOW  |   -0.160(R)|      SLOW  |Clk_BUFGP         |   0.000|
Addr<3>     |    4.766(R)|      SLOW  |   -0.668(R)|      SLOW  |Clk_BUFGP         |   0.000|
Addr<4>     |    4.196(R)|      SLOW  |   -0.409(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    7.147(R)|      SLOW  |   -1.362(R)|      FAST  |Clk_BUFGP         |   0.000|
Write_Reg   |    4.836(R)|      SLOW  |   -0.548(R)|      SLOW  |Clk_BUFGP         |   0.000|
choose<0>   |    5.032(R)|      SLOW  |   -0.046(R)|      SLOW  |Clk_BUFGP         |   0.000|
choose<1>   |    4.461(R)|      SLOW  |   -0.978(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         8.129(R)|      SLOW  |         4.345(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<1>      |         8.129(R)|      SLOW  |         4.345(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<2>      |         8.112(R)|      SLOW  |         4.310(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<3>      |         8.109(R)|      SLOW  |         4.317(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<4>      |         7.505(R)|      SLOW  |         3.910(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<5>      |         7.667(R)|      SLOW  |         4.008(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<6>      |         7.704(R)|      SLOW  |         4.040(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<7>      |         7.502(R)|      SLOW  |         3.909(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.817|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 16 10:53:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



