;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL18
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_2__DIV_ID EQU 0x00000042
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Control_LED */
Control_LED_Sync_ctrl_reg__0__MASK EQU 0x01
Control_LED_Sync_ctrl_reg__0__POS EQU 0
Control_LED_Sync_ctrl_reg__1__MASK EQU 0x02
Control_LED_Sync_ctrl_reg__1__POS EQU 1
Control_LED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Control_LED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
Control_LED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
Control_LED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
Control_LED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
Control_LED_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
Control_LED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
Control_LED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
Control_LED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
Control_LED_Sync_ctrl_reg__2__MASK EQU 0x04
Control_LED_Sync_ctrl_reg__2__POS EQU 2
Control_LED_Sync_ctrl_reg__3__MASK EQU 0x08
Control_LED_Sync_ctrl_reg__3__POS EQU 3
Control_LED_Sync_ctrl_reg__4__MASK EQU 0x10
Control_LED_Sync_ctrl_reg__4__POS EQU 4
Control_LED_Sync_ctrl_reg__5__MASK EQU 0x20
Control_LED_Sync_ctrl_reg__5__POS EQU 5
Control_LED_Sync_ctrl_reg__6__MASK EQU 0x40
Control_LED_Sync_ctrl_reg__6__POS EQU 6
Control_LED_Sync_ctrl_reg__7__MASK EQU 0x80
Control_LED_Sync_ctrl_reg__7__POS EQU 7
Control_LED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Control_LED_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
Control_LED_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
Control_LED_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL1
Control_LED_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
Control_LED_Sync_ctrl_reg__MASK EQU 0xFF
Control_LED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Control_LED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Control_LED_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK1

/* Control_PWM */
Control_PWM_Sync_ctrl_reg__0__MASK EQU 0x01
Control_PWM_Sync_ctrl_reg__0__POS EQU 0
Control_PWM_Sync_ctrl_reg__1__MASK EQU 0x02
Control_PWM_Sync_ctrl_reg__1__POS EQU 1
Control_PWM_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Control_PWM_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Control_PWM_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Control_PWM_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Control_PWM_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Control_PWM_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Control_PWM_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Control_PWM_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Control_PWM_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Control_PWM_Sync_ctrl_reg__2__MASK EQU 0x04
Control_PWM_Sync_ctrl_reg__2__POS EQU 2
Control_PWM_Sync_ctrl_reg__3__MASK EQU 0x08
Control_PWM_Sync_ctrl_reg__3__POS EQU 3
Control_PWM_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Control_PWM_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Control_PWM_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Control_PWM_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Control_PWM_Sync_ctrl_reg__4__MASK EQU 0x10
Control_PWM_Sync_ctrl_reg__4__POS EQU 4
Control_PWM_Sync_ctrl_reg__5__MASK EQU 0x20
Control_PWM_Sync_ctrl_reg__5__POS EQU 5
Control_PWM_Sync_ctrl_reg__6__MASK EQU 0x40
Control_PWM_Sync_ctrl_reg__6__POS EQU 6
Control_PWM_Sync_ctrl_reg__7__MASK EQU 0x80
Control_PWM_Sync_ctrl_reg__7__POS EQU 7
Control_PWM_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Control_PWM_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Control_PWM_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Control_PWM_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Control_PWM_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Control_PWM_Sync_ctrl_reg__MASK EQU 0xFF
Control_PWM_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Control_PWM_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Control_PWM_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

/* LED */
LED__0__DR EQU CYREG_GPIO_PRT0_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__0__HSIOM_MASK EQU 0x0000000F
LED__0__HSIOM_SHIFT EQU 0
LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__0__MASK EQU 0x01
LED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED__0__OUT_SEL_SHIFT EQU 0
LED__0__OUT_SEL_VAL EQU 0
LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__0__PC EQU CYREG_GPIO_PRT0_PC
LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__0__PORT EQU 0
LED__0__PS EQU CYREG_GPIO_PRT0_PS
LED__0__SHIFT EQU 0
LED__1__DR EQU CYREG_GPIO_PRT0_DR
LED__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__1__HSIOM_MASK EQU 0x000000F0
LED__1__HSIOM_SHIFT EQU 4
LED__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__1__INTR EQU CYREG_GPIO_PRT0_INTR
LED__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__1__MASK EQU 0x02
LED__1__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED__1__OUT_SEL_SHIFT EQU 2
LED__1__OUT_SEL_VAL EQU 1
LED__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__1__PC EQU CYREG_GPIO_PRT0_PC
LED__1__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__1__PORT EQU 0
LED__1__PS EQU CYREG_GPIO_PRT0_PS
LED__1__SHIFT EQU 1
LED__2__DR EQU CYREG_GPIO_PRT0_DR
LED__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__2__HSIOM_MASK EQU 0x00000F00
LED__2__HSIOM_SHIFT EQU 8
LED__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__2__INTR EQU CYREG_GPIO_PRT0_INTR
LED__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__2__MASK EQU 0x04
LED__2__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED__2__OUT_SEL_SHIFT EQU 4
LED__2__OUT_SEL_VAL EQU 3
LED__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__2__PC EQU CYREG_GPIO_PRT0_PC
LED__2__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__2__PORT EQU 0
LED__2__PS EQU CYREG_GPIO_PRT0_PS
LED__2__SHIFT EQU 2
LED__3__DR EQU CYREG_GPIO_PRT0_DR
LED__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__3__HSIOM_MASK EQU 0x0000F000
LED__3__HSIOM_SHIFT EQU 12
LED__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__3__INTR EQU CYREG_GPIO_PRT0_INTR
LED__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__3__MASK EQU 0x08
LED__3__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED__3__OUT_SEL_SHIFT EQU 6
LED__3__OUT_SEL_VAL EQU 2
LED__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__3__PC EQU CYREG_GPIO_PRT0_PC
LED__3__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__3__PORT EQU 0
LED__3__PS EQU CYREG_GPIO_PRT0_PS
LED__3__SHIFT EQU 3
LED__4__DR EQU CYREG_GPIO_PRT0_DR
LED__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__4__HSIOM_MASK EQU 0x000F0000
LED__4__HSIOM_SHIFT EQU 16
LED__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__4__INTR EQU CYREG_GPIO_PRT0_INTR
LED__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__4__MASK EQU 0x10
LED__4__OUT_SEL EQU CYREG_UDB_PA0_CFG11
LED__4__OUT_SEL_SHIFT EQU 8
LED__4__OUT_SEL_VAL EQU 3
LED__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__4__PC EQU CYREG_GPIO_PRT0_PC
LED__4__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__4__PORT EQU 0
LED__4__PS EQU CYREG_GPIO_PRT0_PS
LED__4__SHIFT EQU 4
LED__5__DR EQU CYREG_GPIO_PRT0_DR
LED__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__5__HSIOM_MASK EQU 0x00F00000
LED__5__HSIOM_SHIFT EQU 20
LED__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__5__INTR EQU CYREG_GPIO_PRT0_INTR
LED__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__5__MASK EQU 0x20
LED__5__OUT_SEL EQU CYREG_UDB_PA0_CFG11
LED__5__OUT_SEL_SHIFT EQU 10
LED__5__OUT_SEL_VAL EQU 0
LED__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__5__PC EQU CYREG_GPIO_PRT0_PC
LED__5__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__5__PORT EQU 0
LED__5__PS EQU CYREG_GPIO_PRT0_PS
LED__5__SHIFT EQU 5
LED__6__DR EQU CYREG_GPIO_PRT0_DR
LED__6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__6__HSIOM_MASK EQU 0x0F000000
LED__6__HSIOM_SHIFT EQU 24
LED__6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__6__INTR EQU CYREG_GPIO_PRT0_INTR
LED__6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__6__MASK EQU 0x40
LED__6__OUT_SEL EQU CYREG_UDB_PA0_CFG11
LED__6__OUT_SEL_SHIFT EQU 12
LED__6__OUT_SEL_VAL EQU 1
LED__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__6__PC EQU CYREG_GPIO_PRT0_PC
LED__6__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__6__PORT EQU 0
LED__6__PS EQU CYREG_GPIO_PRT0_PS
LED__6__SHIFT EQU 6
LED__7__DR EQU CYREG_GPIO_PRT0_DR
LED__7__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__7__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__7__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__7__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__7__HSIOM_MASK EQU 0xF0000000
LED__7__HSIOM_SHIFT EQU 28
LED__7__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__7__INTR EQU CYREG_GPIO_PRT0_INTR
LED__7__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__7__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__7__MASK EQU 0x80
LED__7__OUT_SEL EQU CYREG_UDB_PA0_CFG11
LED__7__OUT_SEL_SHIFT EQU 14
LED__7__OUT_SEL_VAL EQU 2
LED__7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__7__PC EQU CYREG_GPIO_PRT0_PC
LED__7__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__7__PORT EQU 0
LED__7__PS EQU CYREG_GPIO_PRT0_PS
LED__7__SHIFT EQU 7
LED__DR EQU CYREG_GPIO_PRT0_DR
LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT0_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__MASK EQU 0xFF
LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__PC EQU CYREG_GPIO_PRT0_PC
LED__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__PORT EQU 0
LED__PS EQU CYREG_GPIO_PRT0_PS
LED__SHIFT EQU 0

/* PWM_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_2 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT6_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT6_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT6_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT6_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT6_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT6_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT6_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT6_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT6_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT6_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT6_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x40
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 6
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x4000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 14
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x40000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 30
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x400000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 22
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x40
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 6
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x40
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 6
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 6
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT6_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT6_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT6_TR_CTRL2

/* PWM_3 */
PWM_3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT7_CC
PWM_3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT7_CC_BUFF
PWM_3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT7_COUNTER
PWM_3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT7_CTRL
PWM_3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT7_INTR
PWM_3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT7_INTR_MASK
PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT7_INTR_MASKED
PWM_3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT7_INTR_SET
PWM_3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT7_PERIOD
PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT7_PERIOD_BUFF
PWM_3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT7_STATUS
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x80
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 7
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x8000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 15
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x80000000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 31
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x800000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 23
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x80
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 7
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x80
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 7
PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 7
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT7_TR_CTRL0
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT7_TR_CTRL1
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT7_TR_CTRL2

/* PWM_4 */
PWM_4_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT4_CC
PWM_4_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT4_CC_BUFF
PWM_4_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT4_COUNTER
PWM_4_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT4_CTRL
PWM_4_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT4_INTR
PWM_4_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT4_INTR_MASK
PWM_4_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT4_INTR_MASKED
PWM_4_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT4_INTR_SET
PWM_4_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT4_PERIOD
PWM_4_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT4_PERIOD_BUFF
PWM_4_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT4_STATUS
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x10
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 4
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x1000
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 12
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x10000000
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 28
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x100000
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 20
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x10
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 4
PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x10
PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 4
PWM_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 4
PWM_4_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT4_TR_CTRL0
PWM_4_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT4_TR_CTRL1
PWM_4_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT4_TR_CTRL2

/* PWM_5 */
PWM_5_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT5_CC
PWM_5_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT5_CC_BUFF
PWM_5_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT5_COUNTER
PWM_5_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT5_CTRL
PWM_5_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT5_INTR
PWM_5_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT5_INTR_MASK
PWM_5_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT5_INTR_MASKED
PWM_5_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT5_INTR_SET
PWM_5_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT5_PERIOD
PWM_5_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT5_PERIOD_BUFF
PWM_5_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT5_STATUS
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x20
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 5
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x2000
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 13
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x20000000
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 29
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x200000
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 21
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x20
PWM_5_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 5
PWM_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x20
PWM_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 5
PWM_5_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 5
PWM_5_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT5_TR_CTRL0
PWM_5_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT5_TR_CTRL1
PWM_5_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT5_TR_CTRL2

/* PWM_6 */
PWM_6_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_6_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_6_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_6_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_6_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_6_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_6_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_6_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_6_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_6_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_6_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_6_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_6_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_6_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_6_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_6_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_7 */
PWM_7_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_7_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_7_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_7_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_7_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_7_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_7_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_7_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_7_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_7_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_7_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_7_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_7_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_7_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_7_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_7_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_Exemplary */
PWM_Exemplary_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_Exemplary_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_Exemplary_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_Exemplary_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_Exemplary_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_Exemplary_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_Exemplary_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_Exemplary_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_Exemplary_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_Exemplary_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_Exemplary_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_Exemplary_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_Exemplary_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_Exemplary_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_Exemplary_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_Output_1 */
PWM_Output_1__0__DR EQU CYREG_GPIO_PRT1_DR
PWM_Output_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_Output_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_Output_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_Output_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_Output_1__0__HSIOM_MASK EQU 0x00000F00
PWM_Output_1__0__HSIOM_SHIFT EQU 8
PWM_Output_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_Output_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_Output_1__0__MASK EQU 0x04
PWM_Output_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_Output_1__0__OUT_SEL_SHIFT EQU 4
PWM_Output_1__0__OUT_SEL_VAL EQU -1
PWM_Output_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_Output_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_Output_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_Output_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_Output_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_Output_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_Output_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_Output_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_Output_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_Output_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_Output_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_Output_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_Output_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_Output_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_Output_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_Output_1__0__PC EQU CYREG_GPIO_PRT1_PC
PWM_Output_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_Output_1__0__PORT EQU 1
PWM_Output_1__0__PS EQU CYREG_GPIO_PRT1_PS
PWM_Output_1__0__SHIFT EQU 2
PWM_Output_1__DR EQU CYREG_GPIO_PRT1_DR
PWM_Output_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_Output_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_Output_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_Output_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_1__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_Output_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_Output_1__MASK EQU 0x04
PWM_Output_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_Output_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_Output_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_Output_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_Output_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_Output_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_Output_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_Output_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_Output_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_Output_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_Output_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_Output_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_Output_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_Output_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_Output_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_Output_1__PC EQU CYREG_GPIO_PRT1_PC
PWM_Output_1__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_Output_1__PORT EQU 1
PWM_Output_1__PS EQU CYREG_GPIO_PRT1_PS
PWM_Output_1__SHIFT EQU 2

/* PWM_Output_2 */
PWM_Output_2__0__DR EQU CYREG_GPIO_PRT1_DR
PWM_Output_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_Output_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_Output_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_Output_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_Output_2__0__HSIOM_MASK EQU 0x000F0000
PWM_Output_2__0__HSIOM_SHIFT EQU 16
PWM_Output_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_Output_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_Output_2__0__MASK EQU 0x10
PWM_Output_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_Output_2__0__OUT_SEL_SHIFT EQU 8
PWM_Output_2__0__OUT_SEL_VAL EQU -1
PWM_Output_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_Output_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_Output_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_Output_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_Output_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_Output_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_Output_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_Output_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_Output_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_Output_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_Output_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_Output_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_Output_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_Output_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_Output_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_Output_2__0__PC EQU CYREG_GPIO_PRT1_PC
PWM_Output_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_Output_2__0__PORT EQU 1
PWM_Output_2__0__PS EQU CYREG_GPIO_PRT1_PS
PWM_Output_2__0__SHIFT EQU 4
PWM_Output_2__DR EQU CYREG_GPIO_PRT1_DR
PWM_Output_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_Output_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_Output_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_Output_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_2__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_Output_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_Output_2__MASK EQU 0x10
PWM_Output_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_Output_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_Output_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_Output_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_Output_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_Output_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_Output_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_Output_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_Output_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_Output_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_Output_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_Output_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_Output_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_Output_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_Output_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_Output_2__PC EQU CYREG_GPIO_PRT1_PC
PWM_Output_2__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_Output_2__PORT EQU 1
PWM_Output_2__PS EQU CYREG_GPIO_PRT1_PS
PWM_Output_2__SHIFT EQU 4

/* PWM_Output_3 */
PWM_Output_3__0__DR EQU CYREG_GPIO_PRT1_DR
PWM_Output_3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_Output_3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_Output_3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_Output_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_Output_3__0__HSIOM_MASK EQU 0x0F000000
PWM_Output_3__0__HSIOM_SHIFT EQU 24
PWM_Output_3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_3__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_Output_3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_Output_3__0__MASK EQU 0x40
PWM_Output_3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_Output_3__0__OUT_SEL_SHIFT EQU 12
PWM_Output_3__0__OUT_SEL_VAL EQU -1
PWM_Output_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_Output_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_Output_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_Output_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_Output_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_Output_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_Output_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_Output_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_Output_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_Output_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_Output_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_Output_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_Output_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_Output_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_Output_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_Output_3__0__PC EQU CYREG_GPIO_PRT1_PC
PWM_Output_3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_Output_3__0__PORT EQU 1
PWM_Output_3__0__PS EQU CYREG_GPIO_PRT1_PS
PWM_Output_3__0__SHIFT EQU 6
PWM_Output_3__DR EQU CYREG_GPIO_PRT1_DR
PWM_Output_3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_Output_3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_Output_3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_Output_3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_3__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_Output_3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_Output_3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_Output_3__MASK EQU 0x40
PWM_Output_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_Output_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_Output_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_Output_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_Output_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_Output_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_Output_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_Output_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_Output_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_Output_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_Output_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_Output_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_Output_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_Output_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_Output_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_Output_3__PC EQU CYREG_GPIO_PRT1_PC
PWM_Output_3__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_Output_3__PORT EQU 1
PWM_Output_3__PS EQU CYREG_GPIO_PRT1_PS
PWM_Output_3__SHIFT EQU 6

/* PWM_Output_4 */
PWM_Output_4__0__DR EQU CYREG_GPIO_PRT2_DR
PWM_Output_4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PWM_Output_4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PWM_Output_4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PWM_Output_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWM_Output_4__0__HSIOM_MASK EQU 0x0000000F
PWM_Output_4__0__HSIOM_SHIFT EQU 0
PWM_Output_4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_4__0__INTR EQU CYREG_GPIO_PRT2_INTR
PWM_Output_4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PWM_Output_4__0__MASK EQU 0x01
PWM_Output_4__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PWM_Output_4__0__OUT_SEL_SHIFT EQU 0
PWM_Output_4__0__OUT_SEL_VAL EQU -1
PWM_Output_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Output_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Output_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Output_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Output_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Output_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Output_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Output_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Output_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Output_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Output_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Output_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Output_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Output_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Output_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Output_4__0__PC EQU CYREG_GPIO_PRT2_PC
PWM_Output_4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PWM_Output_4__0__PORT EQU 2
PWM_Output_4__0__PS EQU CYREG_GPIO_PRT2_PS
PWM_Output_4__0__SHIFT EQU 0
PWM_Output_4__DR EQU CYREG_GPIO_PRT2_DR
PWM_Output_4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PWM_Output_4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PWM_Output_4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PWM_Output_4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_4__INTR EQU CYREG_GPIO_PRT2_INTR
PWM_Output_4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PWM_Output_4__MASK EQU 0x01
PWM_Output_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Output_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Output_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Output_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Output_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Output_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Output_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Output_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Output_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Output_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Output_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Output_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Output_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Output_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Output_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Output_4__PC EQU CYREG_GPIO_PRT2_PC
PWM_Output_4__PC2 EQU CYREG_GPIO_PRT2_PC2
PWM_Output_4__PORT EQU 2
PWM_Output_4__PS EQU CYREG_GPIO_PRT2_PS
PWM_Output_4__SHIFT EQU 0

/* PWM_Output_5 */
PWM_Output_5__0__DR EQU CYREG_GPIO_PRT2_DR
PWM_Output_5__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PWM_Output_5__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PWM_Output_5__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PWM_Output_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWM_Output_5__0__HSIOM_MASK EQU 0x00000F00
PWM_Output_5__0__HSIOM_SHIFT EQU 8
PWM_Output_5__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_5__0__INTR EQU CYREG_GPIO_PRT2_INTR
PWM_Output_5__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_5__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PWM_Output_5__0__MASK EQU 0x04
PWM_Output_5__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PWM_Output_5__0__OUT_SEL_SHIFT EQU 4
PWM_Output_5__0__OUT_SEL_VAL EQU -1
PWM_Output_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Output_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Output_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Output_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Output_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Output_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Output_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Output_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Output_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Output_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Output_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Output_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Output_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Output_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Output_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Output_5__0__PC EQU CYREG_GPIO_PRT2_PC
PWM_Output_5__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PWM_Output_5__0__PORT EQU 2
PWM_Output_5__0__PS EQU CYREG_GPIO_PRT2_PS
PWM_Output_5__0__SHIFT EQU 2
PWM_Output_5__DR EQU CYREG_GPIO_PRT2_DR
PWM_Output_5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PWM_Output_5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PWM_Output_5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PWM_Output_5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_5__INTR EQU CYREG_GPIO_PRT2_INTR
PWM_Output_5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PWM_Output_5__MASK EQU 0x04
PWM_Output_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Output_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Output_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Output_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Output_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Output_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Output_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Output_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Output_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Output_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Output_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Output_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Output_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Output_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Output_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Output_5__PC EQU CYREG_GPIO_PRT2_PC
PWM_Output_5__PC2 EQU CYREG_GPIO_PRT2_PC2
PWM_Output_5__PORT EQU 2
PWM_Output_5__PS EQU CYREG_GPIO_PRT2_PS
PWM_Output_5__SHIFT EQU 2

/* PWM_Output_6 */
PWM_Output_6__0__DR EQU CYREG_GPIO_PRT2_DR
PWM_Output_6__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PWM_Output_6__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PWM_Output_6__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PWM_Output_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWM_Output_6__0__HSIOM_MASK EQU 0x000F0000
PWM_Output_6__0__HSIOM_SHIFT EQU 16
PWM_Output_6__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_6__0__INTR EQU CYREG_GPIO_PRT2_INTR
PWM_Output_6__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_6__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PWM_Output_6__0__MASK EQU 0x10
PWM_Output_6__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PWM_Output_6__0__OUT_SEL_SHIFT EQU 8
PWM_Output_6__0__OUT_SEL_VAL EQU -1
PWM_Output_6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Output_6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Output_6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Output_6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Output_6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Output_6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Output_6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Output_6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Output_6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Output_6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Output_6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Output_6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Output_6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Output_6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Output_6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Output_6__0__PC EQU CYREG_GPIO_PRT2_PC
PWM_Output_6__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PWM_Output_6__0__PORT EQU 2
PWM_Output_6__0__PS EQU CYREG_GPIO_PRT2_PS
PWM_Output_6__0__SHIFT EQU 4
PWM_Output_6__DR EQU CYREG_GPIO_PRT2_DR
PWM_Output_6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PWM_Output_6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PWM_Output_6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PWM_Output_6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_6__INTR EQU CYREG_GPIO_PRT2_INTR
PWM_Output_6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PWM_Output_6__MASK EQU 0x10
PWM_Output_6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Output_6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Output_6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Output_6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Output_6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Output_6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Output_6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Output_6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Output_6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Output_6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Output_6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Output_6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Output_6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Output_6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Output_6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Output_6__PC EQU CYREG_GPIO_PRT2_PC
PWM_Output_6__PC2 EQU CYREG_GPIO_PRT2_PC2
PWM_Output_6__PORT EQU 2
PWM_Output_6__PS EQU CYREG_GPIO_PRT2_PS
PWM_Output_6__SHIFT EQU 4

/* PWM_Output_7 */
PWM_Output_7__0__DR EQU CYREG_GPIO_PRT2_DR
PWM_Output_7__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PWM_Output_7__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PWM_Output_7__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PWM_Output_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWM_Output_7__0__HSIOM_MASK EQU 0x0F000000
PWM_Output_7__0__HSIOM_SHIFT EQU 24
PWM_Output_7__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_7__0__INTR EQU CYREG_GPIO_PRT2_INTR
PWM_Output_7__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_7__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PWM_Output_7__0__MASK EQU 0x40
PWM_Output_7__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PWM_Output_7__0__OUT_SEL_SHIFT EQU 12
PWM_Output_7__0__OUT_SEL_VAL EQU -1
PWM_Output_7__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Output_7__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Output_7__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Output_7__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Output_7__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Output_7__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Output_7__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Output_7__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Output_7__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Output_7__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Output_7__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Output_7__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Output_7__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Output_7__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Output_7__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Output_7__0__PC EQU CYREG_GPIO_PRT2_PC
PWM_Output_7__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PWM_Output_7__0__PORT EQU 2
PWM_Output_7__0__PS EQU CYREG_GPIO_PRT2_PS
PWM_Output_7__0__SHIFT EQU 6
PWM_Output_7__DR EQU CYREG_GPIO_PRT2_DR
PWM_Output_7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PWM_Output_7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PWM_Output_7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PWM_Output_7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_7__INTR EQU CYREG_GPIO_PRT2_INTR
PWM_Output_7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PWM_Output_7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PWM_Output_7__MASK EQU 0x40
PWM_Output_7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWM_Output_7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWM_Output_7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWM_Output_7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWM_Output_7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWM_Output_7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWM_Output_7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWM_Output_7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWM_Output_7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWM_Output_7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWM_Output_7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWM_Output_7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWM_Output_7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWM_Output_7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWM_Output_7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWM_Output_7__PC EQU CYREG_GPIO_PRT2_PC
PWM_Output_7__PC2 EQU CYREG_GPIO_PRT2_PC2
PWM_Output_7__PORT EQU 2
PWM_Output_7__PS EQU CYREG_GPIO_PRT2_PS
PWM_Output_7__SHIFT EQU 6

/* PWM_Output_Exemplary */
PWM_Output_Exemplary__0__DR EQU CYREG_GPIO_PRT3_DR
PWM_Output_Exemplary__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PWM_Output_Exemplary__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PWM_Output_Exemplary__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PWM_Output_Exemplary__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWM_Output_Exemplary__0__HSIOM_MASK EQU 0x000F0000
PWM_Output_Exemplary__0__HSIOM_SHIFT EQU 16
PWM_Output_Exemplary__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PWM_Output_Exemplary__0__INTR EQU CYREG_GPIO_PRT3_INTR
PWM_Output_Exemplary__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PWM_Output_Exemplary__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PWM_Output_Exemplary__0__MASK EQU 0x10
PWM_Output_Exemplary__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWM_Output_Exemplary__0__OUT_SEL_SHIFT EQU 8
PWM_Output_Exemplary__0__OUT_SEL_VAL EQU -1
PWM_Output_Exemplary__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_Output_Exemplary__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_Output_Exemplary__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_Output_Exemplary__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_Output_Exemplary__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_Output_Exemplary__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_Output_Exemplary__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_Output_Exemplary__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_Output_Exemplary__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_Output_Exemplary__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_Output_Exemplary__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_Output_Exemplary__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_Output_Exemplary__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_Output_Exemplary__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_Output_Exemplary__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_Output_Exemplary__0__PC EQU CYREG_GPIO_PRT3_PC
PWM_Output_Exemplary__0__PC2 EQU CYREG_GPIO_PRT3_PC2
PWM_Output_Exemplary__0__PORT EQU 3
PWM_Output_Exemplary__0__PS EQU CYREG_GPIO_PRT3_PS
PWM_Output_Exemplary__0__SHIFT EQU 4
PWM_Output_Exemplary__DR EQU CYREG_GPIO_PRT3_DR
PWM_Output_Exemplary__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PWM_Output_Exemplary__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PWM_Output_Exemplary__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PWM_Output_Exemplary__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PWM_Output_Exemplary__INTR EQU CYREG_GPIO_PRT3_INTR
PWM_Output_Exemplary__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PWM_Output_Exemplary__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PWM_Output_Exemplary__MASK EQU 0x10
PWM_Output_Exemplary__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWM_Output_Exemplary__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWM_Output_Exemplary__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWM_Output_Exemplary__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWM_Output_Exemplary__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWM_Output_Exemplary__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWM_Output_Exemplary__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWM_Output_Exemplary__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWM_Output_Exemplary__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWM_Output_Exemplary__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWM_Output_Exemplary__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWM_Output_Exemplary__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWM_Output_Exemplary__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWM_Output_Exemplary__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWM_Output_Exemplary__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWM_Output_Exemplary__PC EQU CYREG_GPIO_PRT3_PC
PWM_Output_Exemplary__PC2 EQU CYREG_GPIO_PRT3_PC2
PWM_Output_Exemplary__PORT EQU 3
PWM_Output_Exemplary__PS EQU CYREG_GPIO_PRT3_PS
PWM_Output_Exemplary__SHIFT EQU 4

/* PinAddr1 */
PinAddr1__0__DR EQU CYREG_GPIO_PRT2_DR
PinAddr1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinAddr1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinAddr1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinAddr1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PinAddr1__0__HSIOM_MASK EQU 0x000000F0
PinAddr1__0__HSIOM_SHIFT EQU 4
PinAddr1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr1__0__INTR EQU CYREG_GPIO_PRT2_INTR
PinAddr1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinAddr1__0__MASK EQU 0x02
PinAddr1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinAddr1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinAddr1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinAddr1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinAddr1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinAddr1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinAddr1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinAddr1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinAddr1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinAddr1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinAddr1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinAddr1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinAddr1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinAddr1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinAddr1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinAddr1__0__PC EQU CYREG_GPIO_PRT2_PC
PinAddr1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PinAddr1__0__PORT EQU 2
PinAddr1__0__PS EQU CYREG_GPIO_PRT2_PS
PinAddr1__0__SHIFT EQU 1
PinAddr1__DR EQU CYREG_GPIO_PRT2_DR
PinAddr1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinAddr1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinAddr1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinAddr1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr1__INTR EQU CYREG_GPIO_PRT2_INTR
PinAddr1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinAddr1__MASK EQU 0x02
PinAddr1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinAddr1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinAddr1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinAddr1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinAddr1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinAddr1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinAddr1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinAddr1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinAddr1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinAddr1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinAddr1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinAddr1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinAddr1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinAddr1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinAddr1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinAddr1__PC EQU CYREG_GPIO_PRT2_PC
PinAddr1__PC2 EQU CYREG_GPIO_PRT2_PC2
PinAddr1__PORT EQU 2
PinAddr1__PS EQU CYREG_GPIO_PRT2_PS
PinAddr1__SHIFT EQU 1

/* PinAddr2 */
PinAddr2__0__DR EQU CYREG_GPIO_PRT2_DR
PinAddr2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinAddr2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinAddr2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinAddr2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PinAddr2__0__HSIOM_MASK EQU 0x0000F000
PinAddr2__0__HSIOM_SHIFT EQU 12
PinAddr2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr2__0__INTR EQU CYREG_GPIO_PRT2_INTR
PinAddr2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinAddr2__0__MASK EQU 0x08
PinAddr2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinAddr2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinAddr2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinAddr2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinAddr2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinAddr2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinAddr2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinAddr2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinAddr2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinAddr2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinAddr2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinAddr2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinAddr2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinAddr2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinAddr2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinAddr2__0__PC EQU CYREG_GPIO_PRT2_PC
PinAddr2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PinAddr2__0__PORT EQU 2
PinAddr2__0__PS EQU CYREG_GPIO_PRT2_PS
PinAddr2__0__SHIFT EQU 3
PinAddr2__DR EQU CYREG_GPIO_PRT2_DR
PinAddr2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinAddr2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinAddr2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinAddr2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr2__INTR EQU CYREG_GPIO_PRT2_INTR
PinAddr2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinAddr2__MASK EQU 0x08
PinAddr2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinAddr2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinAddr2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinAddr2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinAddr2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinAddr2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinAddr2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinAddr2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinAddr2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinAddr2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinAddr2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinAddr2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinAddr2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinAddr2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinAddr2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinAddr2__PC EQU CYREG_GPIO_PRT2_PC
PinAddr2__PC2 EQU CYREG_GPIO_PRT2_PC2
PinAddr2__PORT EQU 2
PinAddr2__PS EQU CYREG_GPIO_PRT2_PS
PinAddr2__SHIFT EQU 3

/* PinAddr3 */
PinAddr3__0__DR EQU CYREG_GPIO_PRT2_DR
PinAddr3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinAddr3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinAddr3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinAddr3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PinAddr3__0__HSIOM_MASK EQU 0x00F00000
PinAddr3__0__HSIOM_SHIFT EQU 20
PinAddr3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr3__0__INTR EQU CYREG_GPIO_PRT2_INTR
PinAddr3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinAddr3__0__MASK EQU 0x20
PinAddr3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinAddr3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinAddr3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinAddr3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinAddr3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinAddr3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinAddr3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinAddr3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinAddr3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinAddr3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinAddr3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinAddr3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinAddr3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinAddr3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinAddr3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinAddr3__0__PC EQU CYREG_GPIO_PRT2_PC
PinAddr3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PinAddr3__0__PORT EQU 2
PinAddr3__0__PS EQU CYREG_GPIO_PRT2_PS
PinAddr3__0__SHIFT EQU 5
PinAddr3__DR EQU CYREG_GPIO_PRT2_DR
PinAddr3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinAddr3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinAddr3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinAddr3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr3__INTR EQU CYREG_GPIO_PRT2_INTR
PinAddr3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinAddr3__MASK EQU 0x20
PinAddr3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinAddr3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinAddr3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinAddr3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinAddr3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinAddr3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinAddr3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinAddr3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinAddr3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinAddr3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinAddr3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinAddr3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinAddr3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinAddr3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinAddr3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinAddr3__PC EQU CYREG_GPIO_PRT2_PC
PinAddr3__PC2 EQU CYREG_GPIO_PRT2_PC2
PinAddr3__PORT EQU 2
PinAddr3__PS EQU CYREG_GPIO_PRT2_PS
PinAddr3__SHIFT EQU 5

/* PinAddr4 */
PinAddr4__0__DR EQU CYREG_GPIO_PRT2_DR
PinAddr4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinAddr4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinAddr4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinAddr4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PinAddr4__0__HSIOM_MASK EQU 0xF0000000
PinAddr4__0__HSIOM_SHIFT EQU 28
PinAddr4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr4__0__INTR EQU CYREG_GPIO_PRT2_INTR
PinAddr4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinAddr4__0__MASK EQU 0x80
PinAddr4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinAddr4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinAddr4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinAddr4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinAddr4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinAddr4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinAddr4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinAddr4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinAddr4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinAddr4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinAddr4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinAddr4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinAddr4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinAddr4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinAddr4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinAddr4__0__PC EQU CYREG_GPIO_PRT2_PC
PinAddr4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
PinAddr4__0__PORT EQU 2
PinAddr4__0__PS EQU CYREG_GPIO_PRT2_PS
PinAddr4__0__SHIFT EQU 7
PinAddr4__DR EQU CYREG_GPIO_PRT2_DR
PinAddr4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
PinAddr4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
PinAddr4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
PinAddr4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr4__INTR EQU CYREG_GPIO_PRT2_INTR
PinAddr4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
PinAddr4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
PinAddr4__MASK EQU 0x80
PinAddr4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PinAddr4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PinAddr4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PinAddr4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PinAddr4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PinAddr4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PinAddr4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PinAddr4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PinAddr4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PinAddr4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PinAddr4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PinAddr4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PinAddr4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PinAddr4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PinAddr4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PinAddr4__PC EQU CYREG_GPIO_PRT2_PC
PinAddr4__PC2 EQU CYREG_GPIO_PRT2_PC2
PinAddr4__PORT EQU 2
PinAddr4__PS EQU CYREG_GPIO_PRT2_PS
PinAddr4__SHIFT EQU 7

/* Timer_from_master_TimerUDB */
Timer_from_master_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_from_master_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_from_master_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_from_master_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
Timer_from_master_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_from_master_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_from_master_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_from_master_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_from_master_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_from_master_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK2
Timer_from_master_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_from_master_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Timer_from_master_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Timer_from_master_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A02
Timer_from_master_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A12
Timer_from_master_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Timer_from_master_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D02
Timer_from_master_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D12
Timer_from_master_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_from_master_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Timer_from_master_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F02
Timer_from_master_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F12
Timer_from_master_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_from_master_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2

/* Trasmitter */
Trasmitter__0__DR EQU CYREG_GPIO_PRT5_DR
Trasmitter__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Trasmitter__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Trasmitter__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Trasmitter__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Trasmitter__0__HSIOM_MASK EQU 0x0000000F
Trasmitter__0__HSIOM_SHIFT EQU 0
Trasmitter__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Trasmitter__0__INTR EQU CYREG_GPIO_PRT5_INTR
Trasmitter__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Trasmitter__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Trasmitter__0__MASK EQU 0x01
Trasmitter__0__PC EQU CYREG_GPIO_PRT5_PC
Trasmitter__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Trasmitter__0__PORT EQU 5
Trasmitter__0__PS EQU CYREG_GPIO_PRT5_PS
Trasmitter__0__SHIFT EQU 0
Trasmitter__DR EQU CYREG_GPIO_PRT5_DR
Trasmitter__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Trasmitter__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Trasmitter__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Trasmitter__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Trasmitter__INTR EQU CYREG_GPIO_PRT5_INTR
Trasmitter__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Trasmitter__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Trasmitter__MASK EQU 0x01
Trasmitter__PC EQU CYREG_GPIO_PRT5_PC
Trasmitter__PC2 EQU CYREG_GPIO_PRT5_PC2
Trasmitter__PORT EQU 5
Trasmitter__PS EQU CYREG_GPIO_PRT5_PS
Trasmitter__SHIFT EQU 0

/* UART_RS_485 */
UART_RS_485_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_RS_485_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_RS_485_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_RS_485_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_RS_485_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_RS_485_rx__0__HSIOM_GPIO EQU 0
UART_RS_485_rx__0__HSIOM_I2C EQU 14
UART_RS_485_rx__0__HSIOM_I2C_SCL EQU 14
UART_RS_485_rx__0__HSIOM_MASK EQU 0x0000000F
UART_RS_485_rx__0__HSIOM_SHIFT EQU 0
UART_RS_485_rx__0__HSIOM_SPI EQU 15
UART_RS_485_rx__0__HSIOM_SPI_MOSI EQU 15
UART_RS_485_rx__0__HSIOM_UART EQU 9
UART_RS_485_rx__0__HSIOM_UART_RX EQU 9
UART_RS_485_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_rx__0__MASK EQU 0x01
UART_RS_485_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_RS_485_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_RS_485_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_RS_485_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_RS_485_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_RS_485_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_RS_485_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_RS_485_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_RS_485_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_RS_485_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_RS_485_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_RS_485_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_RS_485_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_RS_485_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_RS_485_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_RS_485_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_RS_485_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_RS_485_rx__0__PORT EQU 1
UART_RS_485_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_RS_485_rx__0__SHIFT EQU 0
UART_RS_485_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_RS_485_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_RS_485_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_RS_485_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_RS_485_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_rx__MASK EQU 0x01
UART_RS_485_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_RS_485_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_RS_485_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_RS_485_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_RS_485_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_RS_485_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_RS_485_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_RS_485_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_RS_485_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_RS_485_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_RS_485_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_RS_485_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_RS_485_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_RS_485_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_RS_485_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_RS_485_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_RS_485_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_RS_485_rx__PORT EQU 1
UART_RS_485_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_RS_485_rx__SHIFT EQU 0
UART_RS_485_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_RS_485_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_RS_485_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_RS_485_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_RS_485_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_RS_485_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_RS_485_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_RS_485_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_RS_485_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_RS_485_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_RS_485_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_RS_485_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_RS_485_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_RS_485_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_RS_485_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_RS_485_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_RS_485_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_RS_485_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_RS_485_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_RS_485_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_RS_485_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_RS_485_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_RS_485_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_RS_485_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_RS_485_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_RS_485_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_RS_485_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_RS_485_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_RS_485_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_RS_485_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_RS_485_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_RS_485_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_RS_485_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_RS_485_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_RS_485_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_RS_485_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_RS_485_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_RS_485_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_RS_485_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_RS_485_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_RS_485_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_RS_485_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_RS_485_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_RS_485_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_RS_485_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_RS_485_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_RS_485_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_RS_485_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_RS_485_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_RS_485_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_RS_485_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_RS_485_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_RS_485_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_RS_485_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_RS_485_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_RS_485_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_RS_485_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_RS_485_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_RS_485_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_RS_485_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_RS_485_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_RS_485_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_RS_485_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_RS_485_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_RS_485_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_RS_485_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_RS_485_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_RS_485_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_RS_485_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_RS_485_SCB__SS0_POSISTION EQU 0
UART_RS_485_SCB__SS1_POSISTION EQU 1
UART_RS_485_SCB__SS2_POSISTION EQU 2
UART_RS_485_SCB__SS3_POSISTION EQU 3
UART_RS_485_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_RS_485_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_RS_485_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_RS_485_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_RS_485_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_RS_485_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_RS_485_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_RS_485_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_RS_485_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_RS_485_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_RS_485_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_RS_485_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_RS_485_SCB_IRQ__INTC_MASK EQU 0x100
UART_RS_485_SCB_IRQ__INTC_NUMBER EQU 8
UART_RS_485_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
UART_RS_485_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_RS_485_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_RS_485_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_RS_485_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_RS_485_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_RS_485_SCBCLK__DIV_ID EQU 0x00000040
UART_RS_485_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_RS_485_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_RS_485_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_RS_485_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_RS_485_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_RS_485_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_RS_485_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_RS_485_tx__0__HSIOM_GPIO EQU 0
UART_RS_485_tx__0__HSIOM_I2C EQU 14
UART_RS_485_tx__0__HSIOM_I2C_SDA EQU 14
UART_RS_485_tx__0__HSIOM_MASK EQU 0x000000F0
UART_RS_485_tx__0__HSIOM_SHIFT EQU 4
UART_RS_485_tx__0__HSIOM_SPI EQU 15
UART_RS_485_tx__0__HSIOM_SPI_MISO EQU 15
UART_RS_485_tx__0__HSIOM_UART EQU 9
UART_RS_485_tx__0__HSIOM_UART_TX EQU 9
UART_RS_485_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_tx__0__MASK EQU 0x02
UART_RS_485_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_RS_485_tx__0__OUT_SEL_SHIFT EQU 2
UART_RS_485_tx__0__OUT_SEL_VAL EQU -1
UART_RS_485_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_RS_485_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_RS_485_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_RS_485_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_RS_485_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_RS_485_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_RS_485_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_RS_485_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_RS_485_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_RS_485_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_RS_485_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_RS_485_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_RS_485_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_RS_485_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_RS_485_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_RS_485_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_RS_485_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_RS_485_tx__0__PORT EQU 1
UART_RS_485_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_RS_485_tx__0__SHIFT EQU 1
UART_RS_485_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_RS_485_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_RS_485_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_RS_485_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_RS_485_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_tx__MASK EQU 0x02
UART_RS_485_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_RS_485_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_RS_485_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_RS_485_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_RS_485_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_RS_485_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_RS_485_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_RS_485_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_RS_485_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_RS_485_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_RS_485_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_RS_485_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_RS_485_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_RS_485_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_RS_485_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_RS_485_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_RS_485_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_RS_485_tx__PORT EQU 1
UART_RS_485_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_RS_485_tx__SHIFT EQU 1

/* isr_PWM_1 */
isr_PWM_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_PWM_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_PWM_1__INTC_MASK EQU 0x400000
isr_PWM_1__INTC_NUMBER EQU 22
isr_PWM_1__INTC_PRIOR_MASK EQU 0xC00000
isr_PWM_1__INTC_PRIOR_NUM EQU 1
isr_PWM_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isr_PWM_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_PWM_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_PWM_2 */
isr_PWM_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_PWM_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_PWM_2__INTC_MASK EQU 0x2000000
isr_PWM_2__INTC_NUMBER EQU 25
isr_PWM_2__INTC_PRIOR_MASK EQU 0xC000
isr_PWM_2__INTC_PRIOR_NUM EQU 1
isr_PWM_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
isr_PWM_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_PWM_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_PWM_3 */
isr_PWM_3__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_PWM_3__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_PWM_3__INTC_MASK EQU 0x4000000
isr_PWM_3__INTC_NUMBER EQU 26
isr_PWM_3__INTC_PRIOR_MASK EQU 0xC00000
isr_PWM_3__INTC_PRIOR_NUM EQU 1
isr_PWM_3__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
isr_PWM_3__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_PWM_3__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_PWM_4 */
isr_PWM_4__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_PWM_4__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_PWM_4__INTC_MASK EQU 0x800000
isr_PWM_4__INTC_NUMBER EQU 23
isr_PWM_4__INTC_PRIOR_MASK EQU 0xC0000000
isr_PWM_4__INTC_PRIOR_NUM EQU 1
isr_PWM_4__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isr_PWM_4__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_PWM_4__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_PWM_5 */
isr_PWM_5__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_PWM_5__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_PWM_5__INTC_MASK EQU 0x1000000
isr_PWM_5__INTC_NUMBER EQU 24
isr_PWM_5__INTC_PRIOR_MASK EQU 0xC0
isr_PWM_5__INTC_PRIOR_NUM EQU 1
isr_PWM_5__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
isr_PWM_5__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_PWM_5__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_PWM_6 */
isr_PWM_6__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_PWM_6__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_PWM_6__INTC_MASK EQU 0x80000
isr_PWM_6__INTC_NUMBER EQU 19
isr_PWM_6__INTC_PRIOR_MASK EQU 0xC0000000
isr_PWM_6__INTC_PRIOR_NUM EQU 1
isr_PWM_6__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_PWM_6__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_PWM_6__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_PWM_7 */
isr_PWM_7__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_PWM_7__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_PWM_7__INTC_MASK EQU 0x100000
isr_PWM_7__INTC_NUMBER EQU 20
isr_PWM_7__INTC_PRIOR_MASK EQU 0xC0
isr_PWM_7__INTC_PRIOR_NUM EQU 1
isr_PWM_7__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isr_PWM_7__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_PWM_7__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_PWM_Exemplary */
isr_PWM_Exemplary__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_PWM_Exemplary__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_PWM_Exemplary__INTC_MASK EQU 0x200000
isr_PWM_Exemplary__INTC_NUMBER EQU 21
isr_PWM_Exemplary__INTC_PRIOR_MASK EQU 0xC000
isr_PWM_Exemplary__INTC_PRIOR_NUM EQU 1
isr_PWM_Exemplary__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isr_PWM_Exemplary__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_PWM_Exemplary__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_Timer_from_master */
isr_Timer_from_master__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Timer_from_master__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Timer_from_master__INTC_MASK EQU 0x01
isr_Timer_from_master__INTC_NUMBER EQU 0
isr_Timer_from_master__INTC_PRIOR_MASK EQU 0xC0
isr_Timer_from_master__INTC_PRIOR_NUM EQU 2
isr_Timer_from_master__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Timer_from_master__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Timer_from_master__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
