

================================================================
== Vivado HLS Report for 'polyphase_filter'
================================================================
* Date:           Thu Nov 14 11:09:54 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        os_pfb_prj
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3443|     3443| 34.430 us | 34.430 us |  3443|  3443|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       31|       31|         1|          -|          -|    32|    no    |
        |- Loop 2     |     3344|     3344|       418|          -|          -|     8|    no    |
        | + Loop 2.1  |      416|      416|        13|          -|          -|    32|    no    |
        |- Loop 3     |       64|       64|         2|          -|          -|    32|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     171|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     16|     966|     968|    -|
|Memory           |        5|      -|       5|       1|    0|
|Multiplexer      |        -|      -|       -|     415|    -|
|Register         |        -|      -|     409|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        5|     16|    1380|    1555|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |os_pfb_fadd_32ns_hbi_U2  |os_pfb_fadd_32ns_hbi  |        0|      2|  227|  214|    0|
    |os_pfb_faddfsub_3g8j_U1  |os_pfb_faddfsub_3g8j  |        0|      2|  227|  214|    0|
    |os_pfb_fmul_32ns_ibs_U3  |os_pfb_fmul_32ns_ibs  |        0|      3|  128|  135|    0|
    |os_pfb_fmul_32ns_ibs_U4  |os_pfb_fmul_32ns_ibs  |        0|      3|  128|  135|    0|
    |os_pfb_fmul_32ns_ibs_U5  |os_pfb_fmul_32ns_ibs  |        0|      3|  128|  135|    0|
    |os_pfb_fmul_32ns_ibs_U6  |os_pfb_fmul_32ns_ibs  |        0|      3|  128|  135|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     16|  966|  968|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |filter_state_M_real_U  |polyphase_filter_bkb  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |filter_state_M_imag_U  |polyphase_filter_bkb  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |shift_states_U         |polyphase_filter_dEe  |        0|  5|   1|    0|     4|    5|     1|           20|
    |temp_M_real_U          |polyphase_filter_eOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |temp_M_imag_U          |polyphase_filter_eOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |h_U                    |polyphase_filter_h    |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        5|  5|   1|    0|   836|  165|     6|        26644|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |add_ln18_fu_397_p2             |     +    |      0|  0|  15|           5|           1|
    |add_ln30_fu_477_p2             |     +    |      0|  0|  15|           8|           6|
    |add_ln43_fu_557_p2             |     +    |      0|  0|  12|           1|           4|
    |i_fu_536_p2                    |     +    |      0|  0|  15|           6|           1|
    |idx_fu_460_p2                  |     +    |      0|  0|  15|           8|           8|
    |m_fu_524_p2                    |     +    |      0|  0|  15|           6|           2|
    |p_fu_513_p2                    |     +    |      0|  0|  12|           4|           2|
    |sub_ln43_fu_599_p2             |     -    |      0|  0|  12|           1|           4|
    |tmpidx_fu_546_p2               |     -    |      0|  0|  15|           5|           5|
    |ap_block_state4                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op66_read_state4  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln18_fu_409_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln25_fu_465_p2            |   icmp   |      0|  0|  11|           8|           5|
    |icmp_ln39_fu_530_p2            |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |select_ln43_fu_605_p3          |  select  |      0|  0|   4|           1|           4|
    |xor_ln43_fu_585_p2             |    xor   |      0|  0|   2|           2|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 171|          69|          56|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  97|         20|    1|         20|
    |ap_done                       |   9|          2|    1|          2|
    |filter_out_blk_n              |   9|          2|    1|          2|
    |filter_state_M_imag_address0  |  21|          4|    8|         32|
    |filter_state_M_imag_d0        |  15|          3|   32|         96|
    |filter_state_M_real_address0  |  21|          4|    8|         32|
    |filter_state_M_real_d0        |  15|          3|   32|         96|
    |grp_fu_363_opcode             |  15|          3|    2|          6|
    |grp_fu_363_p0                 |  15|          3|   32|         96|
    |grp_fu_363_p1                 |  15|          3|   32|         96|
    |grp_fu_367_p0                 |  15|          3|   32|         96|
    |grp_fu_367_p1                 |  15|          3|   32|         96|
    |i_0_reg_352                   |   9|          2|    6|         12|
    |ifft_config_data_V_blk_n      |   9|          2|    1|          2|
    |in_r_TDATA_blk_n              |   9|          2|    1|          2|
    |m_0_reg_320                   |   9|          2|    6|         12|
    |p_0_reg_308                   |   9|          2|    4|          8|
    |p_r_M_imag_reg_332            |   9|          2|   32|         64|
    |p_r_M_real_reg_342            |   9|          2|   32|         64|
    |phi_ln18_reg_297              |   9|          2|    5|         10|
    |real_start                    |   9|          2|    1|          2|
    |temp_M_imag_address0          |  21|          4|    5|         20|
    |temp_M_imag_d0                |  15|          3|   32|         96|
    |temp_M_real_address0          |  21|          4|    5|         20|
    |temp_M_real_d0                |  15|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 415|         85|  375|       1078|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  19|   0|   19|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |complex_M_imag_writ_reg_768  |  32|   0|   32|          0|
    |complex_M_real_writ_reg_763  |  32|   0|   32|          0|
    |h_load_reg_737               |  32|   0|   32|          0|
    |i_0_reg_352                  |   6|   0|    6|          0|
    |i_reg_791                    |   6|   0|    6|          0|
    |icmp_ln25_reg_671            |   1|   0|    1|          0|
    |m_0_reg_320                  |   6|   0|    6|          0|
    |m_reg_732                    |   6|   0|    6|          0|
    |p_0_reg_308                  |   4|   0|    4|          0|
    |p_r_M_imag_reg_332           |  32|   0|   32|          0|
    |p_r_M_real_reg_342           |  32|   0|   32|          0|
    |phi_ln18_reg_297             |   5|   0|    5|          0|
    |sext_ln22_1_reg_663          |  32|   0|   32|          0|
    |shift_reg_783                |   5|   0|    5|          0|
    |shl_ln_reg_647               |   3|   0|    8|          5|
    |start_once_reg               |   1|   0|    1|          0|
    |state_idx                    |   4|   0|    4|          0|
    |state_idx_load_reg_652       |   4|   0|    4|          0|
    |temp_M_imag_addr_2_reg_722   |   5|   0|    5|          0|
    |temp_M_real_addr_2_reg_717   |   5|   0|    5|          0|
    |tmp_2_i_i_reg_748            |  32|   0|   32|          0|
    |tmp_4_i_i_reg_753            |  32|   0|   32|          0|
    |tmp_5_i_i_reg_758            |  32|   0|   32|          0|
    |tmp_i_i_reg_743              |  32|   0|   32|          0|
    |zext_ln28_reg_675            |   8|   0|   64|         56|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 409|   0|  470|         61|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|start_out                  | out |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|start_write                | out |    1| ap_ctrl_hs |  polyphase_filter  | return value |
|in_r_TDATA                 |  in |   64|    axis    |        in_r        |    pointer   |
|in_r_TVALID                |  in |    1|    axis    |        in_r        |    pointer   |
|in_r_TREADY                | out |    1|    axis    |        in_r        |    pointer   |
|filter_out_din             | out |   64|   ap_fifo  |     filter_out     |    pointer   |
|filter_out_full_n          |  in |    1|   ap_fifo  |     filter_out     |    pointer   |
|filter_out_write           | out |    1|   ap_fifo  |     filter_out     |    pointer   |
|ifft_config_data_V_din     | out |    8|   ap_fifo  | ifft_config_data_V |    pointer   |
|ifft_config_data_V_full_n  |  in |    1|   ap_fifo  | ifft_config_data_V |    pointer   |
|ifft_config_data_V_write   | out |    1|   ap_fifo  | ifft_config_data_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 17 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 
18 --> 19 
19 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %ifft_config_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str84, i32 0, i32 0, [1 x i8]* @p_str85, [1 x i8]* @p_str86, [1 x i8]* @p_str87, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str88, [1 x i8]* @p_str89)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %filter_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str78, i32 0, i32 0, [1 x i8]* @p_str79, [1 x i8]* @p_str80, [1 x i8]* @p_str81, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str82, [1 x i8]* @p_str83)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_r, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%temp_M_real = alloca [32 x float], align 4" [os_pfb.cpp:18]   --->   Operation 23 'alloca' 'temp_M_real' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%temp_M_imag = alloca [32 x float], align 4" [os_pfb.cpp:18]   --->   Operation 24 'alloca' 'temp_M_imag' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %ifft_config_data_V, i8 0)" [/opt/Vivado/2019.2/common/technology/autopilot/hls_fft.h:267->os_pfb.cpp:15]   --->   Operation 25 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.65ns)   --->   "br label %arrayctor.loop"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_ln18 = phi i5 [ 0, %codeRepl1 ], [ %add_ln18, %arrayctor.loop ]" [os_pfb.cpp:18]   --->   Operation 27 'phi' 'phi_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln18 = add i5 %phi_ln18, 1" [os_pfb.cpp:18]   --->   Operation 28 'add' 'add_ln18' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %phi_ln18 to i64" [os_pfb.cpp:18]   --->   Operation 29 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%temp_M_real_addr = getelementptr [32 x float]* %temp_M_real, i64 0, i64 %zext_ln18" [os_pfb.cpp:18]   --->   Operation 30 'getelementptr' 'temp_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %temp_M_real_addr, align 8" [os_pfb.cpp:18]   --->   Operation 31 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%temp_M_imag_addr = getelementptr [32 x float]* %temp_M_imag, i64 0, i64 %zext_ln18" [os_pfb.cpp:18]   --->   Operation 32 'getelementptr' 'temp_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %temp_M_imag_addr, align 4" [os_pfb.cpp:18]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (0.75ns)   --->   "%icmp_ln18 = icmp eq i5 %phi_ln18, -1" [os_pfb.cpp:18]   --->   Operation 34 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader18.preheader, label %arrayctor.loop" [os_pfb.cpp:18]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.65ns)   --->   "br label %.preheader18" [os_pfb.cpp:21]   --->   Operation 37 'br' <Predicate = (icmp_ln18)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_0 = phi i4 [ %p, %4 ], [ 7, %.preheader18.preheader ]"   --->   Operation 38 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_0, i32 3)" [os_pfb.cpp:21]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 40 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %.preheader.preheader" [os_pfb.cpp:21]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %p_0 to i3" [os_pfb.cpp:23]   --->   Operation 42 'trunc' 'trunc_ln23' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %trunc_ln23, i5 0)" [os_pfb.cpp:23]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.65ns)   --->   "br label %.preheader" [os_pfb.cpp:22]   --->   Operation 44 'br' <Predicate = (!tmp)> <Delay = 0.65>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%state_idx_load = load i4* @state_idx, align 1" [os_pfb.cpp:37]   --->   Operation 45 'load' 'state_idx_load' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i4 %state_idx_load to i64" [os_pfb.cpp:37]   --->   Operation 46 'sext' 'sext_ln37' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%shift_states_addr = getelementptr [4 x i5]* @shift_states, i64 0, i64 %sext_ln37" [os_pfb.cpp:37]   --->   Operation 47 'getelementptr' 'shift_states_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.23ns)   --->   "%shift = load i5* %shift_states_addr, align 1" [os_pfb.cpp:37]   --->   Operation 48 'load' 'shift' <Predicate = (tmp)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 4> <ROM>

State 4 <SV = 3> <Delay = 2.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%m_0 = phi i6 [ %m, %3 ], [ 31, %.preheader.preheader ]"   --->   Operation 49 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i6 %m_0 to i8" [os_pfb.cpp:22]   --->   Operation 50 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i6 %m_0 to i32" [os_pfb.cpp:22]   --->   Operation 51 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %m_0, i32 5)" [os_pfb.cpp:22]   --->   Operation 52 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 53 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %4, label %0" [os_pfb.cpp:22]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.76ns)   --->   "%idx = add i8 %shl_ln, %sext_ln22" [os_pfb.cpp:23]   --->   Operation 55 'add' 'idx' <Predicate = (!tmp_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.84ns)   --->   "%icmp_ln25 = icmp ult i8 %idx, 24" [os_pfb.cpp:25]   --->   Operation 56 'icmp' 'icmp_ln25' <Predicate = (!tmp_1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %idx to i64" [os_pfb.cpp:28]   --->   Operation 57 'zext' 'zext_ln28' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %1, label %2" [os_pfb.cpp:25]   --->   Operation 58 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %idx, -24" [os_pfb.cpp:30]   --->   Operation 59 'add' 'add_ln30' <Predicate = (!tmp_1 & !icmp_ln25)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %add_ln30 to i64" [os_pfb.cpp:30]   --->   Operation 60 'zext' 'zext_ln30' <Predicate = (!tmp_1 & !icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%filter_state_M_real_3 = getelementptr [256 x float]* @filter_state_M_real, i64 0, i64 %zext_ln30" [os_pfb.cpp:30]   --->   Operation 61 'getelementptr' 'filter_state_M_real_3' <Predicate = (!tmp_1 & !icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (1.23ns)   --->   "%filter_state_M_real_4 = load float* %filter_state_M_real_3, align 8" [os_pfb.cpp:30]   --->   Operation 62 'load' 'filter_state_M_real_4' <Predicate = (!tmp_1 & !icmp_ln25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%filter_state_M_imag_3 = getelementptr [256 x float]* @filter_state_M_imag, i64 0, i64 %zext_ln30" [os_pfb.cpp:30]   --->   Operation 63 'getelementptr' 'filter_state_M_imag_3' <Predicate = (!tmp_1 & !icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.23ns)   --->   "%filter_state_M_imag_4 = load float* %filter_state_M_imag_3, align 4" [os_pfb.cpp:30]   --->   Operation 64 'load' 'filter_state_M_imag_4' <Predicate = (!tmp_1 & !icmp_ln25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%filter_state_M_real_1 = getelementptr [256 x float]* @filter_state_M_real, i64 0, i64 %zext_ln28" [os_pfb.cpp:28]   --->   Operation 65 'getelementptr' 'filter_state_M_real_1' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%in_read = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %in_r)" [os_pfb.cpp:28]   --->   Operation 66 'read' 'in_read' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i64 %in_read to i32" [os_pfb.cpp:28]   --->   Operation 67 'trunc' 'trunc_ln28' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %trunc_ln28 to float" [os_pfb.cpp:28]   --->   Operation 68 'bitcast' 'bitcast_ln28' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.23ns)   --->   "store float %bitcast_ln28, float* %filter_state_M_real_1, align 8" [os_pfb.cpp:28]   --->   Operation 69 'store' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%filter_state_M_imag_1 = getelementptr [256 x float]* @filter_state_M_imag, i64 0, i64 %zext_ln28" [os_pfb.cpp:28]   --->   Operation 70 'getelementptr' 'filter_state_M_imag_1' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%in_M_imag_load_new6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_read, i32 32, i32 63)" [os_pfb.cpp:28]   --->   Operation 71 'partselect' 'in_M_imag_load_new6' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %in_M_imag_load_new6 to float" [os_pfb.cpp:28]   --->   Operation 72 'bitcast' 'bitcast_ln28_1' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.23ns)   --->   "store float %bitcast_ln28_1, float* %filter_state_M_imag_1, align 4" [os_pfb.cpp:28]   --->   Operation 73 'store' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 74 [1/1] (0.65ns)   --->   "br label %3" [os_pfb.cpp:29]   --->   Operation 74 'br' <Predicate = (!tmp_1 & icmp_ln25)> <Delay = 0.65>
ST_4 : Operation 75 [1/1] (0.79ns)   --->   "%p = add i4 %p_0, -1" [os_pfb.cpp:21]   --->   Operation 75 'add' 'p' <Predicate = (tmp_1)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader18" [os_pfb.cpp:21]   --->   Operation 76 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%filter_state_M_real_2 = getelementptr [256 x float]* @filter_state_M_real, i64 0, i64 %zext_ln28" [os_pfb.cpp:30]   --->   Operation 77 'getelementptr' 'filter_state_M_real_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 78 [1/2] (1.23ns)   --->   "%filter_state_M_real_4 = load float* %filter_state_M_real_3, align 8" [os_pfb.cpp:30]   --->   Operation 78 'load' 'filter_state_M_real_4' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 79 [1/1] (1.23ns)   --->   "store float %filter_state_M_real_4, float* %filter_state_M_real_2, align 8" [os_pfb.cpp:30]   --->   Operation 79 'store' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%filter_state_M_imag_2 = getelementptr [256 x float]* @filter_state_M_imag, i64 0, i64 %zext_ln28" [os_pfb.cpp:30]   --->   Operation 80 'getelementptr' 'filter_state_M_imag_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (1.23ns)   --->   "%filter_state_M_imag_4 = load float* %filter_state_M_imag_3, align 4" [os_pfb.cpp:30]   --->   Operation 81 'load' 'filter_state_M_imag_4' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 82 [1/1] (1.23ns)   --->   "store float %filter_state_M_imag_4, float* %filter_state_M_imag_2, align 4" [os_pfb.cpp:30]   --->   Operation 82 'store' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 83 [1/1] (0.65ns)   --->   "br label %3"   --->   Operation 83 'br' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i32 %sext_ln22_1 to i64" [os_pfb.cpp:32]   --->   Operation 84 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%temp_M_real_addr_2 = getelementptr [32 x float]* %temp_M_real, i64 0, i64 %zext_ln32" [os_pfb.cpp:32]   --->   Operation 85 'getelementptr' 'temp_M_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%temp_M_imag_addr_2 = getelementptr [32 x float]* %temp_M_imag, i64 0, i64 %zext_ln32" [os_pfb.cpp:32]   --->   Operation 86 'getelementptr' 'temp_M_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%h_addr = getelementptr inbounds [256 x float]* @h, i64 0, i64 %zext_ln28" [os_pfb.cpp:32]   --->   Operation 87 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (1.23ns)   --->   "%h_load = load float* %h_addr, align 4" [os_pfb.cpp:32]   --->   Operation 88 'load' 'h_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 4> <ROM>
ST_5 : Operation 89 [1/1] (0.78ns)   --->   "%m = add i6 %m_0, -1" [os_pfb.cpp:22]   --->   Operation 89 'add' 'm' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_r_M_imag = phi float [ %filter_state_M_imag_4, %2 ], [ %bitcast_ln28_1, %1 ]" [os_pfb.cpp:30]   --->   Operation 90 'phi' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_r_M_real = phi float [ %filter_state_M_real_4, %2 ], [ %bitcast_ln28, %1 ]" [os_pfb.cpp:30]   --->   Operation 91 'phi' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/2] (1.23ns)   --->   "%h_load = load float* %h_addr, align 4" [os_pfb.cpp:32]   --->   Operation 92 'load' 'h_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 4> <ROM>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 93 [2/2] (8.41ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %h_load" [os_pfb.cpp:32]   --->   Operation 93 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [2/2] (8.41ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_imag, 0.000000e+00" [os_pfb.cpp:32]   --->   Operation 94 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [2/2] (8.41ns)   --->   "%tmp_4_i_i = fmul float %p_r_M_imag, %h_load" [os_pfb.cpp:32]   --->   Operation 95 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [2/2] (8.41ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_real, 0.000000e+00" [os_pfb.cpp:32]   --->   Operation 96 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 97 [1/2] (8.41ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %h_load" [os_pfb.cpp:32]   --->   Operation 97 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/2] (8.41ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_imag, 0.000000e+00" [os_pfb.cpp:32]   --->   Operation 98 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/2] (8.41ns)   --->   "%tmp_4_i_i = fmul float %p_r_M_imag, %h_load" [os_pfb.cpp:32]   --->   Operation 99 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/2] (8.41ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_real, 0.000000e+00" [os_pfb.cpp:32]   --->   Operation 100 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 101 [4/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i" [os_pfb.cpp:32]   --->   Operation 101 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [4/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i" [os_pfb.cpp:32]   --->   Operation 102 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 103 [3/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i" [os_pfb.cpp:32]   --->   Operation 103 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [3/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i" [os_pfb.cpp:32]   --->   Operation 104 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 105 [2/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i" [os_pfb.cpp:32]   --->   Operation 105 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [2/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i" [os_pfb.cpp:32]   --->   Operation 106 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 107 [1/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i" [os_pfb.cpp:32]   --->   Operation 107 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i" [os_pfb.cpp:32]   --->   Operation 108 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [2/2] (1.23ns)   --->   "%p_r_M_real_1 = load float* %temp_M_real_addr_2, align 4" [os_pfb.cpp:32]   --->   Operation 109 'load' 'p_r_M_real_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 110 [2/2] (1.23ns)   --->   "%p_r_M_imag_1 = load float* %temp_M_imag_addr_2, align 4" [os_pfb.cpp:32]   --->   Operation 110 'load' 'p_r_M_imag_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 7.67>
ST_13 : Operation 111 [1/2] (1.23ns)   --->   "%p_r_M_real_1 = load float* %temp_M_real_addr_2, align 4" [os_pfb.cpp:32]   --->   Operation 111 'load' 'p_r_M_real_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 112 [1/2] (1.23ns)   --->   "%p_r_M_imag_1 = load float* %temp_M_imag_addr_2, align 4" [os_pfb.cpp:32]   --->   Operation 112 'load' 'p_r_M_imag_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 113 [4/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %complex_M_real_writ" [os_pfb.cpp:32]   --->   Operation 113 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %complex_M_imag_writ" [os_pfb.cpp:32]   --->   Operation 114 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 115 [3/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %complex_M_real_writ" [os_pfb.cpp:32]   --->   Operation 115 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %complex_M_imag_writ" [os_pfb.cpp:32]   --->   Operation 116 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 117 [2/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %complex_M_real_writ" [os_pfb.cpp:32]   --->   Operation 117 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %complex_M_imag_writ" [os_pfb.cpp:32]   --->   Operation 118 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.67>
ST_16 : Operation 119 [1/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %complex_M_real_writ" [os_pfb.cpp:32]   --->   Operation 119 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %complex_M_imag_writ" [os_pfb.cpp:32]   --->   Operation 120 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (1.23ns)   --->   "store float %complex_M_real_writ_1, float* %temp_M_real_addr_2, align 8" [os_pfb.cpp:32]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 122 [1/1] (1.23ns)   --->   "store float %complex_M_imag_writ_1, float* %temp_M_imag_addr_2, align 4" [os_pfb.cpp:32]   --->   Operation 122 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [os_pfb.cpp:22]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 1.23>
ST_17 : Operation 124 [1/2] (1.23ns)   --->   "%shift = load i5* %shift_states_addr, align 1" [os_pfb.cpp:37]   --->   Operation 124 'load' 'shift' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 4> <ROM>
ST_17 : Operation 125 [1/1] (0.65ns)   --->   "br label %6" [os_pfb.cpp:39]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.65>

State 18 <SV = 4> <Delay = 2.02>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %5 ], [ %i, %7 ]"   --->   Operation 126 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.78ns)   --->   "%icmp_ln39 = icmp eq i6 %i_0, -32" [os_pfb.cpp:39]   --->   Operation 127 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 128 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.78ns)   --->   "%i = add i6 %i_0, 1" [os_pfb.cpp:39]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %8, label %7" [os_pfb.cpp:39]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i6 %i_0 to i5" [os_pfb.cpp:40]   --->   Operation 131 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.78ns)   --->   "%tmpidx = sub i5 %trunc_ln40, %shift" [os_pfb.cpp:40]   --->   Operation 132 'sub' 'tmpidx' <Predicate = (!icmp_ln39)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %tmpidx to i64" [os_pfb.cpp:41]   --->   Operation 133 'zext' 'zext_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%temp_M_real_addr_1 = getelementptr [32 x float]* %temp_M_real, i64 0, i64 %zext_ln41" [os_pfb.cpp:41]   --->   Operation 134 'getelementptr' 'temp_M_real_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 135 [2/2] (1.23ns)   --->   "%temp_M_real_load = load float* %temp_M_real_addr_1, align 8" [os_pfb.cpp:41]   --->   Operation 135 'load' 'temp_M_real_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%temp_M_imag_addr_1 = getelementptr [32 x float]* %temp_M_imag, i64 0, i64 %zext_ln41" [os_pfb.cpp:41]   --->   Operation 136 'getelementptr' 'temp_M_imag_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 137 [2/2] (1.23ns)   --->   "%temp_M_imag_load = load float* %temp_M_imag_addr_1, align 4" [os_pfb.cpp:41]   --->   Operation 137 'load' 'temp_M_imag_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 138 [1/1] (0.79ns)   --->   "%add_ln43 = add i4 1, %state_idx_load" [os_pfb.cpp:43]   --->   Operation 138 'add' 'add_ln43' <Predicate = (icmp_ln39)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln43, i32 3)" [os_pfb.cpp:43]   --->   Operation 139 'bitselect' 'tmp_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i4 %add_ln43 to i2" [os_pfb.cpp:43]   --->   Operation 140 'trunc' 'trunc_ln43' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%p_and_f = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 0, i2 %trunc_ln43)" [os_pfb.cpp:43]   --->   Operation 141 'bitconcatenate' 'p_and_f' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%trunc_ln43_1 = trunc i4 %state_idx_load to i2" [os_pfb.cpp:43]   --->   Operation 142 'trunc' 'trunc_ln43_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%xor_ln43 = xor i2 %trunc_ln43_1, -1" [os_pfb.cpp:43]   --->   Operation 143 'xor' 'xor_ln43' <Predicate = (icmp_ln39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%p_and_t = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 0, i2 %xor_ln43)" [os_pfb.cpp:43]   --->   Operation 144 'bitconcatenate' 'p_and_t' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln43 = sub i4 0, %p_and_t" [os_pfb.cpp:43]   --->   Operation 145 'sub' 'sub_ln43' <Predicate = (icmp_ln39)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %tmp_2, i4 %sub_ln43, i4 %p_and_f" [os_pfb.cpp:43]   --->   Operation 146 'select' 'select_ln43' <Predicate = (icmp_ln39)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "store i4 %select_ln43, i4* @state_idx, align 1" [os_pfb.cpp:43]   --->   Operation 147 'store' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "ret void" [os_pfb.cpp:45]   --->   Operation 148 'ret' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 3.07>
ST_19 : Operation 149 [1/2] (1.23ns)   --->   "%temp_M_real_load = load float* %temp_M_real_addr_1, align 8" [os_pfb.cpp:41]   --->   Operation 149 'load' 'temp_M_real_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast float %temp_M_real_load to i32" [os_pfb.cpp:41]   --->   Operation 150 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/2] (1.23ns)   --->   "%temp_M_imag_load = load float* %temp_M_imag_addr_1, align 4" [os_pfb.cpp:41]   --->   Operation 151 'load' 'temp_M_imag_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast float %temp_M_imag_load to i32" [os_pfb.cpp:41]   --->   Operation 152 'bitcast' 'bitcast_ln41_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%filter_out_M_imag_a = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln41_1, i32 %bitcast_ln41)" [os_pfb.cpp:41]   --->   Operation 153 'bitconcatenate' 'filter_out_M_imag_a' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %filter_out, i64 %filter_out_M_imag_a)" [os_pfb.cpp:41]   --->   Operation 154 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "br label %6" [os_pfb.cpp:39]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filter_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ifft_config_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ filter_state_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ filter_state_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ h]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ state_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_states]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000]
temp_M_real           (alloca           ) [ 00111111111111111111]
temp_M_imag           (alloca           ) [ 00111111111111111111]
write_ln267           (write            ) [ 00000000000000000000]
br_ln0                (br               ) [ 01100000000000000000]
phi_ln18              (phi              ) [ 00100000000000000000]
add_ln18              (add              ) [ 01100000000000000000]
zext_ln18             (zext             ) [ 00000000000000000000]
temp_M_real_addr      (getelementptr    ) [ 00000000000000000000]
store_ln18            (store            ) [ 00000000000000000000]
temp_M_imag_addr      (getelementptr    ) [ 00000000000000000000]
store_ln18            (store            ) [ 00000000000000000000]
icmp_ln18             (icmp             ) [ 00100000000000000000]
empty                 (speclooptripcount) [ 00000000000000000000]
br_ln18               (br               ) [ 01100000000000000000]
br_ln21               (br               ) [ 00111111111111111000]
p_0                   (phi              ) [ 00011111111111111000]
tmp                   (bitselect        ) [ 00011111111111111000]
empty_9               (speclooptripcount) [ 00000000000000000000]
br_ln21               (br               ) [ 00000000000000000000]
trunc_ln23            (trunc            ) [ 00000000000000000000]
shl_ln                (bitconcatenate   ) [ 00001111111111111000]
br_ln22               (br               ) [ 00011111111111111000]
state_idx_load        (load             ) [ 00000000000000000111]
sext_ln37             (sext             ) [ 00000000000000000000]
shift_states_addr     (getelementptr    ) [ 00000000000000000100]
m_0                   (phi              ) [ 00001100000000000000]
sext_ln22             (sext             ) [ 00000000000000000000]
sext_ln22_1           (sext             ) [ 00000100000000000000]
tmp_1                 (bitselect        ) [ 00011111111111111000]
empty_10              (speclooptripcount) [ 00000000000000000000]
br_ln22               (br               ) [ 00000000000000000000]
idx                   (add              ) [ 00000000000000000000]
icmp_ln25             (icmp             ) [ 00011111111111111000]
zext_ln28             (zext             ) [ 00000100000000000000]
br_ln25               (br               ) [ 00000000000000000000]
add_ln30              (add              ) [ 00000000000000000000]
zext_ln30             (zext             ) [ 00000000000000000000]
filter_state_M_real_3 (getelementptr    ) [ 00000100000000000000]
filter_state_M_imag_3 (getelementptr    ) [ 00000100000000000000]
filter_state_M_real_1 (getelementptr    ) [ 00000000000000000000]
in_read               (read             ) [ 00000000000000000000]
trunc_ln28            (trunc            ) [ 00000000000000000000]
bitcast_ln28          (bitcast          ) [ 00011111111111111000]
store_ln28            (store            ) [ 00000000000000000000]
filter_state_M_imag_1 (getelementptr    ) [ 00000000000000000000]
in_M_imag_load_new6   (partselect       ) [ 00000000000000000000]
bitcast_ln28_1        (bitcast          ) [ 00011111111111111000]
store_ln28            (store            ) [ 00000000000000000000]
br_ln29               (br               ) [ 00011111111111111000]
p                     (add              ) [ 00111111111111111000]
br_ln21               (br               ) [ 00111111111111111000]
filter_state_M_real_2 (getelementptr    ) [ 00000000000000000000]
filter_state_M_real_4 (load             ) [ 00011111111111111000]
store_ln30            (store            ) [ 00000000000000000000]
filter_state_M_imag_2 (getelementptr    ) [ 00000000000000000000]
filter_state_M_imag_4 (load             ) [ 00011111111111111000]
store_ln30            (store            ) [ 00000000000000000000]
br_ln0                (br               ) [ 00011111111111111000]
zext_ln32             (zext             ) [ 00000000000000000000]
temp_M_real_addr_2    (getelementptr    ) [ 00000011111111111000]
temp_M_imag_addr_2    (getelementptr    ) [ 00000011111111111000]
h_addr                (getelementptr    ) [ 00000010000000000000]
m                     (add              ) [ 00011011111111111000]
p_r_M_imag            (phi              ) [ 00000011100000000000]
p_r_M_real            (phi              ) [ 00000011100000000000]
h_load                (load             ) [ 00000001100000000000]
tmp_i_i               (fmul             ) [ 00000000011110000000]
tmp_2_i_i             (fmul             ) [ 00000000011110000000]
tmp_4_i_i             (fmul             ) [ 00000000011110000000]
tmp_5_i_i             (fmul             ) [ 00000000011110000000]
complex_M_real_writ   (fsub             ) [ 00000000000001111000]
complex_M_imag_writ   (fadd             ) [ 00000000000001111000]
p_r_M_real_1          (load             ) [ 00000000000000111000]
p_r_M_imag_1          (load             ) [ 00000000000000111000]
complex_M_real_writ_1 (fadd             ) [ 00000000000000000000]
complex_M_imag_writ_1 (fadd             ) [ 00000000000000000000]
store_ln32            (store            ) [ 00000000000000000000]
store_ln32            (store            ) [ 00000000000000000000]
br_ln22               (br               ) [ 00011111111111111000]
shift                 (load             ) [ 00000000000000000011]
br_ln39               (br               ) [ 00000000000000000111]
i_0                   (phi              ) [ 00000000000000000010]
icmp_ln39             (icmp             ) [ 00000000000000000011]
empty_11              (speclooptripcount) [ 00000000000000000000]
i                     (add              ) [ 00000000000000000111]
br_ln39               (br               ) [ 00000000000000000000]
trunc_ln40            (trunc            ) [ 00000000000000000000]
tmpidx                (sub              ) [ 00000000000000000000]
zext_ln41             (zext             ) [ 00000000000000000000]
temp_M_real_addr_1    (getelementptr    ) [ 00000000000000000001]
temp_M_imag_addr_1    (getelementptr    ) [ 00000000000000000001]
add_ln43              (add              ) [ 00000000000000000000]
tmp_2                 (bitselect        ) [ 00000000000000000000]
trunc_ln43            (trunc            ) [ 00000000000000000000]
p_and_f               (bitconcatenate   ) [ 00000000000000000000]
trunc_ln43_1          (trunc            ) [ 00000000000000000000]
xor_ln43              (xor              ) [ 00000000000000000000]
p_and_t               (bitconcatenate   ) [ 00000000000000000000]
sub_ln43              (sub              ) [ 00000000000000000000]
select_ln43           (select           ) [ 00000000000000000000]
store_ln43            (store            ) [ 00000000000000000000]
ret_ln45              (ret              ) [ 00000000000000000000]
temp_M_real_load      (load             ) [ 00000000000000000000]
bitcast_ln41          (bitcast          ) [ 00000000000000000000]
temp_M_imag_load      (load             ) [ 00000000000000000000]
bitcast_ln41_1        (bitcast          ) [ 00000000000000000000]
filter_out_M_imag_a   (bitconcatenate   ) [ 00000000000000000000]
write_ln41            (write            ) [ 00000000000000000000]
br_ln39               (br               ) [ 00000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filter_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ifft_config_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifft_config_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filter_state_M_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_state_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter_state_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_state_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_idx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_idx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_states">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_states"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="temp_M_real_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="temp_M_imag_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln267_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln267/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="in_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln41_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/19 "/>
</bind>
</comp>

<comp id="159" class="1004" name="temp_M_real_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_M_real_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln18/2 p_r_M_real_1/12 store_ln32/16 temp_M_real_load/18 "/>
</bind>
</comp>

<comp id="172" class="1004" name="temp_M_imag_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln18/2 p_r_M_imag_1/12 store_ln32/16 temp_M_imag_load/18 "/>
</bind>
</comp>

<comp id="185" class="1004" name="shift_states_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_states_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="filter_state_M_real_3_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_state_M_real_3/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="filter_state_M_real_4/4 store_ln28/4 store_ln30/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="filter_state_M_imag_3_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_state_M_imag_3/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="filter_state_M_imag_4/4 store_ln28/4 store_ln30/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="filter_state_M_real_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_state_M_real_1/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="filter_state_M_imag_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_state_M_imag_1/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="filter_state_M_real_2_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="1"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_state_M_real_2/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="filter_state_M_imag_2_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="1"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_state_M_imag_2/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="temp_M_real_addr_2_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_M_real_addr_2/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="temp_M_imag_addr_2_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_M_imag_addr_2/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="h_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="1"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="temp_M_real_addr_1_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_M_real_addr_1/18 "/>
</bind>
</comp>

<comp id="290" class="1004" name="temp_M_imag_addr_1_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_M_imag_addr_1/18 "/>
</bind>
</comp>

<comp id="297" class="1005" name="phi_ln18_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln18 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="phi_ln18_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln18/2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_0_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="4" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="m_0_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="1"/>
<pin id="322" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="m_0_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="6" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_r_M_imag_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_r_M_imag_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="2"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_imag/6 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_r_M_real_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_r_M_real_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="2"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real/6 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_0_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_0_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/18 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/9 complex_M_real_writ_1/13 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ/9 complex_M_imag_writ_1/13 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="1"/>
<pin id="389" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_i_i/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln18_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln18_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln18_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln23_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="shl_ln_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="state_idx_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_idx_load/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln37_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln22_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln22_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="idx_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="0" index="1" bw="6" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln25_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln28_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln30_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="6" slack="0"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln30_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln28_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="bitcast_ln28_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="in_M_imag_load_new6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="7" slack="0"/>
<pin id="502" dir="0" index="3" bw="7" slack="0"/>
<pin id="503" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_M_imag_load_new6/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bitcast_ln28_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln32_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="m_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="1"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln39_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="6" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/18 "/>
</bind>
</comp>

<comp id="536" class="1004" name="i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/18 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln40_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/18 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmpidx_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="5" slack="1"/>
<pin id="549" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmpidx/18 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln41_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/18 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln43_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="2"/>
<pin id="560" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/18 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="0" index="2" bw="3" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln43_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/18 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_and_f_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="2" slack="0"/>
<pin id="578" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln43_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="2"/>
<pin id="584" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/18 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln43_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="0" index="1" bw="2" slack="0"/>
<pin id="588" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/18 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_and_t_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="2" slack="0"/>
<pin id="595" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t/18 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sub_ln43_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln43/18 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln43_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="0" index="2" bw="4" slack="0"/>
<pin id="609" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/18 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln43_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="0" index="1" bw="4" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/18 "/>
</bind>
</comp>

<comp id="619" class="1004" name="bitcast_ln41_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/19 "/>
</bind>
</comp>

<comp id="623" class="1004" name="bitcast_ln41_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41_1/19 "/>
</bind>
</comp>

<comp id="627" class="1004" name="filter_out_M_imag_a_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="0" index="2" bw="32" slack="0"/>
<pin id="631" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="filter_out_M_imag_a/19 "/>
</bind>
</comp>

<comp id="636" class="1005" name="add_ln18_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="647" class="1005" name="shl_ln_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="652" class="1005" name="state_idx_load_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="2"/>
<pin id="654" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="state_idx_load "/>
</bind>
</comp>

<comp id="658" class="1005" name="shift_states_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="1"/>
<pin id="660" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shift_states_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="sext_ln22_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="icmp_ln25_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="675" class="1005" name="zext_ln28_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="682" class="1005" name="filter_state_M_real_3_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="filter_state_M_real_3 "/>
</bind>
</comp>

<comp id="687" class="1005" name="filter_state_M_imag_3_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="filter_state_M_imag_3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="bitcast_ln28_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="2"/>
<pin id="694" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln28 "/>
</bind>
</comp>

<comp id="697" class="1005" name="bitcast_ln28_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="2"/>
<pin id="699" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln28_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="p_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="1"/>
<pin id="704" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="707" class="1005" name="filter_state_M_real_4_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_state_M_real_4 "/>
</bind>
</comp>

<comp id="712" class="1005" name="filter_state_M_imag_4_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_state_M_imag_4 "/>
</bind>
</comp>

<comp id="717" class="1005" name="temp_M_real_addr_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="7"/>
<pin id="719" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="temp_M_real_addr_2 "/>
</bind>
</comp>

<comp id="722" class="1005" name="temp_M_imag_addr_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="7"/>
<pin id="724" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="temp_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="h_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="1"/>
<pin id="729" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="m_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="1"/>
<pin id="734" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="737" class="1005" name="h_load_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_load "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_i_i_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_2_i_i_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_4_i_i_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_i "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_5_i_i_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i "/>
</bind>
</comp>

<comp id="763" class="1005" name="complex_M_real_writ_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ "/>
</bind>
</comp>

<comp id="768" class="1005" name="complex_M_imag_writ_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_r_M_real_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="p_r_M_imag_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="shift_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="1"/>
<pin id="785" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="791" class="1005" name="i_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="0"/>
<pin id="793" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="796" class="1005" name="temp_M_real_addr_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="1"/>
<pin id="798" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_addr_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="temp_M_imag_addr_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="1"/>
<pin id="803" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="60" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="60" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="100" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="128" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="72" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="72" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="205" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="70" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="218" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="300"><net_src comp="66" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="80" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="90" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="341"><net_src comp="335" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="351"><net_src comp="345" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="355"><net_src comp="110" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="372"><net_src comp="165" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="367" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="374"><net_src comp="178" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="379"><net_src comp="342" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="332" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="72" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="332" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="342" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="301" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="301" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="413"><net_src comp="301" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="312" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="84" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="312" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="12" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="447"><net_src comp="324" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="324" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="92" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="324" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="94" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="444" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="96" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="460" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="481"><net_src comp="460" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="98" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="492"><net_src comp="146" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="504"><net_src comp="102" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="146" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="104" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="511"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="517"><net_src comp="308" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="106" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="528"><net_src comp="320" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="108" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="356" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="112" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="356" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="114" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="356" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="561"><net_src comp="116" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="557" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="84" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="557" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="118" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="120" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="570" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="122" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="118" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="120" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="585" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="124" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="591" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="562" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="574" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="12" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="165" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="178" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="126" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="619" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="635"><net_src comp="627" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="639"><net_src comp="397" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="650"><net_src comp="427" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="655"><net_src comp="435" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="661"><net_src comp="185" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="666"><net_src comp="448" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="674"><net_src comp="465" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="471" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="685"><net_src comp="198" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="690"><net_src comp="211" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="695"><net_src comp="493" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="700"><net_src comp="508" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="705"><net_src comp="513" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="710"><net_src comp="205" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="715"><net_src comp="218" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="720"><net_src comp="258" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="725"><net_src comp="264" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="730"><net_src comp="270" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="735"><net_src comp="524" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="740"><net_src comp="277" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="746"><net_src comp="375" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="751"><net_src comp="380" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="756"><net_src comp="386" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="761"><net_src comp="391" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="766"><net_src comp="363" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="771"><net_src comp="367" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="776"><net_src comp="165" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="781"><net_src comp="178" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="786"><net_src comp="192" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="794"><net_src comp="536" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="799"><net_src comp="283" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="804"><net_src comp="290" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="178" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: filter_out | {19 }
	Port: ifft_config_data_V | {1 }
	Port: filter_state_M_real | {4 5 }
	Port: filter_state_M_imag | {4 5 }
	Port: h | {}
	Port: state_idx | {18 }
	Port: shift_states | {}
 - Input state : 
	Port: polyphase_filter : in_r | {4 }
	Port: polyphase_filter : filter_state_M_real | {4 5 }
	Port: polyphase_filter : filter_state_M_imag | {4 5 }
	Port: polyphase_filter : h | {5 6 }
	Port: polyphase_filter : state_idx | {3 }
	Port: polyphase_filter : shift_states | {3 17 }
  - Chain level:
	State 1
	State 2
		add_ln18 : 1
		zext_ln18 : 1
		temp_M_real_addr : 2
		store_ln18 : 3
		temp_M_imag_addr : 2
		store_ln18 : 3
		icmp_ln18 : 1
		br_ln18 : 2
	State 3
		tmp : 1
		br_ln21 : 2
		trunc_ln23 : 1
		shl_ln : 2
		sext_ln37 : 1
		shift_states_addr : 2
		shift : 3
	State 4
		sext_ln22 : 1
		sext_ln22_1 : 1
		tmp_1 : 1
		br_ln22 : 2
		idx : 2
		icmp_ln25 : 3
		zext_ln28 : 3
		br_ln25 : 4
		add_ln30 : 3
		zext_ln30 : 4
		filter_state_M_real_3 : 5
		filter_state_M_real_4 : 6
		filter_state_M_imag_3 : 5
		filter_state_M_imag_4 : 6
		filter_state_M_real_1 : 4
		bitcast_ln28 : 1
		store_ln28 : 5
		filter_state_M_imag_1 : 4
		bitcast_ln28_1 : 1
		store_ln28 : 5
	State 5
		store_ln30 : 1
		store_ln30 : 1
		temp_M_real_addr_2 : 1
		temp_M_imag_addr_2 : 1
		h_load : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		complex_M_real_writ_1 : 1
		complex_M_imag_writ_1 : 1
	State 14
	State 15
	State 16
		store_ln32 : 1
		store_ln32 : 1
	State 17
	State 18
		icmp_ln39 : 1
		i : 1
		br_ln39 : 2
		trunc_ln40 : 1
		tmpidx : 2
		zext_ln41 : 3
		temp_M_real_addr_1 : 4
		temp_M_real_load : 5
		temp_M_imag_addr_1 : 4
		temp_M_imag_load : 5
		tmp_2 : 1
		trunc_ln43 : 1
		p_and_f : 2
		xor_ln43 : 1
		p_and_t : 1
		sub_ln43 : 2
		select_ln43 : 3
		store_ln43 : 4
	State 19
		bitcast_ln41 : 1
		bitcast_ln41_1 : 1
		filter_out_M_imag_a : 2
		write_ln41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_375         |    3    |   128   |   135   |
|   fmul   |         grp_fu_380         |    3    |   128   |   135   |
|          |         grp_fu_386         |    3    |   128   |   135   |
|          |         grp_fu_391         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_363         |    2    |   227   |   214   |
|          |         grp_fu_367         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln18_fu_397      |    0    |    0    |    15   |
|          |         idx_fu_460         |    0    |    0    |    15   |
|          |       add_ln30_fu_477      |    0    |    0    |    15   |
|    add   |          p_fu_513          |    0    |    0    |    12   |
|          |          m_fu_524          |    0    |    0    |    15   |
|          |          i_fu_536          |    0    |    0    |    15   |
|          |       add_ln43_fu_557      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln18_fu_409      |    0    |    0    |    11   |
|   icmp   |      icmp_ln25_fu_465      |    0    |    0    |    11   |
|          |      icmp_ln39_fu_530      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmpidx_fu_546       |    0    |    0    |    15   |
|          |       sub_ln43_fu_599      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln43_fu_605     |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln43_fu_585      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln267_write_fu_138  |    0    |    0    |    0    |
|          |   write_ln41_write_fu_152  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |     in_read_read_fu_146    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln18_fu_403      |    0    |    0    |    0    |
|          |      zext_ln28_fu_471      |    0    |    0    |    0    |
|   zext   |      zext_ln30_fu_483      |    0    |    0    |    0    |
|          |      zext_ln32_fu_519      |    0    |    0    |    0    |
|          |      zext_ln41_fu_551      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_415         |    0    |    0    |    0    |
| bitselect|        tmp_1_fu_452        |    0    |    0    |    0    |
|          |        tmp_2_fu_562        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln23_fu_423     |    0    |    0    |    0    |
|          |      trunc_ln28_fu_489     |    0    |    0    |    0    |
|   trunc  |      trunc_ln40_fu_542     |    0    |    0    |    0    |
|          |      trunc_ln43_fu_570     |    0    |    0    |    0    |
|          |     trunc_ln43_1_fu_582    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        shl_ln_fu_427       |    0    |    0    |    0    |
|bitconcatenate|       p_and_f_fu_574       |    0    |    0    |    0    |
|          |       p_and_t_fu_591       |    0    |    0    |    0    |
|          | filter_out_M_imag_a_fu_627 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln37_fu_439      |    0    |    0    |    0    |
|   sext   |      sext_ln22_fu_444      |    0    |    0    |    0    |
|          |     sext_ln22_1_fu_448     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect| in_M_imag_load_new6_fu_498 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   966   |   1133  |
|----------|----------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|temp_M_imag|    1   |    0   |    0   |    0   |
|temp_M_real|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln18_reg_636      |    5   |
|    bitcast_ln28_1_reg_697   |   32   |
|     bitcast_ln28_reg_692    |   32   |
| complex_M_imag_writ_reg_768 |   32   |
| complex_M_real_writ_reg_763 |   32   |
|filter_state_M_imag_3_reg_687|    8   |
|filter_state_M_imag_4_reg_712|   32   |
|filter_state_M_real_3_reg_682|    8   |
|filter_state_M_real_4_reg_707|   32   |
|        h_addr_reg_727       |    8   |
|        h_load_reg_737       |   32   |
|         i_0_reg_352         |    6   |
|          i_reg_791          |    6   |
|      icmp_ln25_reg_671      |    1   |
|         m_0_reg_320         |    6   |
|          m_reg_732          |    6   |
|         p_0_reg_308         |    4   |
|     p_r_M_imag_1_reg_778    |   32   |
|      p_r_M_imag_reg_332     |   32   |
|     p_r_M_real_1_reg_773    |   32   |
|      p_r_M_real_reg_342     |   32   |
|          p_reg_702          |    4   |
|       phi_ln18_reg_297      |    5   |
|     sext_ln22_1_reg_663     |   32   |
|        shift_reg_783        |    5   |
|  shift_states_addr_reg_658  |    2   |
|        shl_ln_reg_647       |    8   |
|    state_idx_load_reg_652   |    4   |
|  temp_M_imag_addr_1_reg_801 |    5   |
|  temp_M_imag_addr_2_reg_722 |    5   |
|  temp_M_real_addr_1_reg_796 |    5   |
|  temp_M_real_addr_2_reg_717 |    5   |
|      tmp_2_i_i_reg_748      |   32   |
|      tmp_4_i_i_reg_753      |   32   |
|      tmp_5_i_i_reg_758      |   32   |
|       tmp_i_i_reg_743       |   32   |
|      zext_ln28_reg_675      |   64   |
+-----------------------------+--------+
|            Total            |   682  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_165 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_178 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_178 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_205 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_205 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_218 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_218 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_277 |  p0  |   2  |   8  |   16   ||    9    |
|    p_0_reg_308    |  p0  |   2  |   4  |    8   ||    9    |
|    m_0_reg_320    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_363    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_363    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_367    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_367    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   720  || 10.6835 ||   204   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    -   |   966  |  1133  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   204  |    -   |
|  Register |    -   |    -   |    -   |   682  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   16   |   10   |  1648  |  1337  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
