D:/work/NTUST/verilog/DW8051_ALL/DW8051/sfr_mem.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/sfr_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sfr_mem

Top level modules:
	sfr_mem

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/int_mem.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/int_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module int_mem

Top level modules:
	int_mem

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_core.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_core.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_core

Top level modules:
	DW8051_core

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/tb_8051.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/tb_8051.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_8051

Top level modules:
	tb_8051

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_shftreg.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_shftreg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_shftreg

Top level modules:
	DW8051_shftreg

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_u_ctr_clr.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_u_ctr_clr.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_u_ctr_clr

Top level modules:
	DW8051_u_ctr_clr

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/ext_mem.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/ext_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ext_mem

Top level modules:
	ext_mem

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051/DW8051_parameter.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051/DW8051_parameter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_timer_ctr.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_timer_ctr.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_timer_ctr

Top level modules:
	DW8051_timer_ctr

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_timer.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_timer.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_timer

Top level modules:
	DW8051_timer

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_control.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_control

Top level modules:
	DW8051_control

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_alu.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_alu

Top level modules:
	DW8051_alu

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_timer2.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_timer2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_timer2

Top level modules:
	DW8051_timer2

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_op_decoder.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_op_decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_op_decoder

Top level modules:
	DW8051_op_decoder

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_intr_0.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_intr_0.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_intr_0

Top level modules:
	DW8051_intr_0

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/rom_mem.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/rom_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rom_mem

Top level modules:
	rom_mem

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/io_port.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/io_port.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module io_port

Top level modules:
	io_port

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_main_regs.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_main_regs.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_main_regs

Top level modules:
	DW8051_main_regs

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_intr_1.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_intr_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_intr_1

Top level modules:
	DW8051_intr_1

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_updn_ctr.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_updn_ctr.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_updn_ctr

Top level modules:
	DW8051_updn_ctr

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_serial.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_serial.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_serial

Top level modules:
	DW8051_serial

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_cpu.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_cpu

Top level modules:
	DW8051_cpu

} {} {}} D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_biu.v {1 {vlog -work work -stats=none D:/work/NTUST/verilog/DW8051_ALL/DW8051/DW8051_biu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DW8051_biu

Top level modules:
	DW8051_biu

} {} {}}
