Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 48bf8e485fa84b4da925980192896732 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_reaction_timer_top_behav xil_defaultlib.TEST_reaction_timer_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(THRESHOLD=50)
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.clock_divider(THRESHOLD=50000)
Compiling module xil_defaultlib.seven_segment_decoder
Compiling module xil_defaultlib.multiple_seven_segment_display
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.reaction_timer_top
Compiling module xil_defaultlib.TEST_reaction_timer_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_reaction_timer_top_behav
