#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Aug  9 10:38:15 2023
# Process ID: 11064
# Current directory: C:/v23.1/FEB_test/FEB_test.runs/synth_1
# Command line: vivado.exe -log FEB.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FEB.tcl
# Log file: C:/v23.1/FEB_test/FEB_test.runs/synth_1/FEB.vds
# Journal file: C:/v23.1/FEB_test/FEB_test.runs/synth_1\vivado.jou
# Running On: CD-135239, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34287 MB
#-----------------------------------------------------------
source FEB.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1503.977 ; gain = 197.000
Command: read_checkpoint -auto_incremental -incremental C:/v23.1/FEB_test/FEB_test.srcs/utils_1/imports/synth_1/FEB.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/v23.1/FEB_test/FEB_test.srcs/utils_1/imports/synth_1/FEB.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FEB -part xc7s50fgga484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50fgga484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.965 ; gain = 411.441
---------------------------------------------------------------------------------
WARNING: [Synth 8-10729] formal port 'empty' of mode 'out' cannot be associated with actual port 'fmtxbuff_empty' of mode 'buffer' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/LVDS_TX.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FEB' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:98]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'GPI0DiffIn' to cell 'IBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:229]
INFO: [Synth 8-3491] module 'PLL_0' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/PLL_0_stub.vhdl:6' bound to instance 'PLL' of component 'PLL_0' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:239]
INFO: [Synth 8-638] synthesizing module 'PLL_0' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/PLL_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'PLL_AFE' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/PLL_AFE_stub.vhdl:6' bound to instance 'HF_PLL' of component 'PLL_AFE' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:251]
INFO: [Synth 8-638] synthesizing module 'PLL_AFE' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/PLL_AFE_stub.vhdl:17]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/ADC_mux.vhd:31' bound to instance 'ADC_Mux' of component 'Mux' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Mux' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/ADC_mux.vhd:52]
INFO: [Synth 8-226] default block is never used [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/ADC_mux.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Mux' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/ADC_mux.vhd:52]
INFO: [Synth 8-3491] module 'DAC' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:31' bound to instance 'DACControl' of component 'DAC' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:283]
INFO: [Synth 8-638] synthesizing module 'DAC' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:62]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Proj_Def.vhd:853]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Proj_Def.vhd:853]
INFO: [Synth 8-3491] module 'CMD_Fifo' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/CMD_Fifo_stub.vhdl:6' bound to instance 'CmdFifo' of component 'Cmd_FIFO' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:109]
INFO: [Synth 8-638] synthesizing module 'CMD_Fifo' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/CMD_Fifo_stub.vhdl:22]
INFO: [Synth 8-3491] module 'DAC_Ram' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/DAC_Ram_stub.vhdl:6' bound to instance 'ShadowRam' of component 'DAC_Ram' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:120]
INFO: [Synth 8-638] synthesizing module 'DAC_Ram' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/DAC_Ram_stub.vhdl:17]
INFO: [Synth 8-226] default block is never used [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'DAC' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:62]
INFO: [Synth 8-3491] module 'AFE_Interface' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_Interface.vhd:30' bound to instance 'AFE' of component 'AFE_Interface' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:316]
INFO: [Synth 8-638] synthesizing module 'AFE_Interface' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_Interface.vhd:58]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst0' to cell 'OBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_Interface.vhd:98]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst1' to cell 'OBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_Interface.vhd:102]
INFO: [Synth 8-113] binding component instance 'IDELAYCTRL_inst' to cell 'IDELAYCTRL' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_Interface.vhd:131]
INFO: [Synth 8-3491] module 'Auto_AFE' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:20' bound to instance 'afe0_inst' of component 'auto_afe' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_Interface.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Auto_AFE' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:35]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'ffebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:70]
INFO: [Synth 8-638] synthesizing module 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:29]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:39]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:53]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-113] binding component instance 'iserdese2_master_inst' to cell 'ISERDESE2' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:83]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
INFO: [Synth 8-113] binding component instance 'iserdese2_slave_inst' to cell 'ISERDESE2' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'febit' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:29]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'dfebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:84]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'dfebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:84]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'dfebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:84]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'dfebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:84]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'dfebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:84]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'dfebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:84]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'dfebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:84]
INFO: [Synth 8-3491] module 'febit' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/febit.vhd:16' bound to instance 'dfebit_inst' of component 'febit' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:84]
INFO: [Synth 8-3491] module 'auto_FSM' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/auto_FSM.vhd:28' bound to instance 'auto_fsm_inst' of component 'auto_FSM' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:98]
INFO: [Synth 8-638] synthesizing module 'auto_FSM' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/auto_FSM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'auto_FSM' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/auto_FSM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Auto_AFE' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:35]
INFO: [Synth 8-3491] module 'Auto_AFE' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Auto_AFE.vhd:20' bound to instance 'afe1_inst' of component 'auto_afe' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_Interface.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'AFE_Interface' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_Interface.vhd:58]
INFO: [Synth 8-3491] module 'Phase_Detector' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Phase_Detector.vhd:30' bound to instance 'Phase_Detector_inst' of component 'Phase_Detector' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:387]
INFO: [Synth 8-638] synthesizing module 'Phase_Detector' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Phase_Detector.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Phase_Detector' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Phase_Detector.vhd:46]
INFO: [Synth 8-3491] module 'Trigger' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Trigger.vhd:10' bound to instance 'Trigger_logic' of component 'Trigger' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:399]
INFO: [Synth 8-638] synthesizing module 'Trigger' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Trigger.vhd:44]
	Parameter Pwidth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FM_Rx' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FM_Deserializer.vhd:17' bound to instance 'FMRx1' of component 'FM_Rx' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Trigger.vhd:82]
INFO: [Synth 8-638] synthesizing module 'FM_Rx' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FM_Deserializer.vhd:29]
	Parameter Pwidth bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FM_Rx' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FM_Deserializer.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Trigger' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Trigger.vhd:44]
INFO: [Synth 8-3491] module 'One_Wire' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/One_Wire.vhd:7' bound to instance 'OneWire' of component 'One_Wire' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:562]
INFO: [Synth 8-638] synthesizing module 'One_Wire' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/One_Wire.vhd:25]
WARNING: [Synth 8-614] signal 'OneWrRdROM' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/One_Wire.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'One_Wire' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/One_Wire.vhd:25]
INFO: [Synth 8-3491] module 'LVDS_TX' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/LVDS_TX.vhd:12' bound to instance 'uC_to_LVDSTX' of component 'LVDS_TX' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:580]
INFO: [Synth 8-638] synthesizing module 'LVDS_TX' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/LVDS_TX.vhd:32]
	Parameter Pwidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'FM_Tx' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FM_Serializer.vhd:18' bound to instance 'FMTx' of component 'FM_Tx' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/LVDS_TX.vhd:41]
INFO: [Synth 8-638] synthesizing module 'FM_Tx' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FM_Serializer.vhd:29]
	Parameter Pwidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FM_Tx' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FM_Serializer.vhd:29]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Proj_Def.vhd:781]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Proj_Def.vhd:781]
INFO: [Synth 8-3491] module 'LVDSTxBuff' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/LVDSTxBuff_stub.vhdl:6' bound to instance 'FMTx_Buff' of component 'LVDSTxBuff' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/LVDS_TX.vhd:56]
INFO: [Synth 8-638] synthesizing module 'LVDSTxBuff' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/LVDSTxBuff_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'LVDS_TX' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/LVDS_TX.vhd:32]
INFO: [Synth 8-3491] module 'uController_interface' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/uController.vhd:31' bound to instance 'uControllerRegister' of component 'uController_interface' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:599]
INFO: [Synth 8-638] synthesizing module 'uController_interface' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/uController.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'uController_interface' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/uController.vhd:65]
INFO: [Synth 8-3491] module 'uC_ILA' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/uC_ILA_stub.vhdl:6' bound to instance 'ILA_uC' of component 'uC_ILA' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:679]
INFO: [Synth 8-638] synthesizing module 'uC_ILA' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-11064-CD-135239/realtime/uC_ILA_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'FEB' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element Counter10us_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element Counter1s_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element SClkDL_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:638]
WARNING: [Synth 8-6014] Unused sequential element AFERdReg_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DAC.vhd:644]
WARNING: [Synth 8-6014] Unused sequential element RxBtCnt_sig_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FM_Deserializer.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element TrigType_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Trigger.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element Rx1DatReg_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/Trigger.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element ResponseBit_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/One_Wire.vhd:73]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uControllerRegister'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:599]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uC_to_LVDSTX'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:580]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'OneWire'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:562]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Trigger_logic'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:399]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Phase_Detector_inst'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:387]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DACControl'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:283]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADC_Mux'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:263]
WARNING: [Synth 8-6014] Unused sequential element AddrReg_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:195]
WARNING: [Synth 8-3848] Net SerdesRst in module/entity FEB does not have driver. [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:136]
WARNING: [Synth 8-3848] Net TrgSrc in module/entity FEB does not have driver. [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:139]
WARNING: [Synth 8-7129] Port SysClk in module FM_Rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CpldCS in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCRd in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCWr in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_P[1] in module AFE_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_P[0] in module AFE_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_N[1] in module AFE_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_N[0] in module AFE_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clk_100MHz in module AFE_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFESDO in module DAC is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[8] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[7] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[6] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[5] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[9] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[8] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[7] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[6] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[5] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[4] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[3] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[2] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[1] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPI1 in module FEB is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2501.719 ; gain = 525.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2519.641 ; gain = 543.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2519.641 ; gain = 543.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2531.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc] for cell 'PLL'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc] for cell 'PLL'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/uC_ILA/uC_ILA_in_context.xdc] for cell 'ILA_uC'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/uC_ILA/uC_ILA_in_context.xdc] for cell 'ILA_uC'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo/CMD_Fifo_in_context.xdc] for cell 'DACControl/CmdFifo'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo/CMD_Fifo_in_context.xdc] for cell 'DACControl/CmdFifo'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_Ram/DAC_Ram/DAC_Ram_in_context.xdc] for cell 'DACControl/ShadowRam'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_Ram/DAC_Ram/DAC_Ram_in_context.xdc] for cell 'DACControl/ShadowRam'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff/LVDSTxBuff_in_context.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff/LVDSTxBuff_in_context.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE/PLL_AFE_in_context.xdc] for cell 'HF_PLL'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE/PLL_AFE_in_context.xdc] for cell 'HF_PLL'
Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
WARNING: [Vivado 12-507] No nets matched 'CpldRst_IBUF'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc:436]
Finished Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FEB_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FEB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FEB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2632.332 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DACControl/ShadowRam' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50fgga484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for VXO_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for VXO_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for VXO_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for VXO_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 8).
Applied set_property KEEP_HIERARCHY = SOFT for PLL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ILA_uC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DACControl/CmdFifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DACControl/ShadowRam. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uC_to_LVDSTX/FMTx_Buff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HF_PLL. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'AlignSeq_reg' in module 'DAC'
INFO: [Synth 8-802] inferred FSM for state register 'OD_Write_reg' in module 'DAC'
INFO: [Synth 8-802] inferred FSM for state register 'Octal_Shift_reg' in module 'DAC'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'auto_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'Rx_State_reg' in module 'FM_Rx'
INFO: [Synth 8-802] inferred FSM for state register 'OneWireSeq_reg' in module 'One_Wire'
INFO: [Synth 8-802] inferred FSM for state register 'TxBitWdth_reg' in module 'FM_Tx'
INFO: [Synth 8-802] inferred FSM for state register 'Tx_State_reg' in module 'FM_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               01 |                               00
                   shift |                               11 |                               01
               clearsync |                               10 |                               10
                 setload |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Octal_Shift_reg' using encoding 'sequential' in module 'DAC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                 sendpdn |                               11 |                              001
                 sendpen |                               10 |                              010
                 sendrst |                               01 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AlignSeq_reg' using encoding 'sequential' in module 'DAC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00010 |                              000
              setafesel0 |                            10000 |                              001
                 wrtafe0 |                            01000 |                              010
              setafesel1 |                            00100 |                              011
                 wrtafe1 |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'OD_Write_reg' using encoding 'one-hot' in module 'DAC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                    0000000000001 |                             0000
      load_cntvalue_init |                    0000000000010 |                             0001
      wait_cntvalue_init |                    0000000000100 |                             0010
             sample_init |                    0000000001000 |                             0011
           load_cntvalue |                    0000000010000 |                             0100
           wait_cntvalue |                    0000000100000 |                             0101
              edge_check |                    0000001000000 |                             0110
     load_cntvalue_final |                    0000010000000 |                             0111
     wait_cntvalue_final |                    0000100000000 |                             1000
               chk_frame |                    0001000000000 |                             1001
                 aligned |                    0010000000000 |                             1100
                  slipit |                    0100000000000 |                             1010
               wait_slip |                    1000000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'auto_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Rx_State_reg' using encoding 'sequential' in module 'FM_Rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                             0000
               sendreset |                         10000000 |                             0001
                resetgap |                         01000000 |                             0010
            waitpresence |                         00100000 |                             0011
               sendwrite |                         00010000 |                             0100
                writegap |                         00001000 |                             0101
                sendread |                         00000100 |                             0110
                 readgap |                         00000010 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'OneWireSeq_reg' using encoding 'one-hot' in module 'One_Wire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxBitWdth_reg' using encoding 'sequential' in module 'FM_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  txidle |                            00010 |                              000
                 txstrta |                            10000 |                              001
                 txstrtb |                            01000 |                              010
                  shfttx |                            00100 |                              011
                paritytx |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Tx_State_reg' using encoding 'one-hot' in module 'FM_Tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 2     
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 21    
	  13 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   5 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 19    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 56    
	   5 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CpldCS in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCRd in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCWr in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module Trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFESDO in module DAC is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[8] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[7] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[6] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[5] in module Mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[9] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[8] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[7] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[6] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[5] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[4] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[3] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[2] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[1] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_P[1] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_P[0] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_N[1] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_N[0] in module FEB is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPI1 in module FEB is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]) is unused and will be removed from module FEB.
WARNING: [Synth 8-3332] Sequential element (AFE/afe1_inst/auto_fsm_inst/FSM_onehot_state_reg[10]) is unused and will be removed from module FEB.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |CMD_Fifo      |         1|
|2     |DAC_Ram       |         1|
|3     |LVDSTxBuff    |         1|
|4     |PLL_0         |         1|
|5     |PLL_AFE       |         1|
|6     |uC_ILA        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CMD_Fifo_bbox   |     1|
|2     |DAC_Ram_bbox    |     1|
|3     |LVDSTxBuff_bbox |     1|
|4     |PLL_0_bbox      |     1|
|5     |PLL_AFE_bbox    |     1|
|6     |uC_ILA_bbox     |     1|
|7     |CARRY4          |    39|
|8     |IDELAYCTRL      |     1|
|9     |IDELAYE2        |    18|
|10    |ISERDESE2       |    36|
|12    |LUT1            |    15|
|13    |LUT2            |    91|
|14    |LUT3            |   101|
|15    |LUT4            |   168|
|16    |LUT5            |   242|
|17    |LUT6            |   270|
|18    |MUXF7           |     3|
|19    |FDCE            |   476|
|20    |FDPE            |    19|
|21    |FDRE            |   111|
|22    |IBUF            |    18|
|23    |IBUFDS          |    19|
|24    |IOBUF           |    20|
|25    |OBUF            |    23|
|26    |OBUFDS          |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2632.336 ; gain = 655.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2632.336 ; gain = 543.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2632.336 ; gain = 655.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2632.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 36 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

Synth Design complete | Checksum: c9c80a32
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2632.336 ; gain = 1032.746
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/FEB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FEB_utilization_synth.rpt -pb FEB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 10:39:18 2023...
