Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Feb 28 20:11:10 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {led_test|clk} [get_ports {clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {led_test|clk}]


Logical Constraint:
+-----------------------------------------------------+
| Object            | Attribute          | Value     
+-----------------------------------------------------+
| p:led[0]          | PAP_MARK_DEBUG     | 1         
| p:led[1]          | PAP_MARK_DEBUG     | 1         
| p:led[2]          | PAP_MARK_DEBUG     | 1         
| p:led[3]          | PAP_MARK_DEBUG     | 1         
| p:led[4]          | PAP_MARK_DEBUG     | 1         
| p:led[5]          | PAP_MARK_DEBUG     | 1         
| p:led[6]          | PAP_MARK_DEBUG     | 1         
| p:led[7]          | PAP_MARK_DEBUG     | 1         
| p:clk             | PAP_MARK_DEBUG     | 1         
| p:rstn            | PAP_MARK_DEBUG     | 1         
| i:ND2             | PAP_MARK_DEBUG     | 1         
| i:ND3             | PAP_MARK_DEBUG     | 1         
| i:ND4[0]          | PAP_MARK_DEBUG     | 1         
| i:ND4[1]          | PAP_MARK_DEBUG     | 1         
| i:ND4[2]          | PAP_MARK_DEBUG     | 1         
| i:ND4[3]          | PAP_MARK_DEBUG     | 1         
| i:ND4[4]          | PAP_MARK_DEBUG     | 1         
| i:ND4[5]          | PAP_MARK_DEBUG     | 1         
| i:ND4[6]          | PAP_MARK_DEBUG     | 1         
| i:ND4[7]          | PAP_MARK_DEBUG     | 1         
| i:clk_ibuf        | PAP_MARK_DEBUG     | 1         
| i:led_obuf[0]     | PAP_MARK_DEBUG     | 1         
| i:led_obuf[1]     | PAP_MARK_DEBUG     | 1         
| i:led_obuf[2]     | PAP_MARK_DEBUG     | 1         
| i:led_obuf[3]     | PAP_MARK_DEBUG     | 1         
| i:led_obuf[4]     | PAP_MARK_DEBUG     | 1         
| i:led_obuf[5]     | PAP_MARK_DEBUG     | 1         
| i:led_obuf[6]     | PAP_MARK_DEBUG     | 1         
| i:led_obuf[7]     | PAP_MARK_DEBUG     | 1         
| i:rstn_ibuf       | PAP_MARK_DEBUG     | 1         
| n:nt_clk          | PAP_MARK_DEBUG     | 1         
| n:nt_led[0]       | PAP_MARK_DEBUG     | 1         
| n:nt_led[1]       | PAP_MARK_DEBUG     | 1         
| n:nt_led[2]       | PAP_MARK_DEBUG     | 1         
| n:nt_led[3]       | PAP_MARK_DEBUG     | 1         
| n:nt_led[4]       | PAP_MARK_DEBUG     | 1         
| n:nt_led[5]       | PAP_MARK_DEBUG     | 1         
| n:nt_led[6]       | PAP_MARK_DEBUG     | 1         
| n:nt_led[7]       | PAP_MARK_DEBUG     | 1         
| n:nt_rstn         | PAP_MARK_DEBUG     | 1         
+-----------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]       | output            | B2      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[1]       | output            | A2      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[2]       | output            | B3      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[3]       | output            | A3      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[4]       | output            | C5      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[5]       | output            | A5      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[6]       | output            | F7      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[7]       | output            | F8      | 3.3       | LVCMOS33       | 8         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk          | input             | P20     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rstn         | input             | K18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name           | Fanout     
+-------------------------------------------------------------------------------------------------------------+
| O                   | clk_ibuf                       | clkbufg_3         | nt_clk             | 1          
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | u_CORES/drck_o     | 1          
| CAPDR               | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_5         | u_CORES/capt_o     | 1          
+-------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| N26                                             | N26                                             | 25         
| N0_0                                            | N0_0                                            | 8          
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 231        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 4          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 66         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| N23                                                                | N23_25                                                                 | 8          
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N176                                            | u_CORES/u_jtag_hub/N176_0                                              | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N775                           | u_CORES/u_debug_core_0/u0_trig_unit/N775                               | 28         
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 4          
| u_CORES/u_debug_core_0/u_Storage_Condition/N408                    | u_CORES/u_debug_core_0/u_Storage_Condition/N408                        | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N412                    | u_CORES/u_debug_core_0/u_Storage_Condition/N412                        | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N424                    | u_CORES/u_debug_core_0/u_Storage_Condition/N424_3                      | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N416                    | u_CORES/u_debug_core_0/u_Storage_Condition/N416                        | 11         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N129                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N129                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                            | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 12         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N294            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N294_inv            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N243     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N243_inv     | 4          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                       | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                               | clkbufg_3                                                                    | 250        
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                    | 231        
| ntclkbufg_1                                                               | clkbufg_4                                                                    | 119        
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                  | 66         
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                     | 61         
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                         | 45         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                           | 41         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                      | 38         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                      | 38         
| u_CORES/u_debug_core_0/u0_trig_unit/N775                                  | u_CORES/u_debug_core_0/u0_trig_unit/N775                                     | 28         
| N26                                                                       | N26                                                                          | 25         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                  | 23         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                  | 22         
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini             | 20         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]                  | 17         
| u_CORES/u_debug_core_0/u_Storage_Condition/N412                           | u_CORES/u_debug_core_0/u_Storage_Condition/N412                              | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                      | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                      | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                             | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                      | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                    | 12         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                | 12         
| u_CORES/u_debug_core_0/conf_id_o [1]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]                | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N424                           | u_CORES/u_debug_core_0/u_Storage_Condition/N424_3                            | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N408                           | u_CORES/u_debug_core_0/u_Storage_Condition/N408                              | 12         
| u_CORES/u_debug_core_0/conf_id_o [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]                | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/N416                           | u_CORES/u_debug_core_0/u_Storage_Condition/N416                              | 11         
| ntclkbufg_2                                                               | clkbufg_5                                                                    | 11         
| u_CORES/u_debug_core_0/conf_id_o [4]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]                | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1475                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_1                                  | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1451                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_90                                  | 11         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                                  | 11         
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                                   | 11         
| u_CORES/u_debug_core_0/conf_id_o [2]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]                | 10         
| u_CORES/u_debug_core_0/conf_id_o [3]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]                | 10         
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                          | 9          
| u_CORES/u_jtag_hub/N176                                                   | u_CORES/u_jtag_hub/N176_0                                                    | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/N260_inv                       | u_CORES/u_debug_core_0/u_Storage_Condition/N260_inv                          | 9          
| u_CORES/u_debug_core_0/_N1476                                             | u_CORES/u_debug_core_0/u_rd_addr_gen/N131_9                                  | 9          
| N23                                                                       | N23_25                                                                       | 9          
| N0_0                                                                      | N0_0                                                                         | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [10]             | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]                 | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]         | 7          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                  | 7          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]                  | 7          
| u_CORES/u_jtag_hub/N178                                                   | u_CORES/u_jtag_hub/N178                                                      | 6          
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                                | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]         | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11]             | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]                 | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]         | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]         | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]                  | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]                    | 6          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]                | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]                    | 6          
| u_CORES/u_debug_core_0/conf_sel_int [22]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4                       | 6          
| u_CORES/u_debug_core_0/conf_sel_int [21]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_3                       | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [4]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]                      | 6          
| u_CORES/conf_sel [0]                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                            | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]                  | 5          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                             | u_CORES/u_debug_core_0/u_hub_data_decode/N368                                | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]                    | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [1]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]                      | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [2]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]                      | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [3]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]                      | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]                    | 5          
| u_CORES/u_debug_core_0/conf_sel_int [20]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_2                       | 5          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N294                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N294_inv                  | 5          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]                    | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]                    | 5          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]                | 5          
| u_CORES/u_debug_core_0/ram_radr [0]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]             | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [9]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [10]               | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]                       | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]         | 4          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1495                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N487_4[1]_3                             | 4          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]     | 4          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69             | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69                | 4          
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1                  | u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1          | 4          
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]                  | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]           | 4          
| u_CORES/u_debug_core_0/ram_radr [1]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]             | 4          
| nt_led[3]                                                                 | led_status[3]                                                                | 4          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.09 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 381      | 64200         | 1                  
| LUT                   | 429      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1.5      | 134           | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 296           | 4                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/synthesize/led_test_syn.adf     
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/synthesize/led_test_syn.fic     
| Output     | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/device_map/led_test_map.adf     
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/device_map/led_test_dmr.prt     
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/device_map/led_test.dmr         
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/device_map/dmr.db               
+--------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 269 MB
Total CPU  time to dev_map completion : 0h:0m:4s
Process Total CPU  time to dev_map completion : 0h:0m:4s
Total real time to dev_map completion : 0h:0m:19s
