Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov 18 17:09:35 2022
| Host         : kite running 64-bit CachyOS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bcd1/count_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clockDivider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   97          inf        0.000                      0                   97           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.034ns  (logic 6.006ns (66.479%)  route 3.028ns (33.521%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           3.028     5.482    leds_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     9.034 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.034    leds[5]
    V17                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 6.007ns (67.344%)  route 2.913ns (32.656%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.913     5.367    leds_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.919 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.919    leds[2]
    J13                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 5.974ns (68.817%)  route 2.707ns (31.183%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           2.707     5.161    leds_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.681 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.681    leds[0]
    H17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/Sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.390ns (51.017%)  route 4.215ns (48.983%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  bcd1/Sel_reg[1]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bcd1/Sel_reg[1]/Q
                         net (fo=5, routed)           0.677     1.133    bcd1/Sel[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  bcd1/digit_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.538     4.823    digit_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.606 r  digit_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.606    digit_en[2]
    T9                                                                r  digit_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 6.008ns (70.029%)  route 2.571ns (29.971%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.571     5.025    leds_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     8.580 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.580    leds[13]
    V14                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 5.989ns (71.440%)  route 2.394ns (28.560%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           2.394     4.848    leds_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.384 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.384    leds[1]
    K15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 6.006ns (71.683%)  route 2.373ns (28.317%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.373     4.827    leds_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     8.379 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.379    leds[10]
    U14                                                               r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.371ns  (logic 6.024ns (71.969%)  route 2.346ns (28.031%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.346     4.800    leds_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     8.371 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.371    leds[14]
    V12                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 6.006ns (71.933%)  route 2.343ns (28.067%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.343     4.797    leds_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     8.349 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.349    leds[12]
    V15                                                               r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 6.023ns (73.207%)  route 2.204ns (26.793%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1                     0.000     0.000 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.204     4.658    leds_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     8.227 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.227    leds[15]
    V11                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockDivider/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDivider/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE                         0.000     0.000 r  clockDivider/clk_out_reg/C
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockDivider/clk_out_reg/Q
                         net (fo=10, routed)          0.183     0.324    clockDivider/BRAM_PORTA_0_clk
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  clockDivider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.369    clockDivider/clk_out_i_1_n_0
    SLICE_X9Y76          FDRE                                         r  clockDivider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  bcd1/count_reg[10]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bcd1/count_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    bcd1/count_reg_n_0_[10]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  bcd1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    bcd1/count_reg[8]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  bcd1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  bcd1/count_reg[14]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bcd1/count_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    bcd1/count_reg_n_0_[14]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  bcd1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    bcd1/count_reg[12]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  bcd1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  bcd1/count_reg[2]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bcd1/count_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    bcd1/count_reg_n_0_[2]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  bcd1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    bcd1/count_reg[0]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  bcd1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDivider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDivider/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE                         0.000     0.000 r  clockDivider/counter_reg[11]/C
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clockDivider/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     0.289    clockDivider/counter[11]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  clockDivider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.399    clockDivider/data0[11]
    SLICE_X8Y78          FDRE                                         r  clockDivider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDivider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDivider/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE                         0.000     0.000 r  clockDivider/counter_reg[15]/C
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clockDivider/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     0.289    clockDivider/counter[15]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  clockDivider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.399    clockDivider/data0[15]
    SLICE_X8Y79          FDRE                                         r  clockDivider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDivider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDivider/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  clockDivider/counter_reg[23]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clockDivider/counter_reg[23]/Q
                         net (fo=2, routed)           0.125     0.289    clockDivider/counter[23]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  clockDivider/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.399    clockDivider/data0[23]
    SLICE_X8Y81          FDRE                                         r  clockDivider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDivider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDivider/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE                         0.000     0.000 r  clockDivider/counter_reg[19]/C
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clockDivider/counter_reg[19]/Q
                         net (fo=2, routed)           0.126     0.290    clockDivider/counter[19]
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  clockDivider/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.400    clockDivider/data0[19]
    SLICE_X8Y80          FDRE                                         r  clockDivider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  bcd1/count_reg[10]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bcd1/count_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    bcd1/count_reg_n_0_[10]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  bcd1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    bcd1/count_reg[8]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  bcd1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  bcd1/count_reg[14]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bcd1/count_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    bcd1/count_reg_n_0_[14]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  bcd1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    bcd1/count_reg[12]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  bcd1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------





